Fitter report for quartus_compile
Tue Jan  2 21:43:58 2024
Quartus Prime Version 23.4.0 Build 79 11/22/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Partition Summary
  6. Fitter Netlist Optimizations
---- Plan Stage Reports ----
       7. Fitter Device Options
       8. Operating Settings and Conditions
       9. Pin-Out File
      10. I/O Bank Usage
      11. Detailed I/O Block Info
      12. All Package Pins
      13. Control Signals
      14. Global & Other Fast Signals Summary
      15. Global & Other Fast Signals Details
      16. Floating Point DSP Block Details
---- Place Stage Reports ----
      17. Fitter Partition Statistics
      18. Non-Global High Fan-Out Signals
      19. Fitter RAM Summary
      20. Fitter Physical RAM Information
      21. Fitter DSP Block Usage Summary
      22. Fitter Resource Usage Summary
      23. Fitter Resource Utilization by Entity
---- Route Stage Reports ----
      24. Nets with Highest Wire Count
      25. Routing Usage Summary
      26. Estimated Delay Added for Hold Timing Summary
      27. Estimated Delay Added for Hold Timing Details
---- Finalize Stage Reports ----
      28. Fitter HSLP Summary
 29. Ignored Assignments
 30. Fitter INI Usage
 31. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------+
; Fitter Summary                                                          ;
+-----------------------------+-------------------------------------------+
; Fitter Status               ; Successful - Tue Jan  2 21:43:58 2024     ;
; Quartus Prime Version       ; 23.4.0 Build 79 11/22/2023 SC Pro Edition ;
; Revision Name               ; quartus_compile                           ;
; Top-level Entity Name       ; quartus_compile                           ;
; Family                      ; Cyclone 10 GX                             ;
; Device                      ; 10CX220YF780I5G                           ;
; Timing Models               ; Final                                     ;
; Power Models                ; Final                                     ;
; Device Status               ; Final                                     ;
; Logic utilization (in ALMs) ; 3,030 / 80,330 ( 4 % )                    ;
; Total registers             ; 6207                                      ;
; Total pins                  ; 0 / 340 ( 0 % )                           ;
; Total virtual pins          ; 401                                       ;
; Total block memory bits     ; 142,080 / 12,021,760 ( 1 % )              ;
; Total RAM Blocks            ; 16 / 587 ( 3 % )                          ;
; Total DSP Blocks            ; 2 / 192 ( 1 % )                           ;
; Total HSSI RX channels      ; 0 / 12 ( 0 % )                            ;
; Total HSSI TX channels      ; 0 / 12 ( 0 % )                            ;
; Total PLLs                  ; 0 / 30 ( 0 % )                            ;
+-----------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; 10CX220YF780I5G                       ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation             ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Design Assistant include IP blocks                                           ; Off                                   ; Off                                   ;
; High fanout net threshold for RAM inference                                  ; 15                                    ; 15                                    ;
; Design Assistant limit on reported violations per rule                       ; 5000                                  ; 5000                                  ;
; Perform Simultaneous Multicorner Analysis                                    ; On                                    ; On                                    ;
; Optimization Mode                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Merging                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Allow RAM Retiming                                                           ; Off                                   ; Off                                   ;
; Allow DSP Retiming                                                           ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                             ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Advanced Physical Synthesis                                                  ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                    ; On                                    ; On                                    ;
; Configuration clock source                                                   ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Report Packed DSP Register Names                                             ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles             ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Fitter Effort                                                                ; Auto Fit                              ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Analyze Auto-Detected Synchronizers for Metastability                        ; Off                                   ; Off                                   ;
; Active Serial clock source                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode             ; Off                                   ; Off                                   ;
; Physical Placement Effort                                                    ; Normal                                ; Normal                                ;
; Number of Example Nodes Reported in Fitter Messages                          ; 50                                    ; 50                                    ;
; Enable Intermediate Fitter Snapshots                                         ; Off                                   ; Off                                   ;
; The Maximum physical M20Ks reported in the physical RAM report               ; 500                                   ; 500                                   ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 64     ;
; Maximum allowed            ; 24     ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------+
; Fitter Partition Summary                                                                    ;
+-----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name  ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+-----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition  ; |              ; Default ;              ;       ;                         ;
;  component_atax ; atax_inst      ; Default ;              ;       ;                         ;
+-----------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation                                         ; Reason                   ; Node Port ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[130] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama130 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[131] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama131 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[132] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama132 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[133] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama133 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[134] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama134 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[135] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama135 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[192] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama192 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[193] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama193 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[194] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama194 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[195] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama195 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[196] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama196 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[197] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama197 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[198] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama198 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[199] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama199 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[200] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama200 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[201] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama201 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[202] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama202 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[203] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama203 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[204] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama204 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[205] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama205 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[206] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama206 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[207] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama207 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[208] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama208 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[209] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama209 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[210] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama210 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[211] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama211 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[212] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama212 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[213] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama213 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[214] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama214 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[215] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama215 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[216] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama216 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[217] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama217 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[218] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama218 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[219] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama219 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[220] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama220 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[221] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama221 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[222] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama222 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[223] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama223 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[224] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama224 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[232] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[240] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama240 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|lutrama0                                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|lutrama1                                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|lutrama2                                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|lutrama3                                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[128]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama128                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[129]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama129                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[130]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama130                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[131]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama131                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[132]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama132                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[133]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama133                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[134]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama134                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[135]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama135                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[136]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama136                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[137]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama137                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[138]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama138                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[139]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama139                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[140]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama140                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[141]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama141                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[142]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama142                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[143]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama143                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[144]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama144                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[145]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama145                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[146]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama146                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[147]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama147                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[148]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama148                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[149]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama149                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[150]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama150                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[151]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama151                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[152]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama152                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[153]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama153                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[154]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama154                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[155]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama155                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[156]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama156                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[157]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama157                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[158]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama158                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[159]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama159                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[160]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama160                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[168]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama168                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[194]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama194                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[195]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama195                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[196]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama196                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[197]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama197                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[198]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama198                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[199]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama199                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[256]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama256                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[264]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama264                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|dataout_reg[2]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|lutrama2                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|lutrama3                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|lutrama4                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|lutrama5                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|lutrama6                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|dataout_reg[7]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|lutrama7                                                                                                                                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[0]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|lutrama0                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|lutrama1                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[2]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|lutrama2                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|lutrama3                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|lutrama4                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|lutrama5                                                                                                                                                                                 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[2]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|lutrama2                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|lutrama3                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|lutrama4                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|lutrama5                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|lutrama6                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|dataout_reg[7]                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|lutrama7                                                                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_atax11|thei_llvm_fpga_push_i1_lastiniteration_atax1|staging_reg|r_valid                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_atax11|thei_llvm_fpga_push_i1_lastiniteration_atax1|staging_reg|r_valid~DUPLICATE                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|wptr_copy[2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|wptr_copy[2]~DUPLICATE                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[14]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[24]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|r_data_NO_SHIFT_REG[24]~DUPLICATE                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1|fifo|r_data_NO_SHIFT_REG[6]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1|fifo|r_data_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_i_notcmp77_atax16_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_i_notcmp77_atax16_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_040_pop17_atax3_fromReg3[0]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_040_pop17_atax3_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_redist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_redist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|ack_counter[1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|ack_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thereaddata_reg_unnamed_atax6_atax0|readdata_reg_unnamed_atax6_atax0_valid_reg_q[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thereaddata_reg_unnamed_atax6_atax0|readdata_reg_unnamed_atax6_atax0_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going79_atax0|thei_llvm_fpga_pipeline_keep_going79_atax0_reg|i_llvm_fpga_pipeline_keep_going79_atax0_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going79_atax0|thei_llvm_fpga_pipeline_keep_going79_atax0_reg|i_llvm_fpga_pipeline_keep_going79_atax0_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[12]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[14]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[4]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|i_llvm_fpga_pop_i32_i_040_pop17_atax3_reg_data_reg_q[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_reg|i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_reg_valid_reg_q[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_reg|i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_1_aunroll_x|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|SE_out_i_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x_fromReg4[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|SE_out_i_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x_fromReg4[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|SE_out_i_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x_fromReg5[0]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|SE_out_i_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x_fromReg5[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x|atax_B4_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x|atax_B4_merge_reg_data_reg_0_x_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|data_one_unreg[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|data_one_unreg[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|fifo_in_reset~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist0_sync_together69_aunroll_x_in_c0_eni3_1_tpl_1_q[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[13]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[13]~DUPLICATE                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[19]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[19]~DUPLICATE                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[3]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[10]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[10]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[11]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[12]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[12]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[13]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[13]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[14]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[14]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[15]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[16]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[16]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[17]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[17]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[19]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[19]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[21]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[21]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[27]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[27]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[28]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[29]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[29]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[2]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[31]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[31]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[35]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[35]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[36]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[36]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[3]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[3]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[41]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[41]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[42]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[42]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[44]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[44]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[45]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[45]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[46]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[46]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[47]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[47]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[48]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[48]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[4]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[4]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[50]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[50]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[51]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[51]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[57]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[57]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[59]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[59]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[60]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[60]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[63]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[7]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[7]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist6_i_arrayidx13_1_atax0_dupName_0_trunc_sel_x_b_1_q[9]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist8_i_llvm_fpga_pipeline_keep_going65_atax6_out_data_out_1_q[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist8_i_llvm_fpga_pipeline_keep_going65_atax6_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|gen_stallable.valid_reg                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|gen_stallable.valid_reg~DUPLICATE                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push|staging_reg|r_data[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push|staging_reg|r_data[0]~DUPLICATE                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push|staging_reg|r_valid                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push|staging_reg|r_valid~DUPLICATE                                                                                                                                                                  ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[12]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[14]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[21]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[21]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[23]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[23]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[24]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[24]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[25]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[25]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[27]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[27]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[28]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[28]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[30]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[30]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[31]~DUPLICATE                                                                                                                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[5]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[5]~DUPLICATE                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[6]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[7]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[7]~DUPLICATE                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[8]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|r_data_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax1|fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|theatax_B6_merge_reg_aunroll_x|atax_B6_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|theatax_B6_merge_reg_aunroll_x|atax_B6_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1~DUPLICATE                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|counter[5]                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|counter[5]~DUPLICATE                                                             ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist3_sync_together42_aunroll_x_in_c0_eni1126_1_tpl_1_q[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist3_sync_together42_aunroll_x_in_c0_eni1126_1_tpl_1_q[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_inputreg0_q[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_inputreg0_q[3]~DUPLICATE                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_inputreg0_q[5]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_inputreg0_q[5]~DUPLICATE                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_inputreg0_q[6]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_inputreg0_q[6]~DUPLICATE                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist2_sync_together97_aunroll_x_in_c0_eni7_1_tpl_3_q[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist2_sync_together97_aunroll_x_in_c0_eni7_1_tpl_3_q[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist31_i_llvm_fpga_pipeline_keep_going44_atax6_out_data_out_2_q[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist31_i_llvm_fpga_pipeline_keep_going44_atax6_out_data_out_2_q[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist32_i_llvm_fpga_pipeline_keep_going44_atax6_out_data_out_7_q[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist32_i_llvm_fpga_pipeline_keep_going44_atax6_out_data_out_7_q[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~DUPLICATE                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|wptr_copy[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|thei_llvm_fpga_push_i1_exitcond1994_push37_atax1|fifo|fifo|wptr[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|thei_llvm_fpga_push_i1_exitcond1994_push37_atax1|fifo|fifo|wptr[1]~DUPLICATE                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7|thei_llvm_fpga_push_i1_lastiniteration46_atax1|fifo|fifo|wptr_copy[0]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7|thei_llvm_fpga_push_i1_lastiniteration46_atax1|fifo|fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25|thei_llvm_fpga_push_i1_notexitcond54_atax1|fifo|fifo|wptr_copy[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25|thei_llvm_fpga_push_i1_notexitcond54_atax1|fifo|fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                           ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28|thei_llvm_fpga_push_i2_cleanups47_push33_atax1|fifo|fifo|data[1][0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28|thei_llvm_fpga_push_i2_cleanups47_push33_atax1|fifo|fifo|data[1][0]~DUPLICATE                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|wptr[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|wptr[1]~DUPLICATE                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|valid_fanout_reg10_q[0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|valid_fanout_reg10_q[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|SE_stall_entry_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|SE_stall_entry_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_data_reg_0_x_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|atax_B9_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_rdcnt_i[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_rdcnt_i[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_sticky_ena_q[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_sticky_ena_q[0]~DUPLICATE                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist2_sync_together91_aunroll_x_in_c0_eni6179_1_tpl_2_q[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist2_sync_together91_aunroll_x_in_c0_eni6179_1_tpl_2_q[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|occ[0]~DUPLICATE                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push40_atax23|thei_llvm_fpga_push_i32_j_235_push40_atax1|fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push40_atax23|thei_llvm_fpga_push_i32_j_235_push40_atax1|fifo|r_data_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going58_atax2_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going58_atax2_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter|valid_allow[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter|valid_allow[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[1]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter|valid_allow[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp|pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp|pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][145]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][145]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][151]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][151]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][18]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|reg_readdata_2x[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: Retiming optimizations are not included in this table. Limiting Fitter Netlist Optimizations.


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Configuration clock source                                       ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; As input tri-stated         ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1F       ; 0 / 0 ( -- )   ; --            ; --           ;
; 1E       ; 0 / 0 ( -- )   ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 2L       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2K       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2J       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2A       ; 1 / 48 ( 2 % ) ; 1.8V          ; --           ;
; 3B       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 3A       ; 0 / 44 ( 0 % ) ; 1.8V          ; --           ;
+----------+----------------+---------------+--------------+


+-------------------------------------------------------------------+
; Detailed I/O Block Info                                           ;
+----------+------------+-------+------------+----------------------+
; I/O Bank ; Pin Index  ; Pin # ; Assignment ; Location assigned by ;
+----------+------------+-------+------------+----------------------+
; 2A       ;            ;       ;            ;                      ;
;     --   ; 47         ; AE10  ;            ;                      ;
;     --   ; 46         ; AE11  ;            ;                      ;
;     --   ; 45         ; AE14  ;            ;                      ;
;     --   ; 44         ; AE15  ;            ;                      ;
;     --   ; 43         ; AD15  ;            ;                      ;
;     --   ; 42         ; AE16  ;            ;                      ;
;     --   ; 41         ; AD12  ;            ;                      ;
;     --   ; 40         ; AE12  ;            ;                      ;
;     --   ; 39         ; AF11  ;            ;                      ;
;     --   ; 38         ; AF12  ;            ;                      ;
;     --   ; 37         ; AD14  ;            ;                      ;
;     --   ; 36         ; AD13  ;            ;                      ;
;     --   ; 35         ; AF19  ;            ;                      ;
;     --   ; 34         ; AG18  ;            ;                      ;
;     --   ; 33         ; AF18  ;            ;                      ;
;     --   ; 32         ; AF17  ;            ;                      ;
;     --   ; 31         ; AF14  ;            ;                      ;
;     --   ; 30         ; AF13  ;            ;                      ;
;     --   ; 29         ; AE20  ;            ;                      ;
;     --   ; 28         ; AE19  ;            ;                      ;
;     --   ; 27         ; AF16  ;            ;                      ;
;     --   ; 26         ; AG16  ;            ;                      ;
;     --   ; 25         ; AG15  ;            ;                      ;
;     --   ; 24         ; AG14  ;            ;                      ;
;     --   ; 23         ; AA16  ;            ;                      ;
;     --   ; 22         ; AB16  ;            ;                      ;
;     --   ; 21         ; AD19  ;            ;                      ;
;     --   ; 20         ; AD20  ;            ;                      ;
;     --   ; 19         ; AC17  ;            ;                      ;
;     --   ; 18         ; AC16  ;            ;                      ;
;     --   ; 17         ; AC18  ;            ;                      ;
;     --   ; 16         ; AD18  ;            ;                      ;
;     --   ; 15         ; AD17  ;            ;                      ;
;     --   ; 14         ; AE17  ;            ;                      ;
;     --   ; 13         ; Y15   ;            ;                      ;
;     --   ; 12         ; Y16   ;            ;                      ;
;     --   ; 11         ; AA11  ;            ;                      ;
;     --   ; 10         ; AB11  ;            ;                      ;
;     --   ; 9          ; AA14  ;            ;                      ;
;     --   ; 8          ; AB14  ;            ;                      ;
;     --   ; 7          ; AB15  ;            ;                      ;
;     --   ; 6          ; AC15  ;            ;                      ;
;     --   ; 5          ; AB13  ;            ;                      ;
;     --   ; 4          ; AC13  ;            ;                      ;
;     --   ; 3          ; AA13  ;            ;                      ;
;     --   ; 2          ; AA12  ;            ;                      ;
;     --   ; 1          ; AC11  ;            ;                      ;
;     --   ; 0          ; AC12  ;            ;                      ;
; 2J       ;            ;       ;            ;                      ;
;     --   ; 47         ; AG9   ;            ;                      ;
;     --   ; 46         ; AG10  ;            ;                      ;
;     --   ; 45         ; AH17  ;            ;                      ;
;     --   ; 44         ; AH18  ;            ;                      ;
;     --   ; 43         ; AH15  ;            ;                      ;
;     --   ; 42         ; AH16  ;            ;                      ;
;     --   ; 41         ; AH10  ;            ;                      ;
;     --   ; 40         ; AH11  ;            ;                      ;
;     --   ; 39         ; AG11  ;            ;                      ;
;     --   ; 38         ; AH12  ;            ;                      ;
;     --   ; 37         ; AG13  ;            ;                      ;
;     --   ; 36         ; AH13  ;            ;                      ;
;     --   ; 35         ; Y21   ;            ;                      ;
;     --   ; 34         ; AA21  ;            ;                      ;
;     --   ; 33         ; W21   ;            ;                      ;
;     --   ; 32         ; W20   ;            ;                      ;
;     --   ; 31         ; AB19  ;            ;                      ;
;     --   ; 30         ; AB18  ;            ;                      ;
;     --   ; 29         ; Y17   ;            ;                      ;
;     --   ; 28         ; AA17  ;            ;                      ;
;     --   ; 27         ; Y19   ;            ;                      ;
;     --   ; 26         ; Y20   ;            ;                      ;
;     --   ; 25         ; AA19  ;            ;                      ;
;     --   ; 24         ; AA18  ;            ;                      ;
;     --   ; 23         ; AB20  ;            ;                      ;
;     --   ; 22         ; AC20  ;            ;                      ;
;     --   ; 21         ; AH20  ;            ;                      ;
;     --   ; 20         ; AH21  ;            ;                      ;
;     --   ; 19         ; AB21  ;            ;                      ;
;     --   ; 18         ; AC21  ;            ;                      ;
;     --   ; 17         ; AE21  ;            ;                      ;
;     --   ; 16         ; AF21  ;            ;                      ;
;     --   ; 15         ; AG21  ;            ;                      ;
;     --   ; 14         ; AH22  ;            ;                      ;
;     --   ; 13         ; AG20  ;            ;                      ;
;     --   ; 12         ; AG19  ;            ;                      ;
;     --   ; 11         ; AF23  ;            ;                      ;
;     --   ; 10         ; AG23  ;            ;                      ;
;     --   ; 9          ; AD23  ;            ;                      ;
;     --   ; 8          ; AE23  ;            ;                      ;
;     --   ; 7          ; AA22  ;            ;                      ;
;     --   ; 6          ; AA23  ;            ;                      ;
;     --   ; 5          ; AB23  ;            ;                      ;
;     --   ; 4          ; AC23  ;            ;                      ;
;     --   ; 3          ; AE22  ;            ;                      ;
;     --   ; 2          ; AF22  ;            ;                      ;
;     --   ; 1          ; AC22  ;            ;                      ;
;     --   ; 0          ; AD22  ;            ;                      ;
; 2K       ;            ;       ;            ;                      ;
;     --   ; 47         ; B8    ;            ;                      ;
;     --   ; 46         ; B9    ;            ;                      ;
;     --   ; 45         ; C10   ;            ;                      ;
;     --   ; 44         ; B10   ;            ;                      ;
;     --   ; 43         ; C11   ;            ;                      ;
;     --   ; 42         ; C12   ;            ;                      ;
;     --   ; 41         ; A8    ;            ;                      ;
;     --   ; 40         ; A9    ;            ;                      ;
;     --   ; 39         ; D8    ;            ;                      ;
;     --   ; 38         ; C8    ;            ;                      ;
;     --   ; 37         ; D10   ;            ;                      ;
;     --   ; 36         ; D9    ;            ;                      ;
;     --   ; 35         ; A16   ;            ;                      ;
;     --   ; 34         ; A17   ;            ;                      ;
;     --   ; 33         ; A18   ;            ;                      ;
;     --   ; 32         ; A19   ;            ;                      ;
;     --   ; 31         ; C15   ;            ;                      ;
;     --   ; 30         ; B16   ;            ;                      ;
;     --   ; 29         ; B18   ;            ;                      ;
;     --   ; 28         ; B19   ;            ;                      ;
;     --   ; 27         ; C20   ;            ;                      ;
;     --   ; 26         ; B20   ;            ;                      ;
;     --   ; 25         ; E15   ;            ;                      ;
;     --   ; 24         ; D15   ;            ;                      ;
;     --   ; 23         ; A23   ;            ;                      ;
;     --   ; 22         ; A24   ;            ;                      ;
;     --   ; 21         ; C21   ;            ;                      ;
;     --   ; 20         ; B21   ;            ;                      ;
;     --   ; 19         ; B23   ;            ;                      ;
;     --   ; 18         ; B24   ;            ;                      ;
;     --   ; 17         ; A26   ;            ;                      ;
;     --   ; 16         ; A27   ;            ;                      ;
;     --   ; 15         ; A22   ;            ;                      ;
;     --   ; 14         ; A21   ;            ;                      ;
;     --   ; 13         ; B25   ;            ;                      ;
;     --   ; 12         ; B26   ;            ;                      ;
;     --   ; 11         ; E14   ;            ;                      ;
;     --   ; 10         ; D14   ;            ;                      ;
;     --   ; 9          ; D13   ;            ;                      ;
;     --   ; 8          ; C13   ;            ;                      ;
;     --   ; 7          ; B15   ;            ;                      ;
;     --   ; 6          ; B14   ;            ;                      ;
;     --   ; 5          ; B13   ;            ;                      ;
;     --   ; 4          ; A14   ;            ;                      ;
;     --   ; 3          ; A13   ;            ;                      ;
;     --   ; 2          ; A12   ;            ;                      ;
;     --   ; 1          ; B11   ;            ;                      ;
;     --   ; 0          ; A11   ;            ;                      ;
; 2L       ;            ;       ;            ;                      ;
;     --   ; 47         ; H16   ;            ;                      ;
;     --   ; 46         ; H17   ;            ;                      ;
;     --   ; 45         ; J19   ;            ;                      ;
;     --   ; 44         ; J18   ;            ;                      ;
;     --   ; 43         ; K17   ;            ;                      ;
;     --   ; 42         ; J17   ;            ;                      ;
;     --   ; 41         ; F18   ;            ;                      ;
;     --   ; 40         ; F17   ;            ;                      ;
;     --   ; 39         ; H18   ;            ;                      ;
;     --   ; 38         ; G18   ;            ;                      ;
;     --   ; 37         ; G19   ;            ;                      ;
;     --   ; 36         ; G20   ;            ;                      ;
;     --   ; 35         ; E21   ;            ;                      ;
;     --   ; 34         ; D22   ;            ;                      ;
;     --   ; 33         ; E23   ;            ;                      ;
;     --   ; 32         ; D23   ;            ;                      ;
;     --   ; 31         ; F22   ;            ;                      ;
;     --   ; 30         ; E22   ;            ;                      ;
;     --   ; 29         ; C22   ;            ;                      ;
;     --   ; 28         ; C23   ;            ;                      ;
;     --   ; 27         ; G21   ;            ;                      ;
;     --   ; 26         ; F21   ;            ;                      ;
;     --   ; 25         ; G23   ;            ;                      ;
;     --   ; 24         ; F23   ;            ;                      ;
;     --   ; 23         ; H23   ;            ;                      ;
;     --   ; 22         ; J23   ;            ;                      ;
;     --   ; 21         ; K21   ;            ;                      ;
;     --   ; 20         ; J20   ;            ;                      ;
;     --   ; 19         ; H22   ;            ;                      ;
;     --   ; 18         ; J22   ;            ;                      ;
;     --   ; 17         ; H21   ;            ;                      ;
;     --   ; 16         ; H20   ;            ;                      ;
;     --   ; 15         ; K20   ;            ;                      ;
;     --   ; 14         ; K19   ;            ;                      ;
;     --   ; 13         ; K22   ;            ;                      ;
;     --   ; 12         ; K23   ;            ;                      ;
;     --   ; 11         ; D18   ;            ;                      ;
;     --   ; 10         ; D19   ;            ;                      ;
;     --   ; 9          ; E17   ;            ;                      ;
;     --   ; 8          ; E16   ;            ;                      ;
;     --   ; 7          ; F19   ;            ;                      ;
;     --   ; 6          ; E19   ;            ;                      ;
;     --   ; 5          ; E20   ;            ;                      ;
;     --   ; 4          ; D20   ;            ;                      ;
;     --   ; 3          ; C16   ;            ;                      ;
;     --   ; 2          ; C17   ;            ;                      ;
;     --   ; 1          ; D17   ;            ;                      ;
;     --   ; 0          ; C18   ;            ;                      ;
; 3A       ;            ;       ;            ;                      ;
;     --   ; 47         ; Y4    ;            ;                      ;
;     --   ; 46         ; W4    ;            ;                      ;
;     --   ; 45         ; W7    ;            ;                      ;
;     --   ; 44         ; W8    ;            ;                      ;
;     --   ; 43         ; Y6    ;            ;                      ;
;     --   ; 42         ; Y7    ;            ;                      ;
;     --   ; 41         ; Y5    ;            ;                      ;
;     --   ; 40         ; W5    ;            ;                      ;
;     --   ; 39         ; Y2    ;            ;                      ;
;     --   ; 38         ; Y1    ;            ;                      ;
;     --   ; 37         ; AA8   ;            ;                      ;
;     --   ; 36         ; AA9   ;            ;                      ;
;     --   ; 35         ; AB4   ;            ;                      ;
;     --   ; 34         ; AC5   ;            ;                      ;
;     --   ; 33         ; AA1   ;            ;                      ;
;     --   ; 32         ; AB1   ;            ;                      ;
;     --   ; 31         ; AB5   ;            ;                      ;
;     --   ; 30         ; AB6   ;            ;                      ;
;     --   ; 29         ; AB3   ;            ;                      ;
;     --   ; 28         ; AA2   ;            ;                      ;
;     --   ; 27         ; AA4   ;            ;                      ;
;     --   ; 26         ; AA3   ;            ;                      ;
;     --   ; 25         ; AA7   ;            ;                      ;
;     --   ; 24         ; AA6   ;            ;                      ;
;     --   ; 23         ; AC3   ;            ;                      ;
;     --   ; 22         ; AD3   ;            ;                      ;
;     --   ; 21         ; AF2   ;            ;                      ;
;     --   ; 20         ; AE1   ;            ;                      ;
;     --   ; 19         ; AC2   ;            ;                      ;
;     --   ; 18         ; AC1   ;            ;                      ;
;     --   ; 17         ; AD2   ;            ;                      ;
;     --   ; 16         ; AE2   ;            ;                      ;
;     --   ; 15         ; AF1   ;            ;                      ;
;     --   ; 14         ; AG1   ;            ;                      ;
;     --   ; 13         ; AF3   ;            ;                      ;
;     --   ; 12         ; AG3   ;            ;                      ;
;     --   ; 11         ; AH3   ;            ;                      ;
;     --   ; 10         ; AH2   ;            ;                      ;
;     --   ; 9          ; AD4   ;            ;                      ;
;     --   ; 8          ; AE4   ;            ;                      ;
;     --   ; 7          ; AC7   ;            ;                      ;
;     --   ; 6          ; AC6   ;            ;                      ;
;     --   ; 5          ; AE6   ;            ;                      ;
;     --   ; 4          ; AF6   ;            ;                      ;
;     --   ; 3          ;       ;            ;                      ;
;     --   ; 2          ;       ;            ;                      ;
;     --   ; 1          ;       ;            ;                      ;
;     --   ; 0          ;       ;            ;                      ;
; 3B       ;            ;       ;            ;                      ;
;     --   ; 47         ; P4    ;            ;                      ;
;     --   ; 46         ; P3    ;            ;                      ;
;     --   ; 45         ; T9    ;            ;                      ;
;     --   ; 44         ; T8    ;            ;                      ;
;     --   ; 43         ; T7    ;            ;                      ;
;     --   ; 42         ; T6    ;            ;                      ;
;     --   ; 41         ; R5    ;            ;                      ;
;     --   ; 40         ; R4    ;            ;                      ;
;     --   ; 39         ; U5    ;            ;                      ;
;     --   ; 38         ; T4    ;            ;                      ;
;     --   ; 37         ; V8    ;            ;                      ;
;     --   ; 36         ; U8    ;            ;                      ;
;     --   ; 35         ; M4    ;            ;                      ;
;     --   ; 34         ; M3    ;            ;                      ;
;     --   ; 33         ; L4    ;            ;                      ;
;     --   ; 32         ; K4    ;            ;                      ;
;     --   ; 31         ; N3    ;            ;                      ;
;     --   ; 30         ; N2    ;            ;                      ;
;     --   ; 29         ; J3    ;            ;                      ;
;     --   ; 28         ; H2    ;            ;                      ;
;     --   ; 27         ; J2    ;            ;                      ;
;     --   ; 26         ; K2    ;            ;                      ;
;     --   ; 25         ; L3    ;            ;                      ;
;     --   ; 24         ; L2    ;            ;                      ;
;     --   ; 23         ; M1    ;            ;                      ;
;     --   ; 22         ; N1    ;            ;                      ;
;     --   ; 21         ; G1    ;            ;                      ;
;     --   ; 20         ; H1    ;            ;                      ;
;     --   ; 19         ; P2    ;            ;                      ;
;     --   ; 18         ; R2    ;            ;                      ;
;     --   ; 17         ; T3    ;            ;                      ;
;     --   ; 16         ; T2    ;            ;                      ;
;     --   ; 15         ; K1    ;            ;                      ;
;     --   ; 14         ; L1    ;            ;                      ;
;     --   ; 13         ; R1    ;            ;                      ;
;     --   ; 12         ; T1    ;            ;                      ;
;     --   ; 11         ; U4    ;            ;                      ;
;     --   ; 10         ; U3    ;            ;                      ;
;     --   ; 9          ; U1    ;            ;                      ;
;     --   ; 8          ; V1    ;            ;                      ;
;     --   ; 7          ; V7    ;            ;                      ;
;     --   ; 6          ; U6    ;            ;                      ;
;     --   ; 5          ; V6    ;            ;                      ;
;     --   ; 4          ; V5    ;            ;                      ;
;     --   ; 3          ; V2    ;            ;                      ;
;     --   ; 2          ; W2    ;            ;                      ;
;     --   ; 1          ; V3    ;            ;                      ;
;     --   ; 0          ; W3    ;            ;                      ;
; 3C       ;            ;       ;            ;                      ;
;     --   ; 47         ;       ;            ;                      ;
;     --   ; 46         ;       ;            ;                      ;
;     --   ; 45         ;       ;            ;                      ;
;     --   ; 44         ;       ;            ;                      ;
;     --   ; 43         ;       ;            ;                      ;
;     --   ; 42         ;       ;            ;                      ;
;     --   ; 41         ;       ;            ;                      ;
;     --   ; 40         ;       ;            ;                      ;
;     --   ; 39         ;       ;            ;                      ;
;     --   ; 38         ;       ;            ;                      ;
;     --   ; 37         ;       ;            ;                      ;
;     --   ; 36         ;       ;            ;                      ;
;     --   ; 35         ;       ;            ;                      ;
;     --   ; 34         ;       ;            ;                      ;
;     --   ; 33         ;       ;            ;                      ;
;     --   ; 32         ;       ;            ;                      ;
;     --   ; 31         ;       ;            ;                      ;
;     --   ; 30         ;       ;            ;                      ;
;     --   ; 29         ;       ;            ;                      ;
;     --   ; 28         ;       ;            ;                      ;
;     --   ; 27         ;       ;            ;                      ;
;     --   ; 26         ;       ;            ;                      ;
;     --   ; 25         ;       ;            ;                      ;
;     --   ; 24         ;       ;            ;                      ;
;     --   ; 23         ;       ;            ;                      ;
;     --   ; 22         ;       ;            ;                      ;
;     --   ; 21         ;       ;            ;                      ;
;     --   ; 20         ;       ;            ;                      ;
;     --   ; 19         ;       ;            ;                      ;
;     --   ; 18         ;       ;            ;                      ;
;     --   ; 17         ;       ;            ;                      ;
;     --   ; 16         ;       ;            ;                      ;
;     --   ; 15         ;       ;            ;                      ;
;     --   ; 14         ;       ;            ;                      ;
;     --   ; 13         ;       ;            ;                      ;
;     --   ; 12         ;       ;            ;                      ;
;     --   ; 11         ;       ;            ;                      ;
;     --   ; 10         ;       ;            ;                      ;
;     --   ; 9          ;       ;            ;                      ;
;     --   ; 8          ;       ;            ;                      ;
;     --   ; 7          ;       ;            ;                      ;
;     --   ; 6          ;       ;            ;                      ;
;     --   ; 5          ;       ;            ;                      ;
;     --   ; 4          ;       ;            ;                      ;
;     --   ; 3          ;       ;            ;                      ;
;     --   ; 2          ;       ;            ;                      ;
;     --   ; 1          ;       ;            ;                      ;
;     --   ; 0          ;       ;            ;                      ;
; 3D       ;            ;       ;            ;                      ;
;     --   ; 47         ;       ;            ;                      ;
;     --   ; 46         ;       ;            ;                      ;
;     --   ; 45         ;       ;            ;                      ;
;     --   ; 44         ;       ;            ;                      ;
;     --   ; 43         ;       ;            ;                      ;
;     --   ; 42         ;       ;            ;                      ;
;     --   ; 41         ;       ;            ;                      ;
;     --   ; 40         ;       ;            ;                      ;
;     --   ; 39         ;       ;            ;                      ;
;     --   ; 38         ;       ;            ;                      ;
;     --   ; 37         ;       ;            ;                      ;
;     --   ; 36         ;       ;            ;                      ;
;     --   ; 35         ;       ;            ;                      ;
;     --   ; 34         ;       ;            ;                      ;
;     --   ; 33         ;       ;            ;                      ;
;     --   ; 32         ;       ;            ;                      ;
;     --   ; 31         ;       ;            ;                      ;
;     --   ; 30         ;       ;            ;                      ;
;     --   ; 29         ;       ;            ;                      ;
;     --   ; 28         ;       ;            ;                      ;
;     --   ; 27         ;       ;            ;                      ;
;     --   ; 26         ;       ;            ;                      ;
;     --   ; 25         ;       ;            ;                      ;
;     --   ; 24         ;       ;            ;                      ;
;     --   ; 23         ;       ;            ;                      ;
;     --   ; 22         ;       ;            ;                      ;
;     --   ; 21         ;       ;            ;                      ;
;     --   ; 20         ;       ;            ;                      ;
;     --   ; 19         ;       ;            ;                      ;
;     --   ; 18         ;       ;            ;                      ;
;     --   ; 17         ;       ;            ;                      ;
;     --   ; 16         ;       ;            ;                      ;
;     --   ; 15         ;       ;            ;                      ;
;     --   ; 14         ;       ;            ;                      ;
;     --   ; 13         ;       ;            ;                      ;
;     --   ; 12         ;       ;            ;                      ;
;     --   ; 11         ;       ;            ;                      ;
;     --   ; 10         ;       ;            ;                      ;
;     --   ; 9          ;       ;            ;                      ;
;     --   ; 8          ;       ;            ;                      ;
;     --   ; 7          ;       ;            ;                      ;
;     --   ; 6          ;       ;            ;                      ;
;     --   ; 5          ;       ;            ;                      ;
;     --   ; 4          ;       ;            ;                      ;
;     --   ; 3          ;       ;            ;                      ;
;     --   ; 2          ;       ;            ;                      ;
;     --   ; 1          ;       ;            ;                      ;
;     --   ; 0          ;       ;            ;                      ;
+----------+------------+-------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A8       ; 166        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A9       ; 167        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A11      ; 207        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A12      ; 205        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A13      ; 204        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A14      ; 203        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A16      ; 172        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A17      ; 173        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A18      ; 174        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A19      ; 175        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A21      ; 193        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A22      ; 192        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A23      ; 184        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A24      ; 185        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A26      ; 190        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A27      ; 191        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA1      ; 462        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA2      ; 467        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA3      ; 469        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA4      ; 468        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA5      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA6      ; 471        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA7      ; 470        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA8      ; 458        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA9      ; 459        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA11     ; 292        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA12     ; 301        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA13     ; 300        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA14     ; 294        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA15     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA16     ; 280        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA17     ; 227        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA18     ; 231        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA19     ; 230        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA20     ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA21     ; 221        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA22     ; 248        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA23     ; 249        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA27     ; 94         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AA28     ; 95         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB1      ; 463        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB3      ; 466        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB4      ; 460        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB5      ; 464        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB6      ; 465        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB8      ; 504        ; CSS      ; ^MSEL2                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AB9      ; 510        ; CSS      ; ^nCE                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB10     ; 496        ; CSS      ; ^GND                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB11     ; 293        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB12     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AB13     ; 298        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB14     ; 295        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB15     ; 296        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB16     ; 281        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB18     ; 225        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB19     ; 224        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB20     ; 232        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB21     ; 236        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB23     ; 250        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB25     ; 100        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB26     ; 101        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC1      ; 477        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC2      ; 476        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC3      ; 472        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC5      ; 461        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC6      ; 489        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC7      ; 488        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC8      ; 509        ; CSS      ; ^nCONFIG                        ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AC9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC10     ; 501        ; CSS      ; #TDI                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AC11     ; 302        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC12     ; 303        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC13     ; 299        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC14     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AC15     ; 297        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC16     ; 285        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC17     ; 284        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC18     ; 286        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC19     ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AC20     ; 233        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC21     ; 237        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC22     ; 254        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC23     ; 251        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC27     ; 98         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AC28     ; 99         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD2      ; 478        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD3      ; 473        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD4      ; 486        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD5      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD7      ; 503        ; CSS      ; ^MSEL1                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AD8      ; 505        ; CSS      ; ^nIO_PULLUP                     ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AD9      ; 518        ; CSS      ; ^DCLK                           ; bidir  ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AD10     ; 508        ; CSS      ; ^GND                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD12     ; 262        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD13     ; 267        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD14     ; 266        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD15     ; 260        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD16     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD17     ; 288        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD18     ; 287        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD19     ; 282        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD20     ; 283        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD21     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD22     ; 255        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD23     ; 246        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD25     ; 104        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD26     ; 105        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AD27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE1      ; 475        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE2      ; 479        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE4      ; 487        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE5      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE6      ; 490        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE7      ; 502        ; CSS      ; ^MSEL0                          ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AE8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE9      ; 514        ; CSS      ; ^AS_DATA0, ASDO                 ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AE10     ; 256        ; 2A       ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V        ; 1.8V           ; --           ; N               ; no       ; Off          ;
; AE11     ; 257        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE12     ; 263        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE14     ; 258        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE15     ; 259        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE16     ; 261        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE17     ; 289        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE19     ; 275        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE20     ; 274        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE21     ; 238        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE22     ; 252        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE23     ; 247        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE27     ; 102        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE28     ; 103        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF1      ; 480        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF2      ; 474        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF3      ; 482        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF4      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF6      ; 491        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF7      ; 506        ; CSS      ; ^nSTATUS                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF8      ; 499        ; CSS      ; #TRST                           ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AF9      ; 513        ; CSS      ; ^nCSO2                          ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AF10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF11     ; 264        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF12     ; 265        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF13     ; 273        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF14     ; 272        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF15     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF16     ; 276        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF17     ; 271        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF18     ; 270        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF19     ; 268        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF21     ; 239        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF22     ; 253        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF23     ; 244        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF25     ; 108        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF26     ; 109        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG1      ; 481        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG3      ; 483        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG4      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG5      ; 516        ; CSS      ; ^AS_DATA2                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG6      ; 515        ; CSS      ; ^AS_DATA1                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AG7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG8      ; 507        ; CSS      ; ^CONF_DONE                      ; bidir  ;              ;                ; --           ;                 ; --       ; --           ;
; AG9      ; 208        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG10     ; 209        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG11     ; 216        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG13     ; 218        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG14     ; 279        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG15     ; 278        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG16     ; 277        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG18     ; 269        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG19     ; 243        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG20     ; 242        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG21     ; 240        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG23     ; 245        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG27     ; 106        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AG28     ; 107        ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH2      ; 485        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH3      ; 484        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH5      ; 517        ; CSS      ; ^AS_DATA3                       ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH6      ; 498        ; CSS      ; #TMS                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; AH7      ; 512        ; CSS      ; ^nCSO1                          ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH8      ; 511        ; CSS      ; ^nCSO0                          ;        ;              ;                ; Weak Pull Up ;                 ; --       ; On           ;
; AH9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH10     ; 214        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH11     ; 215        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH12     ; 217        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH13     ; 219        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH14     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH15     ; 212        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH16     ; 213        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH17     ; 210        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH18     ; 211        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH20     ; 234        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH21     ; 235        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH22     ; 241        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH23     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH24     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH25     ;            ;          ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AH26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B8       ; 160        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B9       ; 161        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B10      ; 163        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B11      ; 206        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B12      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; B13      ; 202        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B14      ; 201        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B15      ; 200        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B16      ; 177        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B18      ; 178        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B19      ; 179        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B20      ; 181        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B21      ; 187        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B23      ; 188        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B24      ; 189        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B25      ; 194        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B26      ; 195        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C8       ; 169        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C10      ; 162        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C11      ; 164        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C12      ; 165        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C13      ; 199        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C14      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; C15      ; 176        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C16      ; 156        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C17      ; 157        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C18      ; 159        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C20      ; 180        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C21      ; 186        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C22      ; 130        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C23      ; 131        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C28      ;            ;          ; GND                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D8       ; 168        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D9       ; 171        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D10      ; 170        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D13      ; 198        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D14      ; 197        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D15      ; 183        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D17      ; 158        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D18      ; 148        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D19      ; 149        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D20      ; 155        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D22      ; 125        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D23      ; 127        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D25      ; 60         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D26      ; 61         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E9       ;            ; 2K       ; VREFB2KN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; E10      ;            ;          ; VSIGP_0                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E11      ;            ;          ; VSIGN_0                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E14      ; 196        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E15      ; 182        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E16      ; 151        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E17      ; 150        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E18      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; E19      ; 153        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E20      ; 154        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E21      ; 124        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E22      ; 129        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E23      ; 126        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E27      ; 58         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E28      ; 59         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F11      ;            ;          ; VSIGP_1                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F13      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F15      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F17      ; 119        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F18      ; 118        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F19      ; 152        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F21      ; 133        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F22      ; 128        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F23      ; 135        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F25      ; 64         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F26      ; 65         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G1       ; 426        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G10      ;            ;          ; ADCGND                          ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G11      ;            ;          ; VSIGN_1                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G13      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G18      ; 121        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G19      ; 122        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G20      ; 123        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G21      ; 132        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G23      ; 134        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G27      ; 62         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G28      ; 63         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H1       ; 427        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H2       ; 419        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H3       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H10      ;            ;          ; TEMPDIODEn                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; TEMPDIODEp                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H16      ; 112        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H17      ; 113        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H18      ; 120        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H19      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; H20      ; 143        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H21      ; 142        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H22      ; 140        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H23      ; 136        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H25      ; 68         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H26      ; 69         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J2       ; 420        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J3       ; 418        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J4       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J10      ;            ;          ; VREFN_ADC                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J17      ; 117        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J18      ; 115        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J19      ; 114        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J20      ; 139        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J22      ; 141        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J23      ; 137        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J27      ; 66         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J28      ; 67         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K1       ; 432        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K2       ; 421        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K4       ; 415        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; VREFP_ADC                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K11      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K16      ;            ; 2L       ; VREFB2LN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; K17      ; 116        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K18      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; K19      ; 145        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K20      ; 144        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K21      ; 138        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K22      ; 146        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K23      ; 147        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K25      ; 72         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K26      ; 73         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L1       ; 433        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L2       ; 423        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L3       ; 422        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L4       ; 414        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L27      ; 70         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L28      ; 71         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M1       ; 424        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M3       ; 413        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M4       ; 412        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; M19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; M21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M22      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; M23      ;            ; --       ; VCCT_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; M24      ;            ; --       ; VCCT_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; M25      ; 76         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M26      ; 77         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N1       ; 425        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N2       ; 417        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N3       ; 416        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N11      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N13      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; N21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N23      ; 57         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N24      ; 56         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N27      ; 74         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N28      ; 75         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P2       ; 428        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P3       ; 401        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P4       ; 400        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P5       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCA_PLL                        ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCA_PLL                        ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; P21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P23      ;            ; --       ; VCCR_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; P24      ;            ; --       ; VCCR_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; P25      ; 80         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P26      ; 81         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R1       ; 434        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R2       ; 429        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R4       ; 407        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R5       ; 406        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R6       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R23      ; 83         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R24      ; 82         ; 1D       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R27      ; 78         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R28      ; 79         ; 1D       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T1       ; 435        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T2       ; 431        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T3       ; 430        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T4       ; 409        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T5       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; T6       ; 405        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T7       ; 404        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T8       ; 403        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T9       ; 402        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDSENSE                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCLSENSE                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; T23      ;            ; --       ; VCCT_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCCT_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; T25      ; 88         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T26      ; 89         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U1       ; 438        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U3       ; 437        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U4       ; 436        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U5       ; 408        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U6       ; 441        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U7       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; U8       ; 411        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U9       ;            ; 3B       ; VREFB3BN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U11      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U13      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U23      ; 85         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U24      ; 84         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U27      ; 86         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; U28      ; 87         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V1       ; 439        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V2       ; 444        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V3       ; 446        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V4       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; V5       ; 443        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V6       ; 442        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V7       ; 440        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V8       ; 410        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V12      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V23      ;            ; --       ; VCCR_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCCR_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; V25      ; 92         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V26      ; 93         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; V27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W2       ; 445        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W3       ; 447        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W4       ; 449        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W5       ; 455        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W7       ; 450        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W8       ; 451        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W9       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; W10      ; 497        ; CSS      ; #TDO                            ; output ;              ;                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCCBAT                          ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; W15      ;            ; 2A       ; VREFB2AN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W17      ;            ; 2J       ; VREFB2JN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W20      ; 223        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W21      ; 222        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W23      ; 111        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W24      ; 110        ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W27      ; 90         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; W28      ; 91         ; 1C       ; GXB_NC                          ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y1       ; 457        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y2       ; 456        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y4       ; 448        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y5       ; 454        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y6       ; 452        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y7       ; 453        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; Y9       ; 500        ; CSS      ; #TCK                            ; input  ;              ;                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y11      ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y14      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; Y15      ; 290        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y16      ; 291        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y17      ; 226        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y18      ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; Y19      ; 228        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y20      ; 229        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y21      ; 220        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y25      ; 96         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y26      ; 97         ; 1C       ; GXB_GND*                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location   ; Fan-Out ; Usage                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x|stall_in_not_or_atax_B12_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                       ; Unassigned ; 13      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                   ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                       ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                   ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                      ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                              ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                 ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|i5                                                                                                                                                                                                                ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|do_stall~0                                                                                                                                                                                                         ; Unassigned ; 33      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push24_atax28|thei_llvm_fpga_push_i4_cleanups_push24_atax1|fifo|do_stall~0                                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push23_atax9|thei_llvm_fpga_push_i4_initerations_push23_atax1|fifo|do_stall~0                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1|fifo|do_stall~0                                                                                                                                                                                   ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|o_valid~0                                                                                                                                                                                                                                                                     ; Unassigned ; 152     ; Clock enable, Sync. clear  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                       ; Unassigned ; 377     ; Clock enable, Sync. load   ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_atax_B3_merge_reg_aunroll_x_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x_backStall[0]                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 83      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_040_pop17_atax3_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 38      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|SE_out_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 17      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theatax_B3_merge_reg_aunroll_x|atax_B3_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 43      ; Sync. clear, Sync. load    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1|stall_out                                                                                                                                                                                                                                                            ; Unassigned ; 65      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10|thei_llvm_fpga_mem_memdep_3_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 4       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12|thei_llvm_fpga_mem_memdep_4_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                   ; Unassigned ; 4       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 35      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                         ; Unassigned ; 41      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                      ; Unassigned ; 64      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 20      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thereaddata_reg_unnamed_atax6_atax0|readdata_reg_unnamed_atax6_atax0_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 32      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 79      ; Clock enable, Sync. load   ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                                                                                                                        ; Unassigned ; 7       ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                                                                                                                                ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                                                                                                                          ; Unassigned ; 28      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                              ; Unassigned ; 24      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                              ; Unassigned ; 9       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 15      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 10      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 11      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 16      ; Clock enable, Write enable ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                            ; Unassigned ; 19      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                            ; Unassigned ; 9       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                          ; Unassigned ; 10      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 11      ; Clock enable, Write enable ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                      ; Unassigned ; 74      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 62      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                    ; Unassigned ; 10      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i72~0                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 58      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 66      ; Clock enable, Write enable ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x|stall_in_not_or_atax_B4_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 61      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 29      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 9       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 20      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                       ; Unassigned ; 10      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 14      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 21      ; Clock enable, Write enable ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 20      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 9       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 11      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                       ; Unassigned ; 10      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 12      ; Clock enable, Write enable ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                       ; Unassigned ; 41      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                    ; Unassigned ; 64      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                                                                                                                                                    ; Unassigned ; 71      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 21      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                   ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thereaddata_reg_unnamed_atax10_atax3|readdata_reg_unnamed_atax10_atax3_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 40      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                             ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                       ; Unassigned ; 41      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                            ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                            ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                    ; Unassigned ; 64      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                                                                                                                                                    ; Unassigned ; 71      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 21      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                   ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thereaddata_reg_unnamed_atax11_atax4|readdata_reg_unnamed_atax11_atax4_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 40      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                         ; Unassigned ; 41      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                      ; Unassigned ; 64      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                                                                                                                                                      ; Unassigned ; 71      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 21      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thereaddata_reg_unnamed_atax8_atax1|readdata_reg_unnamed_atax8_atax1_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 40      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                               ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                             ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                                         ; Unassigned ; 41      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                              ; Unassigned ; 16      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                              ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                      ; Unassigned ; 64      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                                                                                                                                                      ; Unassigned ; 71      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 21      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                     ; Unassigned ; 8       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                       ; Unassigned ; 19      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|ram_wr_en_E                                                                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thereaddata_reg_unnamed_atax9_atax2|readdata_reg_unnamed_atax9_atax2_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 40      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1|enable~0                                                                                                                                                                                                                        ; Unassigned ; 167     ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|stall_out                                                                                                                        ; Unassigned ; 62      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp7789_push29_atax39|thei_llvm_fpga_push_i1_notcmp7789_push29_atax1|fifo|do_stall~0                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push27_atax34|thei_llvm_fpga_push_i2_cleanups68_push27_atax1|fifo|do_stall~0                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo|do_stall~0                                                                                                                                                                                                   ; Unassigned ; 31      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax1|fifo|do_stall~0                                                                                                                                                                                 ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13|thei_llvm_fpga_push_i64_idxprom88_push28_atax1|fifo|do_stall~0                                                                                                                                                                                           ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13|thei_llvm_fpga_push_i64_idxprom88_push28_atax1|fifo|r_data_NO_SHIFT_REG[7]~0                                                                                                                                                                             ; Unassigned ; 25      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 120     ; Clock enable, Sync. load   ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ; Unassigned ; 13      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                             ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                ; Unassigned ; 12      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                         ; Unassigned ; 49      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                           ; Unassigned ; 53      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_sticky_ena_q[0]                                                                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_sticky_ena_q[0]                                                                                                                                                                                                                                      ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1|fifo|do_stall~0                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1|fifo|do_stall~0                                                                                                                                                                 ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 101     ; Clock enable, Sync. load   ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch|not_valid_or_not_stall_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 55      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x|stall_in_not_or_atax_B7_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 53      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                         ; Unassigned ; 13      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                     ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                         ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                     ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                        ; Unassigned ; 5       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                ; Unassigned ; 51      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                   ; Unassigned ; 54      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_sticky_ena_q[0]                                                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_sticky_ena_q[0]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_9_sticky_ena_q[0]                                                                                                                                                                                                                             ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist5_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_sticky_ena_q[0]                                                                                                                                                                                                                                             ; Unassigned ; 33      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                            ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en[0]~0                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[1]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[2]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[3]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|i123~1                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|push|fifo|fifo|fifo|i5                                                                                                                                                                                                     ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|data_new[0]                                                                                                                                                                                                ; Unassigned ; 32      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|data_new[1]                                                                                                                                                                                                ; Unassigned ; 32      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|data_new[2]                                                                                                                                                                                                ; Unassigned ; 32      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                                        ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|i19                                                                                                                                                                                                        ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|i24                                                                                                                                                                                                        ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                                         ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                                         ; Unassigned ; 32      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                                  ; Unassigned ; 84      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|thei_llvm_fpga_push_i1_exitcond1994_push37_atax1|fifo|fifo|i5                                                                                                                                                                                                  ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked8790_push34_atax33|thei_llvm_fpga_push_i1_forked8790_push34_atax1|fifo|fifo|i5                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7|thei_llvm_fpga_push_i1_lastiniteration46_atax1|fifo|fifo|i5                                                                                                                                                                                                       ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5696_push38_atax39|thei_llvm_fpga_push_i1_notcmp5696_push38_atax1|fifo|fifo|i5                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25|thei_llvm_fpga_push_i1_notexitcond54_atax1|fifo|fifo|i5                                                                                                                                                                                                              ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28|thei_llvm_fpga_push_i2_cleanups47_push33_atax1|fifo|fifo|i5                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data_new[0]                                                                                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data_new[1]                                                                                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|data_new[2]                                                                                                                                                                                                     ; Unassigned ; 12      ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|i14                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|i19                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|i24                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|i5                                                                                                                                                                                                              ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo|i9                                                                                                                                                                                                              ; Unassigned ; 12      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo|fifo|i14                                                                                                                                                                                            ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo|fifo|i19                                                                                                                                                                                            ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo|fifo|i24                                                                                                                                                                                            ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo|fifo|i5                                                                                                                                                                                             ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo|fifo|i9                                                                                                                                                                                             ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|staging_reg|r_valid                                                                                                                                                                                      ; Unassigned ; 17      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|data_new[0]                                                                                                                                                                               ; Unassigned ; 7       ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|data_new[1]                                                                                                                                                                               ; Unassigned ; 7       ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|data_new[2]                                                                                                                                                                               ; Unassigned ; 7       ; Sync. load                 ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|i14                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|i19                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|i24                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|i5                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo|i9                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo|fifo|i14                                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo|fifo|i19                                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo|fifo|i24                                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo|fifo|i5                                                                                                                                                                                        ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo|fifo|i9                                                                                                                                                                                        ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 96      ; Clock enable, Sync. load   ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 14      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                   ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                 ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i66~0                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 10      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 16      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                               ; Unassigned ; 13      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                           ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                               ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                           ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                              ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                      ; Unassigned ; 34      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                         ; Unassigned ; 38      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                            ; Unassigned ; 14      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                            ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                          ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 3       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 86      ; Clock enable, Sync. load   ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch|not_valid_or_not_stall_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x|stall_in_not_or_atax_B9_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 44      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                         ; Unassigned ; 13      ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                     ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                         ; Unassigned ; 7       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                     ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                        ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                ; Unassigned ; 6       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                   ; Unassigned ; 9       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_sticky_ena_q[0]                                                                                                                                                                                                                                         ; Unassigned ; 33      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_sticky_ena_q[0]                                                                                                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                            ; Unassigned ; 6       ; Async. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en[0]~0                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[1]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[2]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|data_reg_clock_en_pre[3]                                                                                                                                                ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|i123~1                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_f32_push45_atax19|thei_llvm_fpga_push_f32_push45_atax1|fifo|do_stall~0                                                                                                                                                                                                                       ; Unassigned ; 33      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5697_push44_atax38|thei_llvm_fpga_push_i1_notcmp5697_push44_atax1|fifo|do_stall~0                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups31_push41_atax31|thei_llvm_fpga_push_i2_cleanups31_push41_atax1|fifo|do_stall~0                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push40_atax23|thei_llvm_fpga_push_i32_j_235_push40_atax1|fifo|do_stall~0                                                                                                                                                                                                           ; Unassigned ; 13      ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2792_push42_atax15|thei_llvm_fpga_push_i64_idxprom2792_push42_atax1|fifo|do_stall~0                                                                                                                                                                                               ; Unassigned ; 7       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax33|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax1|fifo|do_stall~0                                                                                                                                                                                     ; Unassigned ; 8       ; Clock enable               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going28_atax6_sr|combined_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 44      ; Sync. clear                ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|valid_out                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 50      ; Sync. clear                ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going65_atax6_sr|combined_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 61      ; Sync. clear                ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[4].a|mux_intf.req.byteenable[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 35      ; Sync. clear                ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 74      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 74      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 95      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp|i7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 77      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp|i7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 77      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp|i7~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 77      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 17      ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i14                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i5                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i9                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 128     ; Write enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 141     ; Sync. clear, Sync. load    ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Write enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 32      ; Write enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 39      ; Sync. clear                ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 13      ; Clock enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i14                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i5                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i9                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Async. clear               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|sel_2x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 45      ; Sync. clear                ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|write_2x[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 32      ; Write enable               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 39      ; Sync. clear                ;
; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 159     ; Clock enable               ;
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 6888    ; Clock                      ;
; clock2x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 147     ; Clock                      ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear               ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 2604    ; Async. clear               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+


+--------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                  ;
+---------+------------+---------+-------------+----------------+----------------------+
; Name    ; Location   ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used ;
+---------+------------+---------+-------------+----------------+----------------------+
; clock   ; Unassigned ; 7674    ; Global      ; Automatic      ; Global Clock Region  ;
; clock2x ; Unassigned ; 147     ; Global      ; Automatic      ; Global Clock Region  ;
+---------+------------+---------+-------------+----------------+----------------------+


+---------------------------------------------------------------+
; Global & Other Fast Signals Details                           ;
+----------------------------------------+----------------------+
; Property                               ; Value                ;
+----------------------------------------+----------------------+
; Name                                   ; clock                ;
;     -- Source Type                     ; Combinational cell   ;
;     -- Source Location                 ; Unassigned           ;
;     -- Fan-Out                         ; 7674                 ;
;     -- Promotion Type                  ; Automatic Promotion  ;
;     -- Global Buffer                   ; clock~CLKENA0        ;
;     -- Global Buffer Location          ; CLKCTRL_3A_G_I18     ;
;     -- Global Signal Type              ; Global               ;
;     -- Region Drivable by Buffer       ; Global Clock Region  ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115) ;
;     -- Clock Region Line               ; 18                   ;
;                                        ;                      ;
; Name                                   ; clock2x              ;
;     -- Source Type                     ; Combinational cell   ;
;     -- Source Location                 ; Unassigned           ;
;     -- Fan-Out                         ; 147                  ;
;     -- Promotion Type                  ; Automatic Promotion  ;
;     -- Global Buffer                   ; clock2x~CLKENA0      ;
;     -- Global Buffer Location          ; CLKCTRL_1E_G_I5      ;
;     -- Global Signal Type              ; Global               ;
;     -- Region Drivable by Buffer       ; Global Clock Region  ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (102, 115) ;
;     -- Clock Region Line               ; 5                    ;
+----------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Floating Point DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+-------------------+-------------------+--------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                             ; Mode                           ; Register Usage   ; Register Use Optimized for Timing ; accumulate_clock ; ax_clock   ; ay_clock   ; az_clock   ; accum_pipeline_clock ; ax_chainin_pl_clock ; mult_pipeline_clock ; accum_adder_clock ; adder_input_clock ; output_clock ; Dedicated Output Adder Chain ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+-------------------+-------------------+--------------+------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0 ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17|block_rsrvd_fix_impl_DSP0   ; Floating Point Sum of Products ; Fully registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Registered          ; --                ; Registered        ; Registered   ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+-------------------+-------------------+--------------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                              ;
+-------------------------------------------------------+-------------------------+------------------------+
; Statistic                                             ; |                       ; atax_inst              ;
+-------------------------------------------------------+-------------------------+------------------------+
; ALMs needed [=A-B+C]                                  ; 3025.0 / 80330 ( 3 % )  ; 2781.0 / 80330 ( 3 % ) ;
;     [A] ALMs used in final placement                  ; 3898.0 / 80330 ( 4 % )  ; 3729.5 / 80330 ( 4 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 1100.0 / 80330 ( 1 % )  ; 974.0 / 80330 ( 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 227.0 / 80330 ( < 1 % ) ; 25.5 / 80330 ( < 1 % ) ;
; ALMs used for memory                                  ; 620.0                   ; 620.0                  ;
; Combinational ALUTs                                   ; 3030                    ; 3030                   ;
; Dedicated Logic Registers                             ; 6013 / 321320 ( 1 % )   ; 5612 / 321320 ( 1 % )  ;
; I/O Registers                                         ; 0                       ; 0                      ;
; Block Memory Bits                                     ; 142080                  ; 142080                 ;
; M20Ks                                                 ; 16 / 587 ( 2 % )        ; 16 / 587 ( 2 % )       ;
; DSP Blocks needed [=A-B]                              ; 2 / 192 ( 1 % )         ; 2 / 192 ( 1 % )        ;
;     [A] DSP Blocks used in final placement            ; 2 / 192 ( 1 % )         ; 2 / 192 ( 1 % )        ;
;     [B] Estimate of DSPs recoverable by dense merging ; 0 / 192 ( 0 % )         ; 0 / 192 ( 0 % )        ;
; Pins                                                  ; 0                       ; 0                      ;
; Virtual Pins                                          ; 401                     ; 0                      ;
; IOPLLs                                                ; 0                       ; 0                      ;
;                                                       ;                         ;                        ;
; Region Placement                                      ; -                       ; -                      ;
;                                                       ;                         ;                        ;
; Partition Ports                                       ;                         ;                        ;
;     -- Input Ports                                    ; 0                       ; 261                    ;
;     -- Output Ports                                   ; 0                       ; 140                    ;
;                                                       ;                         ;                        ;
; Connections                                           ;                         ;                        ;
;     -- Input Connections                              ; 10514                   ; 140                    ;
;     -- Registered Input Connections                   ; 3094                    ; 135                    ;
;     -- Output Connections                             ; 140                     ; 10514                  ;
;     -- Registered Output Connections                  ; 140                     ; 8801                   ;
;                                                       ;                         ;                        ;
; Internal Connections                                  ;                         ;                        ;
;     -- Total Connections                              ; 11461                   ; 47495                  ;
;     -- Registered Connections                         ; 3376                    ; 33157                  ;
;                                                       ;                         ;                        ;
; External Connections                                  ;                         ;                        ;
;     -- |                                              ; 0                       ; 10654                  ;
;     -- atax_inst                                      ; 10654                   ; 0                      ;
+-------------------------------------------------------+-------------------------+------------------------+


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; sync_resetn[2] ; 2606    ; 258              ;
; atax_inst|~GND ; 1377    ; 197              ;
+----------------+---------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                              ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y38_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y25_N0, LAB_X65_Y20_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X48_Y32_N0, LAB_X48_Y31_N0, LAB_X48_Y30_N0, LAB_X53_Y30_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y28_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X55_Y18_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                             ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 6                           ; 64                          ; 6                           ; 384                 ; 1           ; 0     ; None ; M20K_X58_Y34_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X58_Y27_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 56                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X58_Y30_N0, M20K_X58_Y29_N0                                                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 65           ; 64           ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 4160   ; 64                          ; 11                          ; 64                          ; 11                          ; 704                 ; 1           ; 0     ; None ; M20K_X58_Y23_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0     ; None ; M20K_X58_Y25_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y23_N0, LAB_X71_Y23_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X48_Y27_N0, LAB_X47_Y28_N0, LAB_X48_Y28_N0, LAB_X47_Y27_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X55_Y20_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X53_Y19_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y24_N0, LAB_X65_Y22_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X42_Y26_N0, LAB_X42_Y25_N0, LAB_X42_Y27_N0, LAB_X42_Y23_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X53_Y23_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X55_Y21_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X61_Y22_N0, LAB_X61_Y19_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X47_Y26_N0, LAB_X47_Y25_N0, LAB_X44_Y24_N0, LAB_X47_Y24_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X55_Y19_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X61_Y21_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y21_N0, LAB_X65_Y19_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X44_Y22_N0, LAB_X42_Y24_N0, LAB_X44_Y23_N0, LAB_X44_Y21_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X55_Y22_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X48_Y19_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192   ; 32                          ; 47                          ; 32                          ; 47                          ; 1504                ; 0           ; 3     ; None ; LAB_X71_Y37_N0, LAB_X65_Y37_N0, LAB_X71_Y36_N0                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X65_Y36_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X61_Y36_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 320          ; 32           ; 320          ; yes                    ; no                      ; no                     ; yes                     ; 10240  ; 32                          ; 48                          ; 32                          ; 48                          ; 1536                ; 0           ; 3     ; None ; LAB_X65_Y38_N0, LAB_X55_Y36_N0, LAB_X65_Y40_N0                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                          ; AUTO       ; Simple Dual Port ; Single Clock ; 6            ; 64           ; 6            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 384    ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 0           ; 1     ; None ; LAB_X65_Y35_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X71_Y30_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 64           ; 4            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 256    ; 4                           ; 6                           ; 4                           ; 6                           ; 24                  ; 0           ; 1     ; None ; LAB_X65_Y33_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist5_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 5            ; 32           ; 5            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 160    ; 5                           ; 32                          ; 5                           ; 32                          ; 160                 ; 0           ; 2     ; None ; LAB_X61_Y34_N0, LAB_X61_Y35_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 66           ; 16           ; 66           ; yes                    ; no                      ; no                     ; yes                     ; 1056   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None ; LAB_X55_Y38_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X55_Y40_N0, LAB_X53_Y40_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X55_Y41_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 48           ; 32           ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 1536   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 0           ; 1     ; None ; LAB_X61_Y42_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64     ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 0           ; 2     ; None ; LAB_X55_Y39_N0, LAB_X53_Y37_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 6            ; 64           ; 6            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 384    ; 6                           ; 6                           ; 6                           ; 6                           ; 36                  ; 0           ; 1     ; None ; LAB_X61_Y33_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; M20K block ; True Dual Port   ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 7           ; 0     ; None ; M20K_X64_Y32_N0, M20K_X64_Y28_N0, M20K_X64_Y27_N0, M20K_X64_Y31_N0, M20K_X64_Y30_N0, M20K_X64_Y26_N0, M20K_X64_Y29_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X58_Y32_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X58_Y33_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X58_Y37_N0                                                                                                       ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                        ;
+-----------------------+-------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X58_Y27_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM               ;
; M20K_X58_Y25_N0       ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                            ;
; M20K_X58_Y34_N0       ; 384                     ; 1.9                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X58_Y23_N0       ; 704                     ; 3.4                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                            ;
; M20K_X58_Y29_N0       ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM         ;
; M20K_X58_Y32_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                            ;
; M20K_X58_Y33_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                            ;
; M20K_X58_Y37_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                             ;
; M20K_X58_Y30_N0       ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM         ;
; M20K_X64_Y29_N0       ; 8192                    ; 40.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
; M20K_X64_Y26_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
; M20K_X64_Y27_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
; M20K_X64_Y28_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
; M20K_X64_Y30_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
; M20K_X64_Y31_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
; M20K_X64_Y32_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                              ;
+-----------------------+-------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Sum of Products ; 2           ;
; Total number of DSP blocks     ; 2           ;
;                                ;             ;
+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Usage Report Generated after: Finalize                      ;                       ;       ;
;                                                             ;                       ;       ;
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,030 / 80,330        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 3,030                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,899 / 80,330        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,067                 ;       ;
;         [b] ALMs used for LUT logic                         ; 637                   ;       ;
;         [c] ALMs used for registers                         ; 1,575                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 620                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,101 / 80,330        ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 232 / 80,330          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 31                    ;       ;
;         [d] Due to virtual I/Os                             ; 201                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 542 / 8,033           ; 7 %   ;
;     -- Logic LABs                                           ; 480                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 62                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,030                 ;       ;
;     -- 7 input functions                                    ; 22                    ;       ;
;     -- 6 input functions                                    ; 284                   ;       ;
;     -- 5 input functions                                    ; 522                   ;       ;
;     -- 4 input functions                                    ; 467                   ;       ;
;     -- <=3 input functions                                  ; 1,735                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,178                 ;       ;
; Memory ALUT usage                                           ; 720                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 720                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 6,207                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,282 / 160,660       ; 3 %   ;
;         -- Secondary logic registers                        ; 925 / 160,660         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,207                 ;       ;
;         -- Routing optimization registers                   ; 0                     ;       ;
;                                                             ;                       ;       ;
; ALMs adjustment for power estimation                        ; 647                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 401                   ;       ;
; I/O pins                                                    ; 0 / 340               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 16                ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 35                ; 0 %   ;
;                                                             ;                       ;       ;
; M20K blocks                                                 ; 16 / 587              ; 3 %   ;
; Total MLAB memory bits                                      ; 20,070                ;       ;
; Total block memory bits                                     ; 142,080 / 12,021,760  ; 1 %   ;
; Total block memory implementation bits                      ; 327,680 / 12,021,760  ; 3 %   ;
;                                                             ;                       ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 192               ; 1 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                     ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 2                     ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                     ;       ;
;                                                             ;                       ;       ;
; IOPLLs                                                      ; 0 / 6                 ; 0 %   ;
; FPLLs                                                       ; 0 / 8                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 32                ; 6 %   ;
;     -- Regional clocks                                      ; 0 / 8                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 144               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 1                 ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 12                ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 12                ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 12                ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 12                ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 12                ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 12                ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 4                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 7                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.5% / 5.8% / 2.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.5% / 37.7% / 25.0% ;       ;
; Maximum fan-out                                             ; 7865                  ;       ;
; Highest non-global fan-out                                  ; 2703                  ;       ;
; Total fan-out                                               ; 47015                 ;       ;
; Average fan-out                                             ; 4.41                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel Quartus Prime Pro Edition Help</i> for more information.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+--------------------------+----------------------------------------+---------------------------------------------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks needed [=A-B] ; [A] DSP Blocks used in final placement ; [B] Estimate of DSPs recoverable by dense merging ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+--------------------------+----------------------------------------+---------------------------------------------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                             ; 3025.0 (244.0)       ; 3898.0 (168.5)                   ; 1100.0 (126.0)                                    ; 227.0 (201.5)                    ; 620.0 (0.0)          ; 3030 (0)            ; 6207 (401)                ; 0 (0)         ; 142080            ; 16    ; 2                        ; 2                                      ; 0                                                 ; 0    ; 401          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; altera_work  ;
;    |atax_inst|                                                                                                                ; 2781.0 (0.5)         ; 3729.5 (0.5)                     ; 974.0 (0.0)                                       ; 25.5 (0.0)                       ; 620.0 (0.0)          ; 3030 (1)            ; 5806 (0)                  ; 0 (0)         ; 142080            ; 16    ; 2                        ; 2                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax                                                             ; atax         ;
;       |atax_internal_inst|                                                                                                    ; 2780.5 (0.0)         ; 3729.0 (0.0)                     ; 974.0 (0.0)                                       ; 25.5 (0.0)                       ; 620.0 (0.0)          ; 3029 (0)            ; 5806 (0)                  ; 0 (0)         ; 142080            ; 16    ; 2                        ; 2                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_internal                                                    ; N/A          ;
;          |atax_internal|                                                                                                      ; 2517.5 (0.2)         ; 3194.8 (0.2)                     ; 699.3 (0.0)                                       ; 21.9 (0.0)                       ; 620.0 (0.0)          ; 2811 (1)            ; 4570 (0)                  ; 0 (0)         ; 4864              ; 6     ; 2                        ; 2                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_function_wrapper                                            ; N/A          ;
;             |theatax_function|                                                                                                ; 2517.2 (0.0)         ; 3194.6 (0.0)                     ; 699.3 (0.0)                                       ; 21.9 (0.0)                       ; 620.0 (0.0)          ; 2810 (0)            ; 4570 (0)                  ; 0 (0)         ; 4864              ; 6     ; 2                        ; 2                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_function                                                    ; N/A          ;
;                |thebb_atax_B10|                                                                                               ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B10                                                      ; N/A          ;
;                   |theatax_B10_branch|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_branch                                                                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B10_branch                                                  ; N/A          ;
;                   |thebb_atax_B10_stall_region|                                                                               ; 5.5 (1.5)            ; 5.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|                                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i1_memdep_phi_push20_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|                                                      ; 4.0 (0.5)            ; 4.0 (0.7)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1                                                                                                                                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 2.7 (0.7)            ; 2.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B10_sr_0_aunroll_x|                                                                                ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B10_sr_0                                                 ; N/A          ;
;                |thebb_atax_B11_sr_0_aunroll_x|                                                                                ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B11_sr_0                                                 ; N/A          ;
;                |thebb_atax_B12|                                                                                               ; 109.8 (0.0)          ; 155.3 (0.0)                      ; 46.5 (0.0)                                        ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 200 (0)             ; 296 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B12                                                      ; N/A          ;
;                   |theatax_B12_branch|                                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B12_branch                                                  ; N/A          ;
;                   |theatax_B12_merge|                                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_B12_merge                                                   ; N/A          ;
;                   |thebb_atax_B12_stall_region|                                                                               ; 108.1 (0.0)          ; 153.1 (0.0)                      ; 46.0 (0.0)                                        ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 196 (0)             ; 295 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B12_stall_region                                         ; N/A          ;
;                      |theatax_B12_merge_reg_aunroll_x|                                                                        ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                            ; atax_B12_merge_reg                                               ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|                                        ; 107.1 (0.2)          ; 151.9 (0.5)                      ; 45.8 (0.2)                                        ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 195 (1)             ; 293 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                            ; atax_i_sfc_s_c0_in_for_body69_s_c0_enter19913_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|                        ; 23.3 (0.3)           ; 27.3 (0.3)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x                                                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body69_s_c0_exit203_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|           ; 20.0 (0.0)           ; 24.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x                                                                                                                                                                                        ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t203_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|                            ; 20.0 (0.0)           ; 24.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 20.0 (1.8)           ; 24.0 (3.0)                       ; 4.0 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                      ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                       ; dpram_8qfg1                                                      ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_full_detector                                                                                                                                                                                              ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_full_detector                                                                                                             ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|                               ; 83.5 (39.2)          ; 124.1 (70.4)                     ; 41.6 (31.9)                                       ; 1.0 (0.7)                        ; 0.0 (0.0)            ; 173 (102)           ; 260 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x                                                                                                                                                                                                                                                                                      ; atax_i_sfc_logic_s_c0_in_for_body69_s_c0_enter19913_atax0        ; N/A          ;
;                            |i_masked_atax31_delay|                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|i_masked_atax31_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist5_i_masked_atax31_q_8|                                                                      ; 1.4 (1.4)            ; 2.0 (2.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|redist5_i_masked_atax31_q_8                                                                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_7_atax18|                                                               ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_7_atax18                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_mem_memdep_7_0                                  ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_7_atax1|                                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_7_atax18|thei_llvm_fpga_mem_memdep_7_atax1                                                                                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_7_atax18|thei_llvm_fpga_mem_memdep_7_atax1|pipelined_write                                                                                                                                                                                                 ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax18_atax15|                                                         ; 6.4 (4.2)            ; 14.6 (12.1)                      ; 8.2 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 35 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax18_atax15                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_18_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax18_atax1|                                                       ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax18_atax15|thei_llvm_fpga_mem_unnamed_atax18_atax1                                                                                                                                                                                                     ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax18_atax15|thei_llvm_fpga_mem_unnamed_atax18_atax1|pipelined_read                                                                                                                                                                                      ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_atax6|                                                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going_0                           ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_atax1|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_atax6|thei_llvm_fpga_pipeline_keep_going_atax1                                                                                                                                                                                                    ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_atax6|thei_llvm_fpga_pipeline_keep_going_atax1|pop2                                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_atax6|thei_llvm_fpga_pipeline_keep_going_atax1|push                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_atax6|thei_llvm_fpga_pipeline_keep_going_atax1|push|staging_reg                                                                                                                                                                                   ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_334_pop22_atax12|                                                        ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_334_pop22_atax12                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_pop_i32_i_334_pop22_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_334_pop22_atax1|                                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_334_pop22_atax12|thei_llvm_fpga_pop_i32_i_334_pop22_atax1                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop24_atax2|                                                       ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop24_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i4_cleanups_pop24_0                         ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop24_atax1|                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop24_atax2|thei_llvm_fpga_pop_i4_cleanups_pop24_atax1                                                                                                                                                                                                ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_atax21|                                             ; 0.3 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_atax21                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_atax1|                                           ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_atax21|thei_llvm_fpga_pop_i7_fpga_indvars_iv20_pop21_atax1                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_atax11|                                                    ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_atax11                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_lastiniteration_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_atax1|                                                  ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_atax11|thei_llvm_fpga_push_i1_lastiniteration_atax1                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_atax11|thei_llvm_fpga_push_i1_lastiniteration_atax1|staging_reg                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_atax25|                                                        ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond_0                           ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_atax1|                                                      ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25|thei_llvm_fpga_push_i1_notexitcond_atax1                                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 8.3 (0.7)            ; 8.3 (0.7)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 7.6 (7.6)            ; 7.7 (7.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_atax25|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo                                                                                                                                                                                         ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_334_push22_atax20|                                                      ; 9.1 (0.0)            ; 9.7 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_push_i32_i_334_push22_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_334_push22_atax1|                                                    ; 9.1 (0.2)            ; 9.7 (0.2)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 8.8 (8.8)            ; 9.5 (9.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax20|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups_push24_atax28|                                                    ; 1.3 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push24_atax28                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i4_cleanups_push24_0                       ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups_push24_atax1|                                                  ; 1.3 (0.3)            ; 1.2 (0.3)                        ; 0.0 (0.1)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push24_atax28|thei_llvm_fpga_push_i4_cleanups_push24_atax1                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.9 (0.9)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push24_atax28|thei_llvm_fpga_push_i4_cleanups_push24_atax1|fifo                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations_push23_atax9|                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push23_atax9                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i4_initerations_push23_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations_push23_atax1|                                              ; 1.2 (0.3)            ; 1.2 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push23_atax9|thei_llvm_fpga_push_i4_initerations_push23_atax1                                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push23_atax9|thei_llvm_fpga_push_i4_initerations_push23_atax1|fifo                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30|                                           ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1|                                         ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter19913_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1|fifo                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B12_sr_1_aunroll_x|                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B12_sr_1                                                 ; N/A          ;
;                |thebb_atax_B13|                                                                                               ; 1.9 (0.0)            ; 5.4 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B13                                                      ; N/A          ;
;                   |thebb_atax_B13_stall_region|                                                                               ; 1.9 (0.0)            ; 5.4 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B13_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_atax_unnamed_atax19_atax0|                                                          ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax19_atax0                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_iowr_bl_return_unnamed_atax19_atax0                       ; N/A          ;
;                         |theiowr|                                                                                             ; 1.3 (0.0)            ; 2.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax19_atax0|theiowr                                                                                                                                                                                                                                                                                                                                                                      ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                        ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax19_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                            ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                       ; 0.6 (0.0)            ; 2.9 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                    ; 0.6 (0.0)            ; 2.9 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 0.6 (0.6)            ; 2.9 (2.9)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo                                                                                                                                                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_atax_B13_sr_0_aunroll_x|                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B13_sr_0                                                 ; N/A          ;
;                |thebb_atax_B1_start_aunroll_x|                                                                                ; 132.8 (0.0)          ; 194.3 (0.0)                      ; 61.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 376 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B1_start                                                 ; N/A          ;
;                   |thebb_atax_B1_start_stall_region|                                                                          ; 132.8 (0.5)          ; 194.3 (0.5)                      ; 61.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 376 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B1_start_stall_region                                    ; N/A          ;
;                      |theatax_B1_start_merge_reg|                                                                             ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|theatax_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                             ; atax_B1_start_merge_reg                                          ; N/A          ;
;                      |thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|                                                   ; 17.0 (0.0)           ; 64.8 (0.0)                       ; 47.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x                                                                                                                                                                                                                                                                                                                                                   ; atax_i_iord_bl_call_unnamed_atax2_atax0                          ; N/A          ;
;                         |theiord|                                                                                             ; 17.0 (0.0)           ; 64.8 (0.0)                       ; 47.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                           ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                        ; 17.0 (0.0)           ; 64.8 (0.0)                       ; 47.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                 ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                   ; 17.0 (17.0)          ; 64.8 (64.8)                      ; 47.8 (47.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|                                                ; 30.7 (0.0)           ; 30.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_atax0            ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|                                             ; 30.7 (30.7)          ; 30.7 (30.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1                                                                                                                                                                                                                                                                                        ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|             ; 83.7 (0.0)           ; 96.8 (0.0)                       ; 13.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_ffwd_source_s_struct_z40000_unnamed_atax3_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|                    ; 83.7 (83.7)          ; 96.8 (96.8)                      ; 13.1 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (124)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                      ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg              ; N/A          ;
;                |thebb_atax_B2_sr_0_aunroll_x|                                                                                 ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B2_sr_0                                                  ; N/A          ;
;                |thebb_atax_B3_aunroll_x|                                                                                      ; 393.4 (0.0)          ; 472.7 (0.0)                      ; 82.9 (0.0)                                        ; 3.7 (0.0)                        ; 80.0 (0.0)           ; 479 (0)             ; 677 (0)                   ; 0 (0)         ; 4032              ; 4     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B3                                                       ; N/A          ;
;                   |theatax_B3_merge|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|theatax_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B3_merge                                                    ; N/A          ;
;                   |thebb_atax_B3_stall_region|                                                                                ; 392.9 (55.8)         ; 472.2 (55.8)                     ; 82.9 (0.0)                                        ; 3.7 (0.0)                        ; 80.0 (0.0)           ; 477 (146)           ; 677 (22)                  ; 0 (0)         ; 4032              ; 4     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B3_stall_region                                          ; N/A          ;
;                      |i_notcmp77_atax16_delay|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|i_notcmp77_atax16_delay                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B3_merge_reg_aunroll_x|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theatax_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B3_merge_reg                                                ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg|                                            ; 6.5 (6.5)            ; 7.7 (7.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going79_atax0_1_reg                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_1_reg|                                   ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_1_reg                                                                                                                                                                                                                                                                                                                                               ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x|               ; 11.7 (0.0)           ; 21.3 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax5_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1|                      ; 11.7 (11.7)          ; 21.3 (21.3)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1                                                                                                                                                                                                                                            ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_3_atax10|                                                                     ; 8.2 (0.0)            ; 9.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_mem_memdep_3_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_3_atax1|                                                                   ; 8.2 (0.0)            ; 9.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10|thei_llvm_fpga_mem_memdep_3_atax1                                                                                                                                                                                                                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 8.2 (5.9)            ; 9.2 (5.9)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10|thei_llvm_fpga_mem_memdep_3_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                               ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 1.8 (0.0)            ; 3.3 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10|thei_llvm_fpga_mem_memdep_3_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 1.8 (1.5)            ; 3.3 (2.0)                        ; 1.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10|thei_llvm_fpga_mem_memdep_3_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_3_atax10|thei_llvm_fpga_mem_memdep_3_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_4_atax12|                                                                     ; 8.3 (0.0)            ; 9.8 (0.0)                        ; 2.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_mem_memdep_4_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_4_atax1|                                                                   ; 8.3 (0.0)            ; 9.8 (0.0)                        ; 2.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12|thei_llvm_fpga_mem_memdep_4_atax1                                                                                                                                                                                                                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 8.3 (6.6)            ; 9.8 (6.3)                        ; 2.0 (0.0)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12|thei_llvm_fpga_mem_memdep_4_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                               ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 1.7 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12|thei_llvm_fpga_mem_memdep_4_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 1.7 (1.6)            ; 3.5 (2.0)                        ; 2.0 (0.5)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12|thei_llvm_fpga_mem_memdep_4_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_4_atax12|thei_llvm_fpga_mem_memdep_4_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_atax8|                                                                        ; 6.5 (0.0)            ; 7.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8                                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_mem_memdep_0                                    ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_atax1|                                                                     ; 6.5 (0.0)            ; 7.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 6.5 (4.2)            ; 7.7 (4.2)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 14 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 1.5 (1.5)            ; 3.5 (2.2)                        ; 2.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax6_atax6|                                                                 ; 156.0 (0.0)          ; 187.9 (0.0)                      ; 32.6 (0.0)                                        ; 0.7 (0.0)                        ; 80.0 (0.0)           ; 133 (0)             ; 190 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_6_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax6_atax1|                                                              ; 152.7 (0.0)          ; 177.9 (0.0)                      ; 25.9 (0.0)                                        ; 0.7 (0.0)                        ; 80.0 (0.0)           ; 132 (0)             ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 152.7 (14.8)         ; 177.9 (16.7)                     ; 25.9 (2.1)                                        ; 0.7 (0.2)                        ; 80.0 (0.0)           ; 132 (43)            ; 156 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 35.5 (0.0)           ; 41.2 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 35.5 (2.5)           ; 41.2 (2.8)                       ; 5.7 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_sl782                                                      ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.0 (5.0)            ; 7.0 (5.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 54.8 (0.0)           ; 61.8 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 54.8 (2.0)           ; 61.8 (2.2)                       ; 7.0 (0.2)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_igut                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 26.0 (0.0)           ; 31.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 26.0 (3.4)           ; 31.5 (3.9)                       ; 5.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (7)              ; 41 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.2 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 21.5 (0.0)           ; 26.7 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 21.5 (4.5)           ; 26.7 (5.3)                       ; 5.7 (0.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.5 (5.3)            ; 6.8 (5.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax6_atax0|                                                                 ; 3.3 (3.3)            ; 10.0 (10.0)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thereaddata_reg_unnamed_atax6_atax0                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_6_atax0                                ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going79_atax0|                                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going79_atax0                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going79_0                         ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going79_atax0_reg|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going79_atax0|thei_llvm_fpga_pipeline_keep_going79_atax0_reg                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pipeline_keep_going79_0_reg                     ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going79_atax1|                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going79_atax0|thei_llvm_fpga_pipeline_keep_going79_atax1                                                                                                                                                                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |asr|                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going79_atax0|thei_llvm_fpga_pipeline_keep_going79_atax1|asr                                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_040_pop17_atax3|                                                               ; 16.3 (0.0)           ; 16.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_040_pop17_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|                                                        ; 16.3 (16.3)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i32_i_040_pop17_3_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13|                                                    ; 4.2 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_0                 ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax1|                                                  ; 1.8 (1.8)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax1                                                                                                                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_reg|                                             ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_atax13_reg                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv8_pop16_13_reg            ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond80_atax17|                                                            ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond80_atax17                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notexitcond80_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond80_atax1|                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond80_atax17|thei_llvm_fpga_push_i1_notexitcond80_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |staging_reg|                                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond80_atax17|thei_llvm_fpga_push_i1_notexitcond80_atax1|staging_reg                                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_040_push17_atax21|                                                            ; 37.0 (0.0)           ; 45.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_040_push17_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_040_push17_atax1|                                                          ; 37.0 (0.0)           ; 45.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 37.0 (0.0)           ; 45.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 31.0 (0.0)           ; 31.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 31.0 (31.0)          ; 31.0 (31.0)                      ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 6.0 (6.0)            ; 14.0 (14.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|                                                  ; 13.7 (0.0)           ; 16.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_0               ; N/A          ;
;                         |thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|                                                ; 13.7 (0.0)           ; 16.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1                                                                                                                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 13.7 (0.0)           ; 16.2 (0.0)                       ; 2.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 11.8 (1.2)           ; 11.8 (1.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (2)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                          ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 1.8 (1.8)            ; 4.3 (4.3)                        ; 2.7 (2.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                      |theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|                                                   ; 17.7 (0.0)           ; 25.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 17.7 (0.0)           ; 25.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo                                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 17.7 (0.0)           ; 25.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 17.7 (3.3)           ; 25.7 (3.7)                       ; 8.5 (0.5)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 32 (5)              ; 49 (4)                    ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                 ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                  ; altera_syncram_40nl1                                             ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                      ; altsyncram_ebln                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.2 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_notcmp77_atax16_q_33_fifo|                                                                 ; 18.5 (0.0)           ; 26.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.5 (0.0)           ; 26.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.5 (0.0)           ; 26.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.5 (2.1)           ; 26.2 (2.8)                       ; 8.2 (0.8)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 31 (4)              ; 49 (4)                    ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 7.5 (7.5)            ; 9.0 (7.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                ; altera_syncram_m6fh                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                    ; altsyncram_9v9i                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.6 (6.6)            ; 8.7 (7.2)                        ; 2.3 (0.7)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.7 (0.0)            ; 2.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.7 (1.7)            ; 2.7 (2.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp77_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_idxprom_atax4_vt_join_q_33_fifo|                                                           ; 19.5 (0.0)           ; 28.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 19.5 (0.0)           ; 28.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 19.5 (0.0)           ; 28.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 19.5 (2.6)           ; 28.2 (3.5)                       ; 9.2 (1.0)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 32 (5)              ; 49 (3)                    ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 7.5 (7.5)            ; 9.0 (7.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                          ; altera_syncram_40nl1                                             ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                              ; altsyncram_ebln                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 8.5 (7.0)                        ; 2.7 (1.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.7 (0.0)            ; 2.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.7 (1.7)            ; 2.7 (2.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B3_sr_1_aunroll_x|                                                                                 ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B3_sr_1                                                  ; N/A          ;
;                |thebb_atax_B4_aunroll_x|                                                                                      ; 967.0 (0.0)          ; 1172.6 (0.0)                     ; 216.9 (0.0)                                       ; 11.4 (0.0)                       ; 320.0 (0.0)          ; 1095 (0)            ; 1352 (0)                  ; 0 (0)         ; 832               ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B4                                                       ; N/A          ;
;                   |theatax_B4_branch|                                                                                         ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B4_branch                                                   ; N/A          ;
;                   |theatax_B4_merge|                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B4_merge                                                    ; N/A          ;
;                   |thebb_atax_B4_stall_region|                                                                                ; 965.6 (8.3)          ; 1170.7 (8.7)                     ; 216.4 (0.8)                                       ; 11.4 (0.5)                       ; 320.0 (0.0)          ; 1091 (14)           ; 1350 (8)                  ; 0 (0)         ; 832               ; 2     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B4_stall_region                                          ; N/A          ;
;                      |theatax_B4_merge_reg_aunroll_x|                                                                         ; 28.9 (28.9)          ; 28.9 (28.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B4_merge_reg                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                              ; 18.0 (0.0)           ; 25.6 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.0 (0.0)           ; 25.6 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.0 (0.0)           ; 25.6 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.0 (2.3)           ; 25.6 (3.1)                       ; 7.6 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 49 (4)                    ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.2)            ; 7.7 (6.2)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_h3dm                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_fn6l                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 8.7 (7.2)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                              ; 19.2 (0.0)           ; 25.0 (0.0)                       ; 7.0 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 19.2 (0.0)           ; 25.0 (0.0)                       ; 7.0 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 19.2 (0.0)           ; 25.0 (0.0)                       ; 7.0 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 49 (0)                    ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 19.2 (2.7)           ; 25.0 (3.7)                       ; 7.0 (1.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 49 (3)                    ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.5 (6.5)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_lupr                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_l4991                                                 ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.4 (6.5)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.1 (-0.1)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|                                                            ; 11.7 (0.0)           ; 12.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_memdep_1_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_1_atax1|                                                                   ; 11.7 (0.0)           ; 12.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 11.7 (6.8)           ; 12.7 (6.8)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (12)             ; 20 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                      ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 4.0 (0.0)            ; 5.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 4.0 (4.0)            ; 5.8 (4.3)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                             ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_1_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_1_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax10_atax6|                                                                ; 156.8 (0.0)          ; 196.0 (0.0)                      ; 40.0 (0.0)                                        ; 0.8 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 199 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_10_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax10_atax1|                                                             ; 153.0 (0.0)          ; 185.5 (0.0)                      ; 33.3 (0.0)                                        ; 0.8 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 166 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 153.0 (19.1)         ; 185.5 (19.2)                     ; 33.3 (0.3)                                        ; 0.8 (0.2)                        ; 80.0 (0.0)           ; 137 (44)            ; 166 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 33.0 (0.0)           ; 43.4 (0.0)                       ; 10.9 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 33.0 (2.0)           ; 43.4 (3.5)                       ; 10.9 (1.5)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.5 (5.5)            ; 6.7 (5.2)                        ; 1.7 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_sl782                                                      ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.5 (4.5)            ; 7.5 (6.0)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 54.7 (0.0)           ; 63.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.1 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 54.7 (1.9)           ; 63.0 (2.8)                       ; 8.3 (1.0)                                         ; 0.1 (0.1)                        ; 40.0 (0.0)           ; 24 (5)              ; 43 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_igut                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 24.7 (0.0)           ; 33.7 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 24.7 (4.0)           ; 33.7 (6.0)                       ; 9.0 (2.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 42 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.0 (5.0)            ; 6.7 (5.2)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 21.5 (0.0)           ; 26.2 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 21.5 (4.2)           ; 26.2 (4.9)                       ; 4.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 33 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.3 (5.2)            ; 6.7 (5.2)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax10_atax3|                                                                ; 3.8 (3.8)            ; 10.5 (10.5)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thereaddata_reg_unnamed_atax10_atax3                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_10_atax3                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax11_atax7|                                                                ; 161.2 (0.0)          ; 198.3 (0.0)                      ; 40.9 (0.0)                                        ; 3.7 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 197 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_11_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax11_atax1|                                                             ; 153.3 (0.0)          ; 185.8 (0.0)                      ; 36.3 (0.0)                                        ; 3.7 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 153.3 (16.0)         ; 185.8 (18.7)                     ; 36.3 (2.8)                                        ; 3.7 (0.1)                        ; 80.0 (0.0)           ; 137 (44)            ; 164 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 34.0 (0.0)           ; 43.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 34.0 (2.0)           ; 43.0 (3.2)                       ; 9.5 (1.2)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (4.8)            ; 6.3 (4.8)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_sl782                                                      ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.3 (5.5)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.2 (0.0)            ; 2.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 56.8 (0.0)           ; 63.0 (0.0)                       ; 8.3 (0.0)                                         ; 2.1 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 56.8 (2.6)           ; 63.0 (3.3)                       ; 8.3 (1.5)                                         ; 2.1 (0.7)                        ; 40.0 (0.0)           ; 24 (5)              ; 44 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.6 (5.2)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_igut                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.2 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 25.5 (0.0)           ; 33.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 25.5 (4.1)           ; 33.0 (5.2)                       ; 8.0 (1.2)                                         ; 0.5 (0.1)                        ; 10.0 (0.0)           ; 28 (9)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (4.8)            ; 6.7 (5.2)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 21.0 (0.0)           ; 28.2 (0.0)                       ; 7.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 21.0 (4.5)           ; 28.2 (5.8)                       ; 7.7 (1.7)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.3 (5.2)            ; 7.7 (6.2)                        ; 2.5 (1.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax11_atax4|                                                                ; 7.9 (7.9)            ; 12.5 (12.5)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thereaddata_reg_unnamed_atax11_atax4                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_11_atax4                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax8_atax3|                                                                 ; 156.5 (0.0)          ; 197.6 (0.0)                      ; 44.3 (0.0)                                        ; 3.3 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 194 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_8_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax8_atax1|                                                              ; 155.5 (0.0)          ; 183.6 (0.0)                      ; 31.2 (0.0)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 155.5 (19.0)         ; 183.6 (19.0)                     ; 31.2 (0.0)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 161 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 34.5 (0.0)           ; 42.5 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 34.5 (2.2)           ; 42.5 (3.0)                       ; 9.0 (1.0)                                         ; 1.0 (0.2)                        ; 20.0 (0.0)           ; 23 (4)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_sl782                                                      ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 6.1 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 55.2 (0.0)           ; 62.6 (0.0)                       ; 8.9 (0.0)                                         ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 55.2 (2.8)           ; 62.6 (3.1)                       ; 8.9 (0.8)                                         ; 1.5 (0.5)                        ; 40.0 (0.0)           ; 24 (5)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.4 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_igut                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.5 (5.6)            ; 7.0 (6.0)                        ; 1.7 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.8 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 26.0 (0.0)           ; 32.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 26.0 (4.2)           ; 32.5 (4.7)                       ; 6.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 43 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.7 (5.2)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.0 (0.0)            ; 1.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 20.5 (0.0)           ; 27.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 20.5 (3.8)           ; 27.0 (4.8)                       ; 7.0 (1.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.8 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax8_atax1|                                                                 ; 1.1 (1.1)            ; 14.0 (14.0)                      ; 13.2 (13.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thereaddata_reg_unnamed_atax8_atax1                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_8_atax1                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax9_atax5|                                                                 ; 162.6 (0.0)          ; 197.4 (0.0)                      ; 36.1 (0.0)                                        ; 1.3 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_9_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax9_atax1|                                                              ; 156.0 (0.0)          ; 186.2 (0.0)                      ; 31.2 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 163 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 156.0 (19.5)         ; 186.2 (19.5)                     ; 31.2 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 163 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 32.9 (0.0)           ; 44.0 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 32.9 (2.2)           ; 44.0 (3.3)                       ; 11.2 (1.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_sl782                                                      ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.7 (4.8)            ; 8.2 (6.7)                        ; 3.5 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 54.2 (0.0)           ; 62.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 54.2 (2.5)           ; 62.7 (2.8)                       ; 8.5 (0.3)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 42 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_igut                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.3 (5.0)            ; 7.3 (6.0)                        ; 2.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 26.0 (0.0)           ; 33.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 26.0 (3.8)           ; 33.0 (5.3)                       ; 7.5 (1.5)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 43 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.0 (0.0)            ; 1.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 22.5 (0.0)           ; 27.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 22.5 (4.2)           ; 27.0 (4.8)                       ; 5.0 (1.0)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 18 (8)              ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_ro1r1                                                      ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax9_atax2|                                                                 ; 6.6 (6.6)            ; 11.2 (11.2)                      ; 4.9 (4.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thereaddata_reg_unnamed_atax9_atax2                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_9_atax2                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|                                         ; 242.1 (0.0)          ; 280.5 (0.5)                      ; 39.0 (0.5)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 443 (1)             ; 378 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                     ; atax_i_sfc_s_c0_in_for_body9_s_c0_enter12214_atax1               ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1_aunroll_x|                         ; 1.1 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1_aunroll_x                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit124_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1|                                ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit124_atax1                                                                                                                                                                                                       ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|                                ; 241.0 (173.6)        ; 279.0 (189.2)                    ; 38.5 (15.6)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 441 (343)           ; 378 (180)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x                                                                                                                                                                                                                                                                                ; atax_i_sfc_logic_s_c0_in_for_body9_s_c0_enter12214_atax0         ; N/A          ;
;                            |i_masked74_atax37_delay|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|i_masked74_atax37_delay                                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|         ; 21.8 (0.0)           ; 32.5 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x                                                                                                                                                                                       ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax7_atax0 ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|                ; 21.8 (21.8)          ; 32.5 (32.5)                      ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going65_atax6|                                                       ; 4.2 (0.0)            ; 5.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_pipeline_keep_going65_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going65_atax1|                                                    ; 4.2 (0.0)            ; 5.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1                                                                                                                                                                                          ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|pop2                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 3.6 (0.0)            ; 5.1 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                             ; 3.6 (3.6)            ; 5.1 (5.1)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push|staging_reg                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp7789_pop29_atax38|                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp7789_pop29_atax38                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i1_notcmp7789_pop29_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp7789_pop29_atax1|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp7789_pop29_atax38|thei_llvm_fpga_pop_i1_notcmp7789_pop29_atax1                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups68_pop27_atax2|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups68_pop27_atax2                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i2_cleanups68_pop27_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups68_pop27_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups68_pop27_atax2|thei_llvm_fpga_pop_i2_cleanups68_pop27_atax1                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_039_pop26_atax10|                                                        ; 2.1 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop26_atax10                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i32_j_039_pop26_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_039_pop26_atax1|                                                      ; 2.1 (2.1)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop26_atax10|thei_llvm_fpga_pop_i32_j_039_pop26_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_atax27|                                               ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_atax27                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_atax1|                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_atax27|thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop25_atax1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|                                                    ; 8.1 (0.0)            ; 10.2 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i64_idxprom88_pop28_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1|                                                  ; 8.1 (8.1)            ; 10.2 (10.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax12|thei_llvm_fpga_pop_i64_idxprom88_pop28_atax1                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration67_atax7|                                                   ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration67_atax7                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i1_lastiniteration67_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration67_atax1|                                                ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration67_atax7|thei_llvm_fpga_push_i1_lastiniteration67_atax1                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration67_atax7|thei_llvm_fpga_push_i1_lastiniteration67_atax1|staging_reg                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp7789_push29_atax39|                                                  ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp7789_push29_atax39                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_notcmp7789_push29_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp7789_push29_atax1|                                                ; 1.2 (0.3)            ; 1.2 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp7789_push29_atax39|thei_llvm_fpga_push_i1_notcmp7789_push29_atax1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp7789_push29_atax39|thei_llvm_fpga_push_i1_notcmp7789_push29_atax1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond75_atax31|                                                      ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond75_atax31                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i1_notexitcond75_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond75_atax1|                                                    ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond75_atax31|thei_llvm_fpga_push_i1_notexitcond75_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond75_atax31|thei_llvm_fpga_push_i1_notexitcond75_atax1|staging_reg                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups68_push27_atax34|                                                  ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push27_atax34                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i2_cleanups68_push27_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups68_push27_atax1|                                                ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push27_atax34|thei_llvm_fpga_push_i2_cleanups68_push27_atax1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push27_atax34|thei_llvm_fpga_push_i2_cleanups68_push27_atax1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_039_push26_atax26|                                                      ; 8.8 (0.0)            ; 11.1 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i32_j_039_push26_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_039_push26_atax1|                                                    ; 8.8 (0.2)            ; 11.1 (0.3)                       ; 2.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 8.5 (8.5)            ; 10.8 (10.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push26_atax26|thei_llvm_fpga_push_i32_j_039_push26_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36|                                             ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_i5_fpga_indvars_iv_push25_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax1|                                           ; 2.2 (0.2)            ; 2.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push25_atax1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom88_push28_atax13|                                                  ; 13.8 (0.0)           ; 20.2 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i64_idxprom88_push28_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom88_push28_atax1|                                                ; 13.8 (0.3)           ; 20.2 (0.3)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13|thei_llvm_fpga_push_i64_idxprom88_push28_atax1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 13.5 (13.5)          ; 19.9 (19.9)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13|thei_llvm_fpga_push_i64_idxprom88_push28_atax1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B4_sr_1_aunroll_x|                                                                                 ; 11.8 (11.8)          ; 26.4 (26.4)                      ; 14.7 (14.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B4_sr_1                                                  ; N/A          ;
;                |thebb_atax_B5|                                                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B5                                                       ; N/A          ;
;                   |theatax_B5_branch|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B5_branch                                                   ; N/A          ;
;                |thebb_atax_B5_sr_0_aunroll_x|                                                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B5_sr_0                                                  ; N/A          ;
;                |thebb_atax_B6|                                                                                                ; 84.1 (0.0)           ; 114.4 (0.0)                      ; 31.2 (0.0)                                        ; 0.9 (0.0)                        ; 50.0 (0.0)           ; 63 (0)              ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B6                                                       ; N/A          ;
;                   |thebb_atax_B6_stall_region|                                                                                ; 84.1 (0.3)           ; 114.4 (1.0)                      ; 31.2 (0.7)                                        ; 0.9 (0.0)                        ; 50.0 (0.0)           ; 63 (1)              ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B6_stall_region                                          ; N/A          ;
;                      |theatax_B6_merge_reg_aunroll_x|                                                                         ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|theatax_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B6_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|                              ; 82.5 (0.3)           ; 111.9 (0.5)                      ; 30.3 (0.2)                                        ; 0.9 (0.0)                        ; 50.0 (0.0)           ; 59 (1)              ; 130 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                    ; atax_i_sfc_s_c0_in_for_cond24_preheader_s_c0_enter12712_atax1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|              ; 40.7 (0.0)           ; 48.1 (0.0)                       ; 7.4 (0.0)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 20 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit135_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x| ; 37.7 (0.0)           ; 45.1 (0.0)                       ; 7.4 (0.0)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x                                                                                                                                                            ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t135_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|                  ; 37.7 (0.0)           ; 45.1 (0.0)                       ; 7.4 (0.0)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 37.7 (1.8)           ; 45.1 (2.7)                       ; 7.4 (0.8)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 28 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 0.9 (0.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 4.9 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_8emt1                                                      ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|                     ; 41.4 (12.9)          ; 63.3 (20.4)                      ; 22.7 (8.0)                                        ; 0.8 (0.5)                        ; 20.0 (0.0)           ; 38 (25)             ; 95 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x                                                                                                                                                                                                                                                                    ; atax_i_sfc_logic_s_c0_in_for_cond24_preh0000_c0_enter12712_atax0 ; N/A          ;
;                            |redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|                                                   ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem                                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                      ; altera_syncram_p8lb1                                             ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; altsyncram_d0du                                                  ; N/A          ;
;                            |redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|                                                 ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.7 (0.0)           ; 10.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                    ; altera_syncram_p8lb1                                             ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                        ; altsyncram_d0du                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_arrayidx28_promoted2_atax6|                                                    ; -0.7 (-0.7)          ; 13.0 (13.0)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_mem_arrayidx28_promoted2_atax6                                                                                                                                                                                                                      ; atax_i_llvm_fpga_mem_arrayidx28_promoted2_0                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going58_atax2|                                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going58_atax2                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going58_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going58_atax1|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going58_atax2|thei_llvm_fpga_pipeline_keep_going58_atax1                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_138_pop19_atax3|                                                         ; 1.6 (0.0)            ; 1.9 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_138_pop19_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_138_pop19_atax1|                                                      ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3|thei_llvm_fpga_pop_i32_i_138_pop19_atax1                                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_atax7|                                              ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_atax7                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_atax1|                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_atax7|thei_llvm_fpga_pop_i7_fpga_indvars_iv17_pop18_atax1                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_138_push19_atax15|                                                      ; 2.8 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_138_push19_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_138_push19_atax1|                                                    ; 2.8 (0.3)            ; 2.5 (0.2)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.5 (2.5)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1|fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax13|                                           ; 2.6 (0.0)            ; 2.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax13                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1|                                         ; 2.6 (0.0)            ; 2.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B6_sr_1_aunroll_x|                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B6_sr_1                                                  ; N/A          ;
;                |thebb_atax_B7|                                                                                                ; 463.3 (0.0)          ; 548.2 (0.0)                      ; 88.8 (0.0)                                        ; 4.0 (0.0)                        ; 80.0 (0.0)           ; 484 (0)             ; 823 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B7                                                       ; N/A          ;
;                   |theatax_B7_branch|                                                                                         ; 5.3 (5.3)            ; 19.3 (19.3)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B7_branch                                                   ; N/A          ;
;                   |theatax_B7_merge|                                                                                          ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B7_merge                                                    ; N/A          ;
;                   |thebb_atax_B7_stall_region|                                                                                ; 457.4 (0.0)          ; 528.1 (0.0)                      ; 74.7 (0.0)                                        ; 4.0 (0.0)                        ; 80.0 (0.0)           ; 480 (0)             ; 775 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B7_stall_region                                          ; N/A          ;
;                      |theatax_B7_merge_reg_aunroll_x|                                                                         ; 24.5 (24.5)          ; 24.5 (24.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B7_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|                                        ; 432.8 (0.3)          ; 503.6 (0.5)                      ; 74.7 (0.2)                                        ; 4.0 (0.0)                        ; 80.0 (0.0)           ; 479 (1)             ; 726 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body26_s_c0_enter14515_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|                        ; 42.5 (0.5)           ; 49.5 (0.5)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 30.0 (0.0)           ; 21 (1)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit157_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|           ; 39.0 (0.0)           ; 46.0 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t157_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|                            ; 39.0 (0.0)           ; 46.0 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 39.0 (2.0)           ; 46.0 (3.0)                       ; 8.0 (1.2)                                         ; 1.0 (0.1)                        ; 30.0 (0.0)           ; 14 (4)              ; 28 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_4uho1                                                      ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.6 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.6 (0.6)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|                               ; 390.0 (34.3)         ; 453.6 (55.7)                     ; 66.6 (22.1)                                       ; 3.0 (0.7)                        ; 50.0 (0.0)           ; 457 (58)            ; 692 (127)                 ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body26_s_c0_enter14515_atax0        ; N/A          ;
;                            |i_masked53_atax31_delay|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|i_masked53_atax31_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist18_i_masked53_atax31_q_7|                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist18_i_masked53_atax31_q_7                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|               ; 10.5 (0.0)           ; 11.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.5 (0.0)           ; 11.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated                                                                                                                                                                                      ; altera_syncram_0and                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.5 (10.5)          ; 11.5 (11.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist20_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                          ; altsyncram_2sa01                                                 ; N/A          ;
;                            |redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|                    ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                           ; altera_syncram_p8lb1                                             ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                               ; altsyncram_d0du                                                  ; N/A          ;
;                            |redist22_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_9_mem_dmem|                    ; 10.2 (0.0)           ; 10.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_9_mem_dmem                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.2 (0.0)           ; 10.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_9_mem_dmem|auto_generated                                                                                                                                                                                           ; altera_syncram_vokt                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.2 (10.2)          ; 10.8 (10.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i64_idxprom2791_pop35_atax10_out_data_out_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                               ; altsyncram_ti8a                                                  ; N/A          ;
;                            |redist26_i_llvm_fpga_pop_i1_notcmp5696_pop38_atax38_out_data_out_9|                               ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist26_i_llvm_fpga_pop_i1_notcmp5696_pop38_atax38_out_data_out_9                                                                                                                                                                                                                     ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist28_i_llvm_fpga_pop_i1_forked8790_pop34_atax32_out_data_out_9|                               ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i1_forked8790_pop34_atax32_out_data_out_9                                                                                                                                                                                                                     ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist30_i_llvm_fpga_pop_i1_exitcond1994_pop37_atax36_out_data_out_9|                             ; -0.4 (-0.4)          ; 1.9 (1.9)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist30_i_llvm_fpga_pop_i1_exitcond1994_pop37_atax36_out_data_out_9                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist5_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|                                    ; 20.5 (0.0)           ; 21.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist5_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 20.5 (0.0)           ; 21.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist5_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                           ; altera_syncram_aov                                               ; N/A          ;
;                                  |altsyncram1|                                                                                ; 20.5 (20.5)          ; 21.2 (21.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|redist5_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; altsyncram_f9vp1                                                 ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_atax17|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17                                                                                                                                                                                                                                              ; atax_flt_i_sfc_logic_s_c0_in_for_body26_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax12_atax13|                                                         ; 43.6 (10.7)          ; 45.7 (10.7)                      ; 3.1 (0.1)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 56 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_12_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax12_atax1|                                                       ; 32.9 (0.0)           ; 34.9 (0.0)                       ; 3.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 32.9 (23.8)          ; 34.9 (23.9)                      ; 3.0 (0.2)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 53 (37)             ; 24 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                                     |req_fifo|                                                                                ; 9.1 (0.0)            ; 11.0 (0.0)                       ; 2.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                        |llreg.acl_low_latency_fifo_inst|                                                      ; 9.1 (8.6)            ; 11.0 (9.5)                       ; 2.8 (1.3)                                         ; 1.0 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                           |acl_reset_handler_inst|                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax13_atax15|                                                         ; 0.0 (0.0)            ; 10.0 (10.0)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax13_atax15                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_13_atax0                            ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going44_atax6|                                                       ; 13.5 (0.0)           ; 13.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going44_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going44_atax1|                                                    ; 13.5 (0.0)           ; 13.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|pop1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 11.5 (0.0)           ; 12.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |fifo|                                                                                    ; 11.5 (0.0)           ; 12.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|push|fifo                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 9.7 (0.3)            ; 9.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|push|fifo|fifo                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                           |fifo|                                                                              ; 9.0 (9.0)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|push|fifo|fifo|fifo                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                                        |staging_reg|                                                                          ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going44_atax6|thei_llvm_fpga_pipeline_keep_going44_atax1|push|fifo|staging_reg                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_add41_pop31_atax16|                                                        ; 14.7 (0.0)           ; 14.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop31_atax16                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_f32_add41_pop31_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_add41_pop31_atax1|                                                      ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop31_atax16|thei_llvm_fpga_pop_f32_add41_pop31_atax1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1994_pop37_atax36|                                                  ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1994_pop37_atax36                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i1_exitcond1994_pop37_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1994_pop37_atax1|                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1994_pop37_atax36|thei_llvm_fpga_pop_i1_exitcond1994_pop37_atax1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_forked8790_pop34_atax32|                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked8790_pop34_atax32                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pop_i1_forked8790_pop34_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_forked8790_pop34_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked8790_pop34_atax32|thei_llvm_fpga_pop_i1_forked8790_pop34_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp5696_pop38_atax38|                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp5696_pop38_atax38                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pop_i1_notcmp5696_pop38_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp5696_pop38_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp5696_pop38_atax38|thei_llvm_fpga_pop_i1_notcmp5696_pop38_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups47_pop33_atax2|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups47_pop33_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups47_pop33_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups47_pop33_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups47_pop33_atax2|thei_llvm_fpga_pop_i2_cleanups47_pop33_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_137_pop32_atax8|                                                         ; 3.2 (0.0)            ; 4.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop32_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_137_pop32_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_137_pop32_atax1|                                                      ; 3.2 (3.2)            ; 4.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop32_atax8|thei_llvm_fpga_pop_i32_j_137_pop32_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom2791_pop35_atax10|                                                  ; 1.8 (0.0)            ; 3.7 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom2791_pop35_atax10                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i64_idxprom2791_pop35_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom2791_pop35_atax1|                                                ; 1.8 (1.8)            ; 3.7 (3.7)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom2791_pop35_atax10|thei_llvm_fpga_pop_i64_idxprom2791_pop35_atax1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_atax21|                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_atax21                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_atax1|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_atax21|thei_llvm_fpga_pop_i7_fpga_indvars_iv11_pop30_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34|                                             ; 1.6 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_p67f32_arrayidx28893_pop36_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax1|                                           ; 1.6 (1.6)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax34|thei_llvm_fpga_pop_p67f32_arrayidx28893_pop36_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add41_push31_atax18|                                                      ; 75.6 (0.0)           ; 87.8 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 172 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_f32_add41_push31_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_f32_add41_push31_atax1|                                                    ; 75.6 (0.0)           ; 87.8 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 172 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 75.6 (9.0)           ; 87.8 (9.7)                       ; 12.2 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (32)             ; 172 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 56.6 (0.4)           ; 67.7 (1.0)                       ; 11.2 (0.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 56.2 (56.2)          ; 66.7 (66.7)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|fifo|fifo                                                                                                                                                                                  ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                             ; 10.1 (10.1)          ; 10.4 (10.4)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push31_atax18|thei_llvm_fpga_push_f32_add41_push31_atax1|fifo|staging_reg                                                                                                                                                                                ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|                                                ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i1_exitcond1994_push37_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1994_push37_atax1|                                              ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|thei_llvm_fpga_push_i1_exitcond1994_push37_atax1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 9.7 (0.6)            ; 9.7 (0.8)                        ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|thei_llvm_fpga_push_i1_exitcond1994_push37_atax1|fifo                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1994_push37_atax37|thei_llvm_fpga_push_i1_exitcond1994_push37_atax1|fifo|fifo                                                                                                                                                                           ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_forked8790_push34_atax33|                                                  ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked8790_push34_atax33                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_forked8790_push34_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_forked8790_push34_atax1|                                                ; 9.7 (0.0)            ; 9.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked8790_push34_atax33|thei_llvm_fpga_push_i1_forked8790_push34_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 9.7 (0.6)            ; 9.7 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked8790_push34_atax33|thei_llvm_fpga_push_i1_forked8790_push34_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked8790_push34_atax33|thei_llvm_fpga_push_i1_forked8790_push34_atax1|fifo|fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration46_atax7|                                                   ; 3.4 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration46_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration46_atax1|                                                ; 3.4 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7|thei_llvm_fpga_push_i1_lastiniteration46_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 3.4 (0.3)            ; 3.7 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7|thei_llvm_fpga_push_i1_lastiniteration46_atax1|fifo                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 3.1 (3.1)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration46_atax7|thei_llvm_fpga_push_i1_lastiniteration46_atax1|fifo|fifo                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp5696_push38_atax39|                                                  ; 9.6 (0.0)            ; 9.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5696_push38_atax39                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notcmp5696_push38_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp5696_push38_atax1|                                                ; 9.6 (0.0)            ; 9.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5696_push38_atax39|thei_llvm_fpga_push_i1_notcmp5696_push38_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 9.6 (0.6)            ; 9.8 (0.6)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5696_push38_atax39|thei_llvm_fpga_push_i1_notcmp5696_push38_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5696_push38_atax39|thei_llvm_fpga_push_i1_notcmp5696_push38_atax1|fifo|fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond54_atax25|                                                      ; 10.0 (0.0)           ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond54_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond54_atax1|                                                    ; 10.0 (0.0)           ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25|thei_llvm_fpga_push_i1_notexitcond54_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 10.0 (0.6)           ; 10.3 (0.6)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25|thei_llvm_fpga_push_i1_notexitcond54_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond54_atax25|thei_llvm_fpga_push_i1_notexitcond54_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups47_push33_atax28|                                                  ; 10.0 (0.0)           ; 10.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups47_push33_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups47_push33_atax1|                                                ; 10.0 (0.0)           ; 10.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28|thei_llvm_fpga_push_i2_cleanups47_push33_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 10.0 (0.9)           ; 10.1 (1.2)                       ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28|thei_llvm_fpga_push_i2_cleanups47_push33_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 8.9 (8.9)            ; 8.9 (8.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups47_push33_atax28|thei_llvm_fpga_push_i2_cleanups47_push33_atax1|fifo|fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_137_push32_atax20|                                                      ; 31.4 (0.0)           ; 33.8 (0.0)                       ; 2.9 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_137_push32_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_137_push32_atax1|                                                    ; 31.4 (0.0)           ; 33.8 (0.0)                       ; 2.9 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 31.4 (0.9)           ; 33.8 (1.0)                       ; 2.9 (0.1)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 30.5 (30.5)          ; 32.8 (32.8)                      ; 2.8 (2.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 18 (18)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push32_atax20|thei_llvm_fpga_push_i32_j_137_push32_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|                                                ; 22.9 (0.0)           ; 23.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i64_idxprom2791_push35_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|                                              ; 22.9 (0.0)           ; 23.4 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 22.9 (1.5)           ; 23.4 (1.5)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 18.9 (0.7)           ; 19.8 (1.0)                       ; 0.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 18.2 (18.2)          ; 18.8 (18.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|fifo|fifo                                                                                                                                                                      ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                             ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2791_push35_atax11|thei_llvm_fpga_push_i64_idxprom2791_push35_atax1|fifo|staging_reg                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|                                           ; 21.3 (0.0)           ; 21.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv11_push30_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|                                         ; 21.3 (0.0)           ; 21.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 21.3 (0.7)           ; 21.7 (0.7)                       ; 0.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 18 (18)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push30_atax1|fifo|fifo                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|                                           ; 17.1 (0.0)           ; 20.6 (0.0)                       ; 3.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_p67f32_arrayidx28893_push36_0              ; N/A          ;
;                               |thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|                                         ; 17.1 (0.0)           ; 20.6 (0.0)                       ; 3.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 17.1 (0.7)           ; 20.6 (0.7)                       ; 3.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 16.1 (16.1)          ; 19.9 (19.9)                      ; 3.9 (3.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter14515_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax35|thei_llvm_fpga_push_p67f32_arrayidx28893_push36_atax1|fifo|fifo                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                |thebb_atax_B7_sr_1_aunroll_x|                                                                                 ; 8.2 (8.2)            ; 22.2 (22.2)                      ; 13.9 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B7_sr_1                                                  ; N/A          ;
;                |thebb_atax_B8|                                                                                                ; 112.3 (0.0)          ; 147.5 (0.0)                      ; 35.8 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 87 (0)              ; 213 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B8                                                       ; N/A          ;
;                   |thebb_atax_B8_stall_region|                                                                                ; 112.3 (3.8)          ; 147.5 (5.1)                      ; 35.8 (1.3)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 87 (9)              ; 213 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B8_stall_region                                          ; N/A          ;
;                      |thebubble_out_stall_entry_1_reg|                                                                        ; 7.5 (7.5)            ; 7.7 (7.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                              ; 21.8 (0.0)           ; 29.4 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 21.8 (0.0)           ; 29.4 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 21.8 (0.0)           ; 29.4 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 21.8 (2.0)           ; 29.4 (2.5)                       ; 7.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (4)              ; 37 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 4.0 (4.0)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                   ; dpram_g4pv                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 3.8 (4.0)            ; 6.0 (4.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                           ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|                                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0_reg                   ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|                                           ; 55.2 (0.3)           ; 75.7 (0.5)                       ; 20.6 (0.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (1)              ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c0_in_for_inc40_s_c0_enter168_atax3                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|                         ; 34.0 (0.0)           ; 39.2 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc40_s_c0_exit172_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|            ; 31.0 (0.0)           ; 36.2 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t172_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|                             ; 31.0 (0.0)           ; 36.2 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 31.0 (2.7)           ; 36.2 (3.5)                       ; 5.2 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 30 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                               ; dpram_igut                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_full_detector|                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_full_detector                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_full_detector|               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_full_detector                                                                                                                     ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter168_atax0_aunroll_x|                                  ; 20.9 (20.2)          ; 36.1 (23.2)                      ; 15.2 (3.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 84 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter168_atax0_aunroll_x                                                                                                                                                                                                                                                                                              ; atax_i_sfc_logic_s_c0_in_for_inc40_s_c0_enter168_atax0           ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax14_atax3|                                                          ; 0.7 (0.7)            ; 12.9 (12.9)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter168_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax3                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_mem_unnamed_14_atax0                            ; N/A          ;
;                      |theredist1_stall_entry_o6_9_fifo|                                                                       ; 23.0 (0.0)           ; 28.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 23.0 (0.0)           ; 28.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 23.0 (0.0)           ; 28.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 23.0 (2.8)           ; 28.3 (3.6)                       ; 5.8 (0.7)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 4.0 (4.0)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                            ; dpram_el4a1                                                      ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 4.3 (4.5)            ; 5.8 (4.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B8_sr_0_aunroll_x|                                                                                 ; 11.6 (11.6)          ; 23.5 (23.5)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B8_sr_0                                                  ; N/A          ;
;                |thebb_atax_B9|                                                                                                ; 177.5 (0.0)          ; 260.0 (0.0)                      ; 83.0 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 194 (0)             ; 451 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B9                                                       ; N/A          ;
;                   |theatax_B9_branch|                                                                                         ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B9_branch                                                   ; N/A          ;
;                   |theatax_B9_merge|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B9_merge                                                    ; N/A          ;
;                   |thebb_atax_B9_stall_region|                                                                                ; 175.8 (0.0)          ; 257.6 (0.0)                      ; 82.3 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 190 (0)             ; 448 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B9_stall_region                                          ; N/A          ;
;                      |theatax_B9_merge_reg_aunroll_x|                                                                         ; 20.9 (20.9)          ; 21.2 (21.2)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B9_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|                                        ; 155.0 (0.4)          ; 236.4 (0.5)                      ; 81.9 (0.2)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 189 (1)             ; 404 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body48_s_c0_enter18016_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|                        ; 21.9 (0.4)           ; 29.0 (0.5)                       ; 7.5 (0.2)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body48_s_c0_exit192_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|           ; 18.2 (0.0)           ; 25.5 (0.0)                       ; 7.3 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t192_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|                            ; 18.2 (0.0)           ; 25.5 (0.0)                       ; 7.3 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 18.2 (2.1)           ; 25.5 (3.0)                       ; 7.3 (1.0)                                         ; 0.1 (0.1)                        ; 10.0 (0.0)           ; 14 (4)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_bpeo1                                                      ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_full_detector|                 ; 3.3 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_full_detector|              ; 3.3 (3.3)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|                               ; 132.7 (18.7)         ; 206.9 (66.3)                     ; 74.2 (47.7)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 167 (39)            ; 369 (158)                 ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body48_s_c0_enter18016_atax0        ; N/A          ;
;                            |i_masked37_atax34_delay|                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|i_masked37_atax34_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist10_sync_together91_aunroll_x_in_i_valid_9|                                                  ; 0.2 (0.2)            ; 1.8 (1.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist10_sync_together91_aunroll_x_in_i_valid_9                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist12_i_masked37_atax34_q_10|                                                                  ; -0.2 (-0.2)          ; 2.3 (2.3)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist12_i_masked37_atax34_q_10                                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist13_i_llvm_fpga_pop_i1_notcmp5697_pop44_atax37_out_data_out_10|                              ; 0.0 (0.0)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist13_i_llvm_fpga_pop_i1_notcmp5697_pop44_atax37_out_data_out_10                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist15_i_llvm_fpga_pop_i1_exitcond1995_pop43_atax35_out_data_out_9|                             ; 0.0 (0.0)            ; 1.9 (1.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist15_i_llvm_fpga_pop_i1_exitcond1995_pop43_atax35_out_data_out_9                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_mem_dmem|                                ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_mem_dmem                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                                       ; altera_syncram_e6qi                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 20.0 (20.0)          ; 20.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                           ; altsyncram_m9m32                                                 ; N/A          ;
;                            |redist22_i_first_cleanup_xor34_atax4_q_9|                                                         ; 0.0 (0.0)            ; 2.2 (2.2)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist22_i_first_cleanup_xor34_atax4_q_9                                                                                                                                                                                                                                               ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|                                              ; 10.7 (0.0)           ; 11.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem                                                                                                                                                                                                                                    ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.7 (0.0)           ; 11.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated                                                                                                                                                                                                                     ; altera_syncram_0and                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.7 (10.7)          ; 11.3 (11.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist23_i_arrayidx5012_atax10_vt_join_q_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                         ; altsyncram_2sa01                                                 ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add99_atax20|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1                        ; 1                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20                                                                                                                                                                                                                                            ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_6_atax21|                                                               ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax21                                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_mem_memdep_6_0                                  ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_6_atax1|                                                             ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax21|thei_llvm_fpga_mem_memdep_6_atax1                                                                                                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                            ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax21|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write                                                                                                                                                                                                   ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax16_atax13|                                                         ; 3.8 (1.8)            ; 14.0 (11.6)                      ; 10.2 (9.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 35 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_16_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax16_atax1|                                                       ; 2.0 (0.0)            ; 2.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax17_atax17|                                                         ; 42.0 (10.6)          ; 44.4 (10.6)                      ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 56 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_17_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax17_atax1|                                                       ; 31.3 (0.0)           ; 33.8 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 31.3 (22.7)          ; 33.8 (22.7)                      ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (36)             ; 24 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                                     |req_fifo|                                                                                ; 8.2 (0.0)            ; 11.2 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                        |llreg.acl_low_latency_fifo_inst|                                                      ; 8.2 (8.2)            ; 11.2 (9.8)                       ; 2.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                           |acl_reset_handler_inst|                                                            ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax17|thei_llvm_fpga_mem_unnamed_atax17_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going28_atax6|                                                       ; 2.2 (0.0)            ; 2.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going28_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going28_atax1|                                                    ; 2.2 (0.0)            ; 2.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_atax6|thei_llvm_fpga_pipeline_keep_going28_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                       ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_atax6|thei_llvm_fpga_pipeline_keep_going28_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_atax6|thei_llvm_fpga_pipeline_keep_going28_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_atax6|thei_llvm_fpga_pipeline_keep_going28_atax1|push|staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_pop45_atax18|                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop45_atax18                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_pop_f32_pop45_0                                 ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_pop45_atax1|                                                            ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop45_atax18|thei_llvm_fpga_pop_f32_pop45_atax1                                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1995_pop43_atax35|                                                  ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1995_pop43_atax35                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i1_exitcond1995_pop43_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1995_pop43_atax1|                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1995_pop43_atax35|thei_llvm_fpga_pop_i1_exitcond1995_pop43_atax1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp5697_pop44_atax37|                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp5697_pop44_atax37                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pop_i1_notcmp5697_pop44_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp5697_pop44_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp5697_pop44_atax37|thei_llvm_fpga_pop_i1_notcmp5697_pop44_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups31_pop41_atax2|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups31_pop41_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups31_pop41_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups31_pop41_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups31_pop41_atax2|thei_llvm_fpga_pop_i2_cleanups31_pop41_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_235_pop40_atax8|                                                         ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop40_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_235_pop40_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_235_pop40_atax1|                                                      ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop40_atax8|thei_llvm_fpga_pop_i32_j_235_pop40_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom2792_pop42_atax14|                                                  ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom2792_pop42_atax14                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i64_idxprom2792_pop42_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom2792_pop42_atax1|                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom2792_pop42_atax14|thei_llvm_fpga_pop_i64_idxprom2792_pop42_atax1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_atax24|                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_atax24                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_atax1|                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_atax24|thei_llvm_fpga_pop_i7_fpga_indvars_iv14_pop39_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_push45_atax19|                                                            ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_f32_push45_atax19                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_push_f32_push45_0                               ; N/A          ;
;                               |thei_llvm_fpga_push_f32_push45_atax1|                                                          ; 8.8 (0.2)            ; 8.8 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_f32_push45_atax19|thei_llvm_fpga_push_f32_push45_atax1                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_f32_push45_atax19|thei_llvm_fpga_push_f32_push45_atax1|fifo                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1995_push43_atax36|                                                ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1995_push43_atax36                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i1_exitcond1995_push43_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1995_push43_atax1|                                              ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1995_push43_atax36|thei_llvm_fpga_push_i1_exitcond1995_push43_atax1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1995_push43_atax36|thei_llvm_fpga_push_i1_exitcond1995_push43_atax1|staging_reg                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration30_atax7|                                                   ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration30_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration30_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration30_atax1|                                                ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration30_atax7|thei_llvm_fpga_push_i1_lastiniteration30_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration30_atax7|thei_llvm_fpga_push_i1_lastiniteration30_atax1|staging_reg                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp5697_push44_atax38|                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5697_push44_atax38                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notcmp5697_push44_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp5697_push44_atax1|                                                ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5697_push44_atax38|thei_llvm_fpga_push_i1_notcmp5697_push44_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp5697_push44_atax38|thei_llvm_fpga_push_i1_notcmp5697_push44_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond38_atax28|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax28                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond38_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond38_atax1|                                                    ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax28|thei_llvm_fpga_push_i1_notexitcond38_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond38_atax28|thei_llvm_fpga_push_i1_notexitcond38_atax1|staging_reg                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups31_push41_atax31|                                                  ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups31_push41_atax31                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups31_push41_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups31_push41_atax1|                                                ; 1.0 (0.2)            ; 1.1 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups31_push41_atax31|thei_llvm_fpga_push_i2_cleanups31_push41_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups31_push41_atax31|thei_llvm_fpga_push_i2_cleanups31_push41_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_235_push40_atax23|                                                      ; 4.1 (0.0)            ; 4.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push40_atax23                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_235_push40_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_235_push40_atax1|                                                    ; 4.1 (0.2)            ; 4.4 (0.2)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push40_atax23|thei_llvm_fpga_push_i32_j_235_push40_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push40_atax23|thei_llvm_fpga_push_i32_j_235_push40_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom2792_push42_atax15|                                                ; 2.2 (0.0)            ; 2.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2792_push42_atax15                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i64_idxprom2792_push42_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom2792_push42_atax1|                                              ; 2.2 (0.2)            ; 2.3 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2792_push42_atax15|thei_llvm_fpga_push_i64_idxprom2792_push42_atax1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom2792_push42_atax15|thei_llvm_fpga_push_i64_idxprom2792_push42_atax1|fifo                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax33|                                           ; 2.4 (0.0)            ; 2.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax33                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv14_push39_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax1|                                         ; 2.4 (0.0)            ; 2.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax33|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax33|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push39_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B9_sr_1_aunroll_x|                                                                                 ; 9.7 (9.7)            ; 15.3 (15.3)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B9_sr_1                                                  ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going28_atax6_sr|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going28_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going28_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going44_atax6_sr|                                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going44_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going44_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|                                                        ; 2.5 (0.0)            ; 3.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pipeline_keep_going44_6_valid_fifo              ; N/A          ;
;                   |thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|                                                     ; 2.5 (0.5)            ; 3.5 (0.5)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                      |fifo|                                                                                                   ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |counter|                                                                                             ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going44_atax6_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going58_atax2_sr|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going58_atax2_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going58_2_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going65_atax6_sr|                                                                ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going65_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going65_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going79_atax0_sr|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going79_atax0_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going79_0_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_atax6_sr|                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pipeline_keep_going_6_sr                        ; N/A          ;
;                |theloop_limiter_atax0|                                                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_0                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax1|                                                                                        ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_1                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax2|                                                                                        ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_2                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax3|                                                                                        ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_3                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax4|                                                                                        ; 3.3 (0.0)            ; 4.6 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_4                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 3.3 (3.3)            ; 4.6 (4.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax5|                                                                                        ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_5                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                         ; 189.3 (0.0)          ; 340.2 (0.0)                      ; 152.8 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 168 (0)             ; 733 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_internal_ic_15469424733605983529                            ; N/A          ;
;             |a[0].a|                                                                                                          ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                          ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[2].a|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[3].a|                                                                                                          ; 1.3 (1.3)            ; 2.3 (2.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[4].a|                                                                                                          ; 63.7 (63.7)          ; 72.9 (72.9)                      ; 9.3 (9.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 131 (131)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                        ; 7.0 (7.0)            ; 46.9 (46.9)                      ; 40.4 (40.4)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                        ; 16.7 (16.7)          ; 31.0 (31.0)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                        ; 3.0 (3.0)            ; 21.9 (21.9)                      ; 18.9 (18.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                                        ; 5.2 (5.2)            ; 20.8 (20.8)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[4].dp|                                                                                                        ; 16.8 (16.8)          ; 27.7 (27.7)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[5].dp|                                                                                                        ; 11.5 (11.5)          ; 29.3 (29.3)                      ; 17.8 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[6].dp|                                                                                                        ; 9.7 (9.7)            ; 27.0 (27.0)                      ; 17.5 (17.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[7].dp|                                                                                                        ; 21.9 (21.9)          ; 23.3 (23.3)                      ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[1].m_endp|                                                                                                     ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |s.s_endp|                                                                                                        ; 29.2 (0.0)           ; 32.6 (0.0)                       ; 4.6 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                          ; 29.2 (21.7)          ; 32.6 (22.6)                      ; 4.6 (1.1)                                         ; 1.2 (0.2)                        ; 0.0 (0.0)            ; 15 (2)              ; 84 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                 ; 7.5 (7.5)            ; 10.0 (10.0)                      ; 3.5 (3.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                              ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_to_avm                                                    ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                          ; 22.4 (22.4)          ; 62.7 (62.7)                      ; 40.8 (40.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 157 (157)                 ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower_m20k_true_dual_port                                ; N/A          ;
;                      |altera_syncram_inst|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                               ; altera_syncram_ncio1                                             ; N/A          ;
;                            |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                   ; altsyncram_85p32                                                 ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|                                                 ; 1.2 (0.0)            ; 2.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_9309735034147785079                             ; N/A          ;
;             |a[0].a|                                                                                                          ; 1.2 (1.2)            ; 2.3 (2.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                          ; 4.8 (4.8)            ; 19.2 (19.2)                      ; 14.4 (14.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                             ; altera_syncram_5696                                              ; N/A          ;
;                            |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; altsyncram_6una1                                                 ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                          ; 3.5 (3.5)            ; 14.3 (14.3)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                             ; altera_syncram_5696                                              ; N/A          ;
;                            |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; altsyncram_6una1                                                 ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                 ; 3.5 (0.0)            ; 3.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_9319714386506722680                             ; N/A          ;
;             |a[0].a|                                                                                                          ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                 ; 10.8 (0.0)           ; 10.8 (0.0)                       ; 1.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_5715446865378166924                             ; N/A          ;
;             |a[0].a|                                                                                                          ; 2.9 (2.9)            ; 3.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                                        ; 7.8 (0.0)            ; 7.6 (0.0)                        ; 0.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                          ; 7.8 (1.3)            ; 7.6 (1.5)                        ; 0.8 (0.5)                                         ; 1.0 (0.3)                        ; 0.0 (0.0)            ; 13 (2)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                 ; 6.6 (6.6)            ; 6.1 (6.1)                        ; 0.3 (0.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                          ; 23.8 (23.8)          ; 76.5 (75.0)                      ; 52.8 (51.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 234 (231)                 ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem2x                                                        ; N/A          ;
;             |acl_mem1x_inst|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;                |hld_ram_inst|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                   |GEN_LOWER.hld_ram_lower_inst|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                      |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                         |altera_syncram_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                            |auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                              ; altera_syncram_5n79                                              ; N/A          ;
;                               |altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                  ; altsyncram_tcnk1                                                 ; N/A          ;
;             |acl_reset_handler_clk2x_inst|                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|                                                 ; 3.8 (0.0)            ; 3.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_11364079139611906517                            ; N/A          ;
;             |a[0].a|                                                                                                          ; 3.8 (3.8)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0                        ; 0                                      ; 0                                                 ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+--------------------------+----------------------------------------+---------------------------------------------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------+
; Nets with Highest Wire Count                   ;
+----------------+----------------------+--------+
; Net            ; Number of Wires Used ; Fanout ;
+----------------+----------------------+--------+
; sync_resetn[2] ; 277                  ; 349    ;
+----------------+----------------------+--------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 12,481 / 664,374 ( 2 % )  ;
; C27 interconnects            ; 32 / 12,769 ( < 1 % )     ;
; C4 interconnects             ; 6,356 / 514,392 ( 1 % )   ;
; Direct links                 ; 2,325 / 664,374 ( < 1 % ) ;
; Global clocks                ; 2 / 32 ( 6 % )            ;
; Periphery clocks             ; 0 / 410 ( 0 % )           ;
; R3 interconnects             ; 4,256 / 246,936 ( 2 % )   ;
; R32 interconnects            ; 15 / 28,257 ( < 1 % )     ;
; R32/C27 interconnect drivers ; 45 / 74,920 ( < 1 % )     ;
; R6 interconnects             ; 6,469 / 527,108 ( 1 % )   ;
; Regional clock lefts         ; 0 / 8 ( 0 % )             ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )             ;
; Regional clock out tops      ; 0 / 8 ( 0 % )             ;
; Regional clock rights        ; 0 / 8 ( 0 % )             ;
; Regional clocks              ; 0 / 8 ( 0 % )             ;
; Spine buffers                ; 5 / 220 ( 2 % )           ;
; Spine clocks                 ; 8 / 330 ( 2 % )           ;
; Spine feedthroughs           ; 0 / 224 ( 0 % )           ;
+------------------------------+---------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 1240.0            ;
; clock2x         ; clock                ; 113.4             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                           ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][24]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][24]                                                                                                                                                                                                                                                                      ; 1.850             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][9]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][9]                                                                                                                                                                                                                                                                       ; 1.850             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][14]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][14]                                                                                                                                                                                                                                                                      ; 1.847             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][13]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][13]                                                                                                                                                                                                                                                                      ; 1.845             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][1]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][1]                                                                                                                                                                                                                                                                       ; 1.844             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][5]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][5]                                                                                                                                                                                                                                                                       ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][30]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][30]                                                                                                                                                                                                                                                                      ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][31]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][31]                                                                                                                                                                                                                                                                      ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][7]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][7]                                                                                                                                                                                                                                                                       ; 1.842             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][2]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][2]                                                                                                                                                                                                                                                                       ; 1.834             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][4]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][4]                                                                                                                                                                                                                                                                       ; 1.834             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][17]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][17]                                                                                                                                                                                                                                                                      ; 1.834             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][19]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][19]                                                                                                                                                                                                                                                                      ; 1.827             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][21]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][21]                                                                                                                                                                                                                                                                      ; 1.818             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][27]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][27]                                                                                                                                                                                                                                                                      ; 1.815             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][18]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][18]                                                                                                                                                                                                                                                                      ; 1.813             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][28]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][28]                                                                                                                                                                                                                                                                      ; 1.811             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][29]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][29]                                                                                                                                                                                                                                                                      ; 1.809             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][23]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][23]                                                                                                                                                                                                                                                                      ; 1.807             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][20]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][20]                                                                                                                                                                                                                                                                      ; 1.806             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][10]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][10]                                                                                                                                                                                                                                                                      ; 1.796             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][25]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][25]                                                                                                                                                                                                                                                                      ; 1.786             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][3]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][3]                                                                                                                                                                                                                                                                       ; 1.734             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][22]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][22]                                                                                                                                                                                                                                                                      ; 1.727             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][11]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][11]                                                                                                                                                                                                                                                                      ; 1.653             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][6]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][6]                                                                                                                                                                                                                                                                       ; 1.619             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][0]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][0]                                                                                                                                                                                                                                                                       ; 1.613             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][8]                                                                                                                                                                                                                                                            ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][8]                                                                                                                                                                                                                                                                       ; 1.609             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][12]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][12]                                                                                                                                                                                                                                                                      ; 1.608             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][15]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][15]                                                                                                                                                                                                                                                                      ; 1.591             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][16]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][16]                                                                                                                                                                                                                                                                      ; 1.502             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|late_readdata_2x[2][26]                                                                                                                                                                                                                                                           ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|readdata_1x[4][26]                                                                                                                                                                                                                                                                      ; 1.432             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][93]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a77~reg0                                                                                                                             ; 0.419             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][33]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a29~reg0                                                                                                                           ; 0.416             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_outputreg0_q[20]                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.393             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][28]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a24~reg0                                                                                                                           ; 0.391             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][92]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a76~reg0                                                                                                                             ; 0.390             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][27]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                                                                           ; 0.388             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[80]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[79]                                                 ; 0.378             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][137]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a121~reg0                                                                                                                            ; 0.377             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[6]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[5]                                                  ; 0.375             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_outputreg0_q[31]                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.374             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][31]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a27~reg0                                                                                                                           ; 0.373             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][26]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a22~reg0                                                                                                                           ; 0.373             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist16_i_llvm_fpga_pop_f32_pop45_atax18_out_data_out_4_outputreg0_q[27]                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.372             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][78]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a62~reg0                                                                                                                             ; 0.370             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][29]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                           ; 0.368             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a28~reg0                                                                                                                           ; 0.363             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[20] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.362             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][24]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a20~reg0                                                                                                                           ; 0.358             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[73]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[72]                                                 ; 0.356             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][6]                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg0                                                                                                                            ; 0.355             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][7]                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a3~reg0                                                                                                                            ; 0.354             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[77]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[76]                                                 ; 0.354             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[89]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[88]                                                 ; 0.353             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[13] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.352             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][11]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a7~reg0                                                                                                                            ; 0.352             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][108]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a92~reg0                                                                                                                             ; 0.351             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][5]                                                                                                                                                                                                                                                                 ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a1~reg0                                                                                                                            ; 0.351             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[78]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[77]                                                 ; 0.350             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[84]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[83]                                                 ; 0.349             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[83]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[82]                                                 ; 0.349             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                        ; 0.349             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][106]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a90~reg0                                                                                                                             ; 0.348             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][12]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0                                                                                                                            ; 0.348             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[5]                                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[4]                                                  ; 0.348             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][91]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a75~reg0                                                                                                                             ; 0.347             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[81]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[80]                                                 ; 0.346             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                        ; 0.344             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[74]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[73]                                                 ; 0.344             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][41]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a25~reg0                                                                                                                             ; 0.344             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][14]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a10~reg0                                                                                                                           ; 0.344             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][107]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a91~reg0                                                                                                                             ; 0.343             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][62]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a46~reg0                                                                                                                             ; 0.343             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[75]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[74]                                                 ; 0.343             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[71]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[70]                                                 ; 0.342             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[59]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[58]                                                 ; 0.341             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[9]  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.338             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][79]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a63~reg0                                                                                                                             ; 0.336             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][25]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a21~reg0                                                                                                                           ; 0.336             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[107]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[106]                                                ; 0.335             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[76]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[75]                                                 ; 0.335             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[123]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[122]                                                ; 0.333             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[121]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[120]                                                ; 0.332             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[15] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.332             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[116]                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[115]                                                ; 0.331             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][141]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a125~reg0                                                                                                                            ; 0.330             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|redist5_sync_together91_aunroll_x_in_c0_eni6179_4_tpl_2_q[6]                                                                  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_push_f32_push45_atax19|thei_llvm_fpga_push_f32_push45_atax1|fifo|r_data_NO_SHIFT_REG[6]                              ; 0.330             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[87]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[86]                                                 ; 0.329             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][138]                                                                                                                                                                                                                                                               ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a122~reg0                                                                                                                            ; 0.329             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[79]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[78]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[92]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[91]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|redist2_sync_together69_aunroll_x_in_c0_eni3_2_tpl_1_q[36]                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter12214_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter12214_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom88_push28_atax13|thei_llvm_fpga_push_i64_idxprom88_push28_atax1|fifo|r_data_NO_SHIFT_REG[36] ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[97]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[96]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[70]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[69]                                                 ; 0.328             ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[15]                                                                                                                                                                                                                                                                                  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[15]                                                                                                                                                                                                                                                                                        ; 0.328             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[55]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[54]                                                 ; 0.327             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|readdata_reg_unnamed_atax16_atax9_readdata_reg_unnamed_atax16_atax9_data_reg_x_q[3]  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter18016_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add99_atax20|block_rsrvd_fix_impl_DSP0~register_clock0                                               ; 0.327             ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][30]                                                                                                                                                                                                                                                                ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a26~reg0                                                                                                                           ; 0.326             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[96]                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|source_NO_SHIFT_REG[95]                                                 ; 0.325             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                           ;
+--------------------------------------------------------+---------------+------+
; Resource                                               ; Usage         ; %    ;
+--------------------------------------------------------+---------------+------+
;                                                        ;               ;      ;
; Programmable power technology high-speed tiles         ; 228 / 3,531   ; 6 %  ;
; Programmable power technology low-power tiles          ; 3,303 / 3,531 ; 94 % ;
;     -- low-power tiles that are used by the design     ; 124 / 3,303   ; 4 %  ;
;     -- unused tiles (low-power)                        ; 3,179 / 3,303 ; 96 % ;
;                                                        ;               ;      ;
; Programmable power technology high-speed LAB tiles     ; 209 / 2,642   ; 8 %  ;
; Programmable power technology low-power LAB tiles      ; 2,433 / 2,642 ; 92 % ;
;     -- low-power LAB tiles that are used by the design ; 104 / 2,433   ; 4 %  ;
;     -- unused LAB tiles (low-power)                    ; 2,329 / 2,433 ; 96 % ;
;                                                        ;               ;      ;
+--------------------------------------------------------+---------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter19913_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit203_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter12712_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit135_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter14515_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit157_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter168_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit172_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                               ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter18016_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit192_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                            ;
+----------------------+--------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                ;
+----------------------+--------------------------------------------------------------------------------------+
; Initialization file: ; /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/quartus.ini ;
+----------------------+--------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Can't read Quartus Prime message file /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/quartus/qdb/_compiler/quartus_compile/_flat/23.4.0/legacy/1/quartus_compile.fit.plan.header.qmsgdb.
Make sure the file exists and is up to date, and you have permission to read and write the file.
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "component_atax".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02.
Info (22889): This design was generated using the DNI flow.
Info (119006): Selected device 10CX220YF780I5G for design "quartus_compile"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:02
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AE10
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 12 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 12 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (13173): clock~CLKENA0 (7674 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I18
    Info (13173): clock2x~CLKENA0 (147 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1E_G_I5
Info (20360): 6 wire LUT(s) were inserted to tie-off unconnected input partition boundary ports in the design.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
    Info (332111):    0.500      clock2x
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 710 registers into blocks of type MLAB cell
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:00:14
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:12
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during Global Placement is 0.81 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during Placement is 0.01 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.64 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:17
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:12
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5472 megabytes
    Info: Processing ended: Tue Jan  2 21:43:59 2024
    Info: Elapsed time: 00:01:31
    Info: System process ID: 1631634


