0.7
2020.2
Nov 14 2025
19:37:27
C:/hdl_projects/setup_project/rtl/adder.sv,1769199098,systemVerilog,,C:/hdl_projects/setup_project/tb/adder_tb.sv,,adder,,,,,,,,
C:/hdl_projects/setup_project/tb/adder_tb.sv,1769198669,systemVerilog,,,,adder_tb,,,,,,,,
