num,oblig1,oblig2,oblig3,cons1,cons2,cons3,cons4,cons5
1,vlsi11,archi14,,ares1,noyau1,signal2,,
2,vlsi11,,,esa1,,,,
3,vlsi12,archi11,,ares2,esa2,mobj2,,
4,vlsi11,archi13,,ares1,esa2,pr4,,
5,,,,esa2,pr2,signal1,,
6,vlsi12,archi13,,esa1,mobj1,signal1,,
7,vlsi12,archi13,,esa1,mobj1,signal1,,
8,vlsi11,,,esa1,,,,
9,vlsi11,archi12,,ares3,,,,
10,vlsi12,,,mobj2,pr2,signal1,,
11,vlsi12,archi13,,esa1,noyau1,signal1,,
12,,,,mobj1,noyau3,signal1,,
13,vlsi11,archi12,,signal2,,,,
14,vlsi12,archi11,,noyau1,pr4,,,
15,vlsi12,archi12,,mobj2,pr2,signal1,,
16,vlsi11,archi12,,pr3,,,,
17,vlsi11,archi13,,mobj1,pr1,signal2,,
18,vlsi12,archi14,,ares2,noyau2,signal1,,
19,vlsi12,archi11,,esa1,mobj1,pr4,,
20,vlsi11,archi14,,ares1,mobj2,noyau2,,
21,vlsi11,archi12,,noyau3,pr1,signal2,,
22,vlsi12,archi11,,esa1,noyau2,pr4,,
23,,,,mobj2,pr3,,,
24,vlsi11,archi14,,mobj2,noyau3,pr1,,
25,vlsi12,archi11,,ares2,esa2,signal2,,
26,vlsi11,archi12,,signal2,,,,
27,vlsi11,archi13,,ares1,mobj1,pr3,,
28,vlsi12,archi14,,ares2,mobj1,signal2,,
29,vlsi12,archi11,,ares2,esa2,signal2,,
30,vlsi11,archi13,,ares1,esa2,signal2,,
31,archi11,,,esa1,mobj1,,,
32,vlsi12,archi11,,mobj1,pr2,signal2,,
33,,,,mobj2,pr2,signal1,,
34,vlsi11,archi13,,ares1,esa2,mobj2,,
35,vlsi12,archi12,,esa1,pr2,signal1,,
36,vlsi11,archi14,,ares3,mobj1,pr3,,
37,vlsi11,archi13,,mobj1,pr1,signal2,,
38,vlsi12,archi12,,esa1,noyau3,signal1,,
39,vlsi11,,,mobj1,signal2,,,
40,vlsi12,archi13,,esa1,noyau2,signal1,,
41,vlsi12,archi11,,esa2,mobj2,noyau3,,
42,vlsi11,,,mobj2,noyau3,pr1,,
43,vlsi11,archi13,,esa2,pr1,signal2,,
44,vlsi11,archi12,,signal2,,,,
45,vlsi12,archi12,,ares2,signal1,,,
46,vlsi12,archi11,,,,,,
47,,,,esa2,mobj2,noyau3,,
48,vlsi11,archi14,,noyau3,pr1,,,
49,vlsi12,archi12,,mobj2,pr2,signal1,,
50,vlsi12,archi11,,esa2,pr2,signal2,,
