// Seed: 989595016
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input reg id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output id_13,
    input logic id_14,
    input id_15,
    output id_16
);
  logic id_17;
  always @(negedge 1) begin
    #1 begin
      id_4 = id_6;
    end
    id_16 <= id_10;
    if (id_9 & 1) begin : id_18
      id_4 <= 1;
    end
  end
  assign id_13 = id_3;
endmodule
