OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/sim_reg_siso_rl/work/@_opt
