
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    11    0.069861    0.049448    2.382829    3.160572 v i_sram.sram6/DO[15] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[15] (net)
                      0.049448    0.002499    3.163071 v _554_/A (sky130_fd_sc_hd__or3_1)
     1    0.012532    0.118040    0.430804    3.593875 v _554_/X (sky130_fd_sc_hd__or3_1)
                                                         _150_ (net)
                      0.118146    0.000471    3.594346 v _557_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.033077    0.131281    0.482304    4.076650 v _557_/X (sky130_fd_sc_hd__a311o_2)
                                                         _153_ (net)
                      0.131395    0.003482    4.080132 v _559_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.025861    0.137119    0.305963    4.386094 v _559_/X (sky130_fd_sc_hd__a22o_1)
                                                         _155_ (net)
                      0.137156    0.002168    4.388262 v _560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.032718    0.123678    0.387702    4.775964 v _560_/X (sky130_fd_sc_hd__mux2_2)
                                                         _156_ (net)
                      0.123797    0.003451    4.779415 v _561_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.014609    0.108527    0.384894    5.164309 v _561_/X (sky130_fd_sc_hd__mux2_1)
                                                         _157_ (net)
                      0.108529    0.000629    5.164938 v _563_/A2 (sky130_fd_sc_hd__o211a_2)
     2    0.063966    0.172487    0.389484    5.554422 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.174628    0.015127    5.569549 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000367    0.016934    0.123160    5.692708 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.016934    0.000001    5.692709 v wbs_dat_o[15] (out)
                                              5.692709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.692709   data arrival time
---------------------------------------------------------------------------------------------
                                             13.057292   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.051477    0.044543    2.370880    3.148623 v i_sram.sram6/DO[25] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[25] (net)
                      0.049202    0.010819    3.159443 v _642_/A (sky130_fd_sc_hd__or3_1)
     1    0.015030    0.130208    0.443870    3.603313 v _642_/X (sky130_fd_sc_hd__or3_1)
                                                         _228_ (net)
                      0.130208    0.000631    3.603944 v _643_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.021887    0.121881    0.236799    3.840743 v _643_/X (sky130_fd_sc_hd__o211a_1)
                                                         _229_ (net)
                      0.121898    0.001399    3.842141 v _644_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047847    0.148340    0.409068    4.251209 v _644_/X (sky130_fd_sc_hd__a211o_2)
                                                         _230_ (net)
                      0.149413    0.009319    4.260529 v _646_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.062712    0.133678    0.488460    4.748989 v _646_/X (sky130_fd_sc_hd__a221o_4)
                                                         _232_ (net)
                      0.135805    0.012264    4.761252 v _648_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016308    0.115815    0.392887    5.154139 v _648_/X (sky130_fd_sc_hd__a221o_1)
                                                         _234_ (net)
                      0.115818    0.000766    5.154905 v _649_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.088407    0.141617    0.247907    5.402811 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.151172    0.028319    5.431130 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000426    0.016502    0.116244    5.547374 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.016502    0.000002    5.547376 v wbs_dat_o[25] (out)
                                              5.547376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.547376   data arrival time
---------------------------------------------------------------------------------------------
                                             13.202625   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     4    0.064423    0.050848    2.375990    3.153733 v i_sram.sram6/DO[0] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[0] (net)
                      0.055444    0.011842    3.165575 v _424_/A (sky130_fd_sc_hd__or3_1)
     1    0.010616    0.109606    0.422518    3.588093 v _424_/X (sky130_fd_sc_hd__or3_1)
                                                         _035_ (net)
                      0.109606    0.000369    3.588463 v _427_/A2 (sky130_fd_sc_hd__a311o_2)
     1    0.045526    0.150036    0.504437    4.092899 v _427_/X (sky130_fd_sc_hd__a311o_2)
                                                         _038_ (net)
                      0.150495    0.007179    4.100079 v _429_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.028065    0.146551    0.320929    4.421008 v _429_/X (sky130_fd_sc_hd__a22o_1)
                                                         _040_ (net)
                      0.146600    0.002526    4.423534 v _430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.032273    0.122228    0.390781    4.814315 v _430_/X (sky130_fd_sc_hd__mux2_2)
                                                         _041_ (net)
                      0.122322    0.003079    4.817395 v _431_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.019359    0.130932    0.405967    5.223362 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                                         _042_ (net)
                      0.130949    0.001508    5.224870 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.003404    0.041920    0.237064    5.461934 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.041920    0.000048    5.461981 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.000922    0.017070    0.075356    5.537337 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.017070    0.000006    5.537343 v wbs_dat_o[0] (out)
                                              5.537343   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.537343   data arrival time
---------------------------------------------------------------------------------------------
                                             13.212658   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.040405    0.039755    2.370212    3.147954 v i_sram.sram6/DO[2] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[2] (net)
                      0.039755    0.001331    3.149286 v _442_/A (sky130_fd_sc_hd__or3_1)
     1    0.011642    0.114192    0.423406    3.572691 v _442_/X (sky130_fd_sc_hd__or3_1)
                                                         _051_ (net)
                      0.114192    0.000495    3.573186 v _443_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.071863    0.185203    0.296108    3.869294 v _443_/X (sky130_fd_sc_hd__o211a_2)
                                                         _052_ (net)
                      0.185253    0.002907    3.872201 v _444_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.029045    0.155932    0.392189    4.264391 v _444_/X (sky130_fd_sc_hd__a211o_1)
                                                         _053_ (net)
                      0.155989    0.002835    4.267226 v _446_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021055    0.139288    0.421778    4.689004 v _446_/X (sky130_fd_sc_hd__a221o_1)
                                                         _055_ (net)
                      0.139308    0.001634    4.690638 v _448_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.049228    0.159616    0.491048    5.181685 v _448_/X (sky130_fd_sc_hd__a221o_2)
                                                         _057_ (net)
                      0.160130    0.007901    5.189586 v _449_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.022777    0.126736    0.233913    5.423499 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.126751    0.001382    5.424881 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000723    0.017251    0.110616    5.535497 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.017251    0.000003    5.535500 v wbs_dat_o[2] (out)
                                              5.535500   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.535500   data arrival time
---------------------------------------------------------------------------------------------
                                             13.214502   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.051434    0.042054    2.372328    3.150070 v i_sram.sram6/DO[3] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[3] (net)
                      0.042993    0.008312    3.158383 v _450_/A (sky130_fd_sc_hd__or3_1)
     1    0.009284    0.104042    0.411931    3.570314 v _450_/X (sky130_fd_sc_hd__or3_1)
                                                         _058_ (net)
                      0.104042    0.000327    3.570641 v _451_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050978    0.143056    0.251951    3.822592 v _451_/X (sky130_fd_sc_hd__o211a_2)
                                                         _059_ (net)
                      0.143947    0.008668    3.831260 v _452_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.030804    0.162562    0.382472    4.213733 v _452_/X (sky130_fd_sc_hd__a211o_1)
                                                         _060_ (net)
                      0.162631    0.003153    4.216886 v _454_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.027865    0.162822    0.451534    4.668419 v _454_/X (sky130_fd_sc_hd__a221o_1)
                                                         _062_ (net)
                      0.162863    0.002518    4.670938 v _456_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.044133    0.148686    0.490113    5.161051 v _456_/X (sky130_fd_sc_hd__a221o_2)
                                                         _064_ (net)
                      0.148976    0.005769    5.166820 v _457_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.025460    0.134929    0.238416    5.405235 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.134977    0.002419    5.407655 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000796    0.017880    0.113711    5.521366 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.017880    0.000004    5.521370 v wbs_dat_o[3] (out)
                                              5.521370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.521370   data arrival time
---------------------------------------------------------------------------------------------
                                             13.228631   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.048037    0.041966    2.373525    3.151268 v i_sram.sram6/DO[10] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[10] (net)
                      0.041966    0.001537    3.152805 v _512_/A (sky130_fd_sc_hd__or3_1)
     1    0.014873    0.129320    0.441053    3.593858 v _512_/X (sky130_fd_sc_hd__or3_1)
                                                         _113_ (net)
                      0.129321    0.000638    3.594496 v _513_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050921    0.142866    0.263880    3.858377 v _513_/X (sky130_fd_sc_hd__o211a_2)
                                                         _114_ (net)
                      0.143680    0.008270    3.866646 v _514_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036131    0.132809    0.394856    4.261502 v _514_/X (sky130_fd_sc_hd__a211o_2)
                                                         _115_ (net)
                      0.133081    0.005267    4.266769 v _516_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.039650    0.138775    0.471835    4.738604 v _516_/X (sky130_fd_sc_hd__a221o_2)
                                                         _117_ (net)
                      0.139020    0.005099    4.743702 v _518_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017328    0.120741    0.398661    5.142364 v _518_/X (sky130_fd_sc_hd__a221o_1)
                                                         _119_ (net)
                      0.120748    0.001059    5.143422 v _519_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.056486    0.155604    0.247224    5.390646 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.157056    0.011744    5.402390 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000393    0.016512    0.117849    5.520240 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.016512    0.000001    5.520241 v wbs_dat_o[10] (out)
                                              5.520241   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.520241   data arrival time
---------------------------------------------------------------------------------------------
                                             13.229760   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.054900    0.044342    2.376208    3.153951 v i_sram.sram6/DO[11] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[11] (net)
                      0.044342    0.002139    3.156090 v _520_/A (sky130_fd_sc_hd__or3_1)
     1    0.014731    0.128658    0.440886    3.596976 v _520_/X (sky130_fd_sc_hd__or3_1)
                                                         _120_ (net)
                      0.128660    0.000744    3.597720 v _521_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034098    0.107635    0.238122    3.835842 v _521_/X (sky130_fd_sc_hd__o211a_2)
                                                         _121_ (net)
                      0.107875    0.004427    3.840269 v _522_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034661    0.178122    0.381990    4.222260 v _522_/X (sky130_fd_sc_hd__a211o_1)
                                                         _122_ (net)
                      0.178240    0.004222    4.226481 v _524_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.047824    0.156591    0.501937    4.728418 v _524_/X (sky130_fd_sc_hd__a221o_2)
                                                         _124_ (net)
                      0.157010    0.007031    4.735449 v _526_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015938    0.113859    0.398399    5.133848 v _526_/X (sky130_fd_sc_hd__a221o_1)
                                                         _126_ (net)
                      0.113862    0.000759    5.134607 v _527_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.057749    0.156958    0.250196    5.384803 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.157998    0.009306    5.394110 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.016590    0.118209    5.512318 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.016590    0.000001    5.512320 v wbs_dat_o[11] (out)
                                              5.512320   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.512320   data arrival time
---------------------------------------------------------------------------------------------
                                             13.237681   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.040319    0.037665    2.368711    3.146454 v i_sram.sram6/DO[1] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[1] (net)
                      0.037878    0.005992    3.152446 v _434_/A (sky130_fd_sc_hd__or3_1)
     1    0.008959    0.102299    0.408298    3.560744 v _434_/X (sky130_fd_sc_hd__or3_1)
                                                         _044_ (net)
                      0.102299    0.000307    3.561050 v _435_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.055031    0.151856    0.257332    3.818382 v _435_/X (sky130_fd_sc_hd__o211a_2)
                                                         _045_ (net)
                      0.152974    0.010056    3.828438 v _436_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037931    0.127698    0.403907    4.232345 v _436_/X (sky130_fd_sc_hd__a211o_2)
                                                         _046_ (net)
                      0.127969    0.005089    4.237433 v _438_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.035908    0.130992    0.462819    4.700253 v _438_/X (sky130_fd_sc_hd__a221o_2)
                                                         _048_ (net)
                      0.131141    0.003897    4.704150 v _440_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.033977    0.134685    0.458038    5.162188 v _440_/X (sky130_fd_sc_hd__a221o_2)
                                                         _050_ (net)
                      0.134803    0.003559    5.165747 v _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.023347    0.129366    0.225608    5.391355 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.129386    0.001576    5.392931 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000697    0.017205    0.111274    5.504205 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.017205    0.000003    5.504208 v wbs_dat_o[1] (out)
                                              5.504208   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.504208   data arrival time
---------------------------------------------------------------------------------------------
                                             13.245793   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.046542    0.043184    2.369980    3.147723 v i_sram.sram6/DO[26] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[26] (net)
                      0.045567    0.007764    3.155486 v _650_/A (sky130_fd_sc_hd__or3_1)
     1    0.010231    0.108040    0.417664    3.573151 v _650_/X (sky130_fd_sc_hd__or3_1)
                                                         _235_ (net)
                      0.108040    0.000326    3.573476 v _651_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027071    0.140432    0.245094    3.818570 v _651_/X (sky130_fd_sc_hd__o211a_1)
                                                         _236_ (net)
                      0.140464    0.002119    3.820689 v _652_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.051193    0.155035    0.422486    4.243175 v _652_/X (sky130_fd_sc_hd__a211o_2)
                                                         _237_ (net)
                      0.156025    0.009203    4.252378 v _654_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.066846    0.138648    0.494716    4.747094 v _654_/X (sky130_fd_sc_hd__a221o_4)
                                                         _239_ (net)
                      0.141227    0.013904    4.760998 v _656_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008703    0.081048    0.358445    5.119443 v _656_/X (sky130_fd_sc_hd__a221o_1)
                                                         _241_ (net)
                      0.081048    0.000253    5.119696 v _657_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.090024    0.143668    0.232989    5.352684 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.153762    0.029283    5.381968 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.016159    0.116489    5.498456 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.016159    0.000001    5.498458 v wbs_dat_o[26] (out)
                                              5.498458   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.498458   data arrival time
---------------------------------------------------------------------------------------------
                                             13.251543   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.039383    0.034265    2.368812    3.146555 v i_sram.sram6/DO[27] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[27] (net)
                      0.041075    0.006038    3.152592 v _658_/A (sky130_fd_sc_hd__or3_1)
     1    0.014167    0.126161    0.436950    3.589542 v _658_/X (sky130_fd_sc_hd__or3_1)
                                                         _242_ (net)
                      0.126162    0.000741    3.590283 v _659_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034708    0.108414    0.238837    3.829120 v _659_/X (sky130_fd_sc_hd__o211a_2)
                                                         _243_ (net)
                      0.108554    0.003431    3.832552 v _660_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.052520    0.157360    0.413997    4.246549 v _660_/X (sky130_fd_sc_hd__a211o_2)
                                                         _244_ (net)
                      0.158271    0.008950    4.255499 v _662_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.061612    0.132271    0.491006    4.746505 v _662_/X (sky130_fd_sc_hd__a221o_4)
                                                         _246_ (net)
                      0.134253    0.011673    4.758178 v _664_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009732    0.085618    0.361312    5.119490 v _664_/X (sky130_fd_sc_hd__a221o_1)
                                                         _248_ (net)
                      0.085618    0.000322    5.119812 v _665_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.078861    0.128094    0.232429    5.352241 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.134371    0.021876    5.374117 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000743    0.017593    0.113158    5.487275 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.017593    0.000004    5.487279 v wbs_dat_o[27] (out)
                                              5.487279   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.487279   data arrival time
---------------------------------------------------------------------------------------------
                                             13.262722   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.041963    0.040264    2.370864    3.148607 v i_sram.sram6/DO[12] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[12] (net)
                      0.040264    0.001369    3.149976 v _528_/A (sky130_fd_sc_hd__or3_1)
     1    0.015964    0.134722    0.446228    3.596204 v _528_/X (sky130_fd_sc_hd__or3_1)
                                                         _127_ (net)
                      0.134725    0.000872    3.597075 v _529_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.051319    0.142337    0.269390    3.866465 v _529_/X (sky130_fd_sc_hd__o211a_2)
                                                         _128_ (net)
                      0.142692    0.006207    3.872673 v _530_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036986    0.128938    0.397480    4.270153 v _530_/X (sky130_fd_sc_hd__a211o_2)
                                                         _129_ (net)
                      0.129199    0.005151    4.275304 v _532_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.041490    0.142624    0.473789    4.749094 v _532_/X (sky130_fd_sc_hd__a221o_2)
                                                         _131_ (net)
                      0.142906    0.005543    4.754636 v _534_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.009487    0.084450    0.363095    5.117731 v _534_/X (sky130_fd_sc_hd__a221o_1)
                                                         _133_ (net)
                      0.084450    0.000359    5.118090 v _535_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.057020    0.157720    0.230664    5.348754 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.159686    0.013701    5.362455 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.000901    0.019183    0.122263    5.484718 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.019183    0.000005    5.484723 v wbs_dat_o[12] (out)
                                              5.484723   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.484723   data arrival time
---------------------------------------------------------------------------------------------
                                             13.265278   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.059970    0.046970    2.373804    3.151547 v i_sram.sram6/DO[28] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[28] (net)
                      0.053613    0.013596    3.165143 v _666_/A (sky130_fd_sc_hd__or3_1)
     1    0.010850    0.110760    0.423112    3.588256 v _666_/X (sky130_fd_sc_hd__or3_1)
                                                         _249_ (net)
                      0.110760    0.000442    3.588697 v _667_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.028374    0.145720    0.250215    3.838912 v _667_/X (sky130_fd_sc_hd__o211a_1)
                                                         _250_ (net)
                      0.145783    0.002820    3.841732 v _668_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.036270    0.132752    0.396681    4.238413 v _668_/X (sky130_fd_sc_hd__a211o_2)
                                                         _251_ (net)
                      0.132951    0.004522    4.242935 v _670_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.049101    0.125385    0.464826    4.707760 v _670_/X (sky130_fd_sc_hd__a221o_4)
                                                         _253_ (net)
                      0.126149    0.008350    4.716110 v _672_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.010631    0.089548    0.362776    5.078886 v _672_/X (sky130_fd_sc_hd__a221o_1)
                                                         _255_ (net)
                      0.089548    0.000363    5.079249 v _673_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.098291    0.154684    0.239512    5.318761 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.168176    0.034864    5.353624 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000828    0.019076    0.124429    5.478053 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.019076    0.000005    5.478058 v wbs_dat_o[28] (out)
                                              5.478058   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.478058   data arrival time
---------------------------------------------------------------------------------------------
                                             13.271943   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.044577    0.038858    2.370400    3.148143 v i_sram.sram6/DO[4] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[4] (net)
                      0.039087    0.006497    3.154640 v _458_/A (sky130_fd_sc_hd__or3_1)
     1    0.006091    0.087415    0.386827    3.541467 v _458_/X (sky130_fd_sc_hd__or3_1)
                                                         _065_ (net)
                      0.087415    0.000128    3.541595 v _459_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.059639    0.162195    0.256896    3.798491 v _459_/X (sky130_fd_sc_hd__o211a_2)
                                                         _066_ (net)
                      0.163425    0.011059    3.809550 v _460_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.038165    0.128157    0.408491    4.218041 v _460_/X (sky130_fd_sc_hd__a211o_2)
                                                         _067_ (net)
                      0.128439    0.005263    4.223304 v _462_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.038080    0.135584    0.467230    4.690534 v _462_/X (sky130_fd_sc_hd__a221o_2)
                                                         _069_ (net)
                      0.135787    0.004605    4.695139 v _464_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.020986    0.138976    0.414552    5.109692 v _464_/X (sky130_fd_sc_hd__a221o_1)
                                                         _071_ (net)
                      0.138994    0.001578    5.111270 v _465_/C1 (sky130_fd_sc_hd__o211a_1)
     2    0.027895    0.144337    0.242564    5.353834 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.144414    0.003105    5.356939 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000768    0.018033    0.116499    5.473438 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.018033    0.000004    5.473442 v wbs_dat_o[4] (out)
                                              5.473442   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.473442   data arrival time
---------------------------------------------------------------------------------------------
                                             13.276559   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.049229    0.040774    2.371892    3.149635 v i_sram.sram6/DO[8] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[8] (net)
                      0.041376    0.007629    3.157264 v _496_/A (sky130_fd_sc_hd__or3_1)
     1    0.011486    0.113431    0.423078    3.580342 v _496_/X (sky130_fd_sc_hd__or3_1)
                                                         _099_ (net)
                      0.113431    0.000433    3.580775 v _497_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.050009    0.140942    0.255078    3.835853 v _497_/X (sky130_fd_sc_hd__o211a_2)
                                                         _100_ (net)
                      0.141756    0.008209    3.844062 v _498_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.039417    0.130315    0.403687    4.247749 v _498_/X (sky130_fd_sc_hd__a211o_2)
                                                         _101_ (net)
                      0.130520    0.004515    4.252264 v _500_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.045840    0.151702    0.482532    4.734796 v _500_/X (sky130_fd_sc_hd__a221o_2)
                                                         _103_ (net)
                      0.152031    0.006179    4.740975 v _502_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012844    0.099310    0.382105    5.123080 v _502_/X (sky130_fd_sc_hd__a221o_1)
                                                         _105_ (net)
                      0.099311    0.000565    5.123646 v _503_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.046450    0.133923    0.223715    5.347361 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.134661    0.008549    5.355909 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001021    0.019021    0.115158    5.471067 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.019021    0.000006    5.471074 v wbs_dat_o[8] (out)
                                              5.471074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.471074   data arrival time
---------------------------------------------------------------------------------------------
                                             13.278928   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.053513    0.043160    2.373287    3.151030 v i_sram.sram6/DO[5] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[5] (net)
                      0.043938    0.008111    3.159141 v _466_/A (sky130_fd_sc_hd__or3_1)
     1    0.014510    0.127656    0.439635    3.598776 v _466_/X (sky130_fd_sc_hd__or3_1)
                                                         _072_ (net)
                      0.127657    0.000655    3.599432 v _468_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.061777    0.166817    0.278872    3.878303 v _468_/X (sky130_fd_sc_hd__o211a_2)
                                                         _074_ (net)
                      0.168113    0.011561    3.889864 v _470_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.042392    0.141014    0.488650    4.378515 v _470_/X (sky130_fd_sc_hd__o311a_2)
                                                         _076_ (net)
                      0.141033    0.001693    4.380208 v _473_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.044301    0.128427    0.393845    4.774053 v _473_/X (sky130_fd_sc_hd__o211a_2)
                                                         _079_ (net)
                      0.128743    0.005562    4.779614 v _474_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.020736    0.126947    0.338746    5.118361 v _474_/X (sky130_fd_sc_hd__a211o_1)
                                                         _080_ (net)
                      0.126965    0.001468    5.119829 v _475_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.043005    0.126586    0.231210    5.351038 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.127123    0.007139    5.358177 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000699    0.017141    0.110570    5.468748 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.017141    0.000003    5.468750 v wbs_dat_o[5] (out)
                                              5.468750   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.468750   data arrival time
---------------------------------------------------------------------------------------------
                                             13.281250   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     6    0.051261    0.043136    2.374711    3.152453 v i_sram.sram6/DO[13] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[13] (net)
                      0.043136    0.001959    3.154413 v _536_/A (sky130_fd_sc_hd__or3_1)
     1    0.012910    0.120008    0.430954    3.585366 v _536_/X (sky130_fd_sc_hd__or3_1)
                                                         _134_ (net)
                      0.120010    0.000698    3.586064 v _537_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.036739    0.113031    0.238362    3.824426 v _537_/X (sky130_fd_sc_hd__o211a_2)
                                                         _135_ (net)
                      0.113287    0.004695    3.829121 v _538_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.034741    0.178588    0.383555    4.212677 v _538_/X (sky130_fd_sc_hd__a211o_1)
                                                         _136_ (net)
                      0.178740    0.004758    4.217435 v _540_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.052010    0.165490    0.510266    4.727701 v _540_/X (sky130_fd_sc_hd__a221o_2)
                                                         _138_ (net)
                      0.165986    0.007887    4.735588 v _542_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.008416    0.079749    0.365054    5.100642 v _542_/X (sky130_fd_sc_hd__a221o_1)
                                                         _140_ (net)
                      0.079749    0.000196    5.100838 v _543_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071576    0.118499    0.227494    5.328332 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.121531    0.014692    5.343025 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000403    0.015457    0.106696    5.449720 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.015457    0.000001    5.449722 v wbs_dat_o[13] (out)
                                              5.449722   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.449722   data arrival time
---------------------------------------------------------------------------------------------
                                             13.300280   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.047756    0.043524    2.370204    3.147947 v i_sram.sram6/DO[22] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[22] (net)
                      0.046484    0.007970    3.155916 v _614_/A (sky130_fd_sc_hd__or3_1)
     1    0.009556    0.105227    0.414358    3.570274 v _614_/X (sky130_fd_sc_hd__or3_1)
                                                         _203_ (net)
                      0.105227    0.000274    3.570548 v _615_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038793    0.116573    0.235737    3.806286 v _615_/X (sky130_fd_sc_hd__o211a_2)
                                                         _204_ (net)
                      0.116738    0.003927    3.810212 v _616_/C1 (sky130_fd_sc_hd__a211o_4)
     1    0.059054    0.123044    0.375378    4.185590 v _616_/X (sky130_fd_sc_hd__a211o_4)
                                                         _205_ (net)
                      0.125796    0.014060    4.199650 v _618_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.057539    0.127471    0.474639    4.674290 v _618_/X (sky130_fd_sc_hd__a221o_4)
                                                         _207_ (net)
                      0.129431    0.011088    4.685379 v _620_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.015911    0.113940    0.388797    5.074175 v _620_/X (sky130_fd_sc_hd__a221o_1)
                                                         _209_ (net)
                      0.113943    0.000800    5.074975 v _621_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.075102    0.122262    0.246569    5.321544 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.125456    0.015285    5.336829 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000359    0.015336    0.107743    5.444572 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.015336    0.000001    5.444574 v wbs_dat_o[22] (out)
                                              5.444574   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.444574   data arrival time
---------------------------------------------------------------------------------------------
                                             13.305428   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.047163    0.041753    2.373070    3.150813 v i_sram.sram6/DO[9] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[9] (net)
                      0.041753    0.001577    3.152390 v _504_/A (sky130_fd_sc_hd__or3_1)
     1    0.007673    0.096594    0.399597    3.551987 v _504_/X (sky130_fd_sc_hd__or3_1)
                                                         _106_ (net)
                      0.096594    0.000204    3.552191 v _505_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.034279    0.107535    0.224184    3.776374 v _505_/X (sky130_fd_sc_hd__o211a_2)
                                                         _107_ (net)
                      0.107728    0.004037    3.780412 v _506_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.027645    0.149949    0.358468    4.138880 v _506_/X (sky130_fd_sc_hd__a211o_1)
                                                         _108_ (net)
                      0.150009    0.002841    4.141721 v _508_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.046836    0.154954    0.489795    4.631516 v _508_/X (sky130_fd_sc_hd__a221o_2)
                                                         _110_ (net)
                      0.155507    0.008015    4.639531 v _510_/B1 (sky130_fd_sc_hd__a221o_2)
     1    0.021289    0.100225    0.431256    5.070787 v _510_/X (sky130_fd_sc_hd__a221o_2)
                                                         _112_ (net)
                      0.100246    0.001439    5.072226 v _511_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055183    0.152735    0.236285    5.308511 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.154151    0.011431    5.319942 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000386    0.016386    0.116896    5.436838 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.016386    0.000001    5.436839 v wbs_dat_o[9] (out)
                                              5.436839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.436839   data arrival time
---------------------------------------------------------------------------------------------
                                             13.313163   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.060484    0.047074    2.373651    3.151393 v i_sram.sram6/DO[29] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[29] (net)
                      0.054374    0.013757    3.165151 v _398_/A (sky130_fd_sc_hd__or3_1)
     1    0.017768    0.143920    0.459546    3.624697 v _398_/X (sky130_fd_sc_hd__or3_1)
                                                         _013_ (net)
                      0.143924    0.000985    3.625682 v _399_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.031534    0.107967    0.240275    3.865957 v _399_/X (sky130_fd_sc_hd__o211a_2)
                                                         _014_ (net)
                      0.108117    0.003564    3.869520 v _400_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032668    0.123030    0.373581    4.243101 v _400_/X (sky130_fd_sc_hd__a211o_2)
                                                         _015_ (net)
                      0.123217    0.004254    4.247355 v _402_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.054711    0.124176    0.470505    4.717860 v _402_/X (sky130_fd_sc_hd__a221o_4)
                                                         _017_ (net)
                      0.125254    0.009360    4.727221 v _404_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.006795    0.072480    0.340703    5.067923 v _404_/X (sky130_fd_sc_hd__a221o_1)
                                                         _019_ (net)
                      0.072480    0.000110    5.068033 v _406_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.073729    0.122199    0.220225    5.288258 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.129212    0.022477    5.310735 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000415    0.015749    0.109296    5.420031 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.015749    0.000002    5.420033 v wbs_dat_o[29] (out)
                                              5.420033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.420033   data arrival time
---------------------------------------------------------------------------------------------
                                             13.329968   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.064128    0.047916    2.373919    3.151662 v i_sram.sram6/DO[30] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[30] (net)
                      0.058105    0.016042    3.167704 v _407_/A (sky130_fd_sc_hd__or3_1)
     1    0.013675    0.123771    0.439393    3.607096 v _407_/X (sky130_fd_sc_hd__or3_1)
                                                         _021_ (net)
                      0.123773    0.000719    3.607816 v _408_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.027604    0.097801    0.223549    3.831365 v _408_/X (sky130_fd_sc_hd__o211a_2)
                                                         _022_ (net)
                      0.097880    0.002583    3.833948 v _409_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.032022    0.121209    0.368431    4.202379 v _409_/X (sky130_fd_sc_hd__a211o_2)
                                                         _023_ (net)
                      0.121400    0.004263    4.206642 v _411_/B1 (sky130_fd_sc_hd__a221o_4)
     2    0.053091    0.121947    0.467008    4.673650 v _411_/X (sky130_fd_sc_hd__a221o_4)
                                                         _025_ (net)
                      0.123187    0.009480    4.683130 v _413_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.012739    0.099039    0.371725    5.054855 v _413_/X (sky130_fd_sc_hd__a221o_1)
                                                         _027_ (net)
                      0.099040    0.000547    5.055402 v _414_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.069988    0.116783    0.234705    5.290107 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.120410    0.016036    5.306143 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000329    0.015043    0.105707    5.411850 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.015043    0.000000    5.411850 v wbs_dat_o[30] (out)
                                              5.411850   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.411850   data arrival time
---------------------------------------------------------------------------------------------
                                             13.338151   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     7    0.048953    0.042430    2.373618    3.151361 v i_sram.sram6/DO[17] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[17] (net)
                      0.042430    0.002332    3.153693 v _572_/A (sky130_fd_sc_hd__or3_1)
     1    0.009420    0.104625    0.412488    3.566181 v _572_/X (sky130_fd_sc_hd__or3_1)
                                                         _166_ (net)
                      0.104625    0.000356    3.566537 v _573_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.056718    0.155783    0.260354    3.826890 v _573_/X (sky130_fd_sc_hd__o211a_2)
                                                         _167_ (net)
                      0.156753    0.010485    3.837375 v _574_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.044827    0.140758    0.420585    4.257960 v _574_/X (sky130_fd_sc_hd__a211o_2)
                                                         _168_ (net)
                      0.140777    0.001727    4.259687 v _576_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.020871    0.138448    0.415576    4.675263 v _576_/X (sky130_fd_sc_hd__a221o_1)
                                                         _170_ (net)
                      0.138470    0.001693    4.676956 v _578_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011906    0.095147    0.373003    5.049958 v _578_/X (sky130_fd_sc_hd__a221o_1)
                                                         _172_ (net)
                      0.095147    0.000488    5.050447 v _579_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.071678    0.120166    0.230523    5.280969 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.124944    0.018590    5.299560 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000437    0.015729    0.108109    5.407668 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.015729    0.000002    5.407670 v wbs_dat_o[17] (out)
                                              5.407670   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.407670   data arrival time
---------------------------------------------------------------------------------------------
                                             13.342331   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.038811    0.039280    2.369435    3.147178 v i_sram.sram6/DO[7] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[7] (net)
                      0.039280    0.001458    3.148635 v _486_/A (sky130_fd_sc_hd__or3_1)
     1    0.010344    0.108427    0.416495    3.565130 v _486_/X (sky130_fd_sc_hd__or3_1)
                                                         _090_ (net)
                      0.108427    0.000383    3.565513 v _488_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.058753    0.160032    0.265939    3.831452 v _488_/X (sky130_fd_sc_hd__o211a_2)
                                                         _092_ (net)
                      0.161168    0.010494    3.841946 v _490_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.038869    0.134523    0.478110    4.320056 v _490_/X (sky130_fd_sc_hd__o311a_2)
                                                         _094_ (net)
                      0.134716    0.004451    4.324507 v _493_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.047415    0.135034    0.396366    4.720872 v _493_/X (sky130_fd_sc_hd__o211a_2)
                                                         _097_ (net)
                      0.135463    0.006630    4.727502 v _494_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.013401    0.093774    0.309836    5.037339 v _494_/X (sky130_fd_sc_hd__a211o_1)
                                                         _098_ (net)
                      0.093776    0.000568    5.037906 v _495_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.049624    0.140733    0.225760    5.263666 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.141585    0.009387    5.273053 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000411    0.016117    0.113135    5.386189 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.016117    0.000002    5.386190 v wbs_dat_o[7] (out)
                                              5.386190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.386190   data arrival time
---------------------------------------------------------------------------------------------
                                             13.363811   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.057519    0.045568    2.376483    3.154226 v i_sram.sram6/DO[24] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[24] (net)
                      0.045568    0.003870    3.158096 v _632_/A (sky130_fd_sc_hd__or3_1)
     1    0.009259    0.104015    0.412505    3.570601 v _632_/X (sky130_fd_sc_hd__or3_1)
                                                         _219_ (net)
                      0.104015    0.000334    3.570935 v _634_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.038137    0.115302    0.233716    3.804651 v _634_/X (sky130_fd_sc_hd__o211a_2)
                                                         _221_ (net)
                      0.115541    0.004665    3.809316 v _636_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.089216    0.161270    0.447655    4.256971 v _636_/X (sky130_fd_sc_hd__o311a_4)
                                                         _223_ (net)
                      0.166549    0.022828    4.279799 v _639_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.058505    0.159741    0.425496    4.705295 v _639_/X (sky130_fd_sc_hd__o211a_2)
                                                         _226_ (net)
                      0.161118    0.011928    4.717223 v _640_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.008159    0.073381    0.294664    5.011887 v _640_/X (sky130_fd_sc_hd__a211o_1)
                                                         _227_ (net)
                      0.073381    0.000194    5.012081 v _641_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.085573    0.137754    0.227600    5.239681 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.146508    0.026764    5.266446 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000806    0.018290    0.117424    5.383870 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.018290    0.000004    5.383874 v wbs_dat_o[24] (out)
                                              5.383874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.383874   data arrival time
---------------------------------------------------------------------------------------------
                                             13.366127   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.039069    0.039395    2.369651    3.147394 v i_sram.sram6/DO[18] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[18] (net)
                      0.039395    0.001242    3.148636 v _580_/A (sky130_fd_sc_hd__or3_1)
     1    0.005864    0.086212    0.385178    3.533814 v _580_/X (sky130_fd_sc_hd__or3_1)
                                                         _173_ (net)
                      0.086212    0.000121    3.533935 v _581_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.037158    0.113360    0.223861    3.757796 v _581_/X (sky130_fd_sc_hd__o211a_2)
                                                         _174_ (net)
                      0.113588    0.004465    3.762261 v _582_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.037594    0.126727    0.389113    4.151373 v _582_/X (sky130_fd_sc_hd__a211o_2)
                                                         _175_ (net)
                      0.126973    0.004880    4.156253 v _584_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.028661    0.165882    0.441835    4.598088 v _584_/X (sky130_fd_sc_hd__a221o_1)
                                                         _177_ (net)
                      0.165948    0.003159    4.601247 v _586_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.017536    0.121663    0.408924    5.010171 v _586_/X (sky130_fd_sc_hd__a221o_1)
                                                         _179_ (net)
                      0.121668    0.000949    5.011120 v _587_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.072112    0.120819    0.242411    5.253531 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.125976    0.019352    5.272883 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.015337    0.107886    5.380769 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.015337    0.000001    5.380770 v wbs_dat_o[18] (out)
                                              5.380770   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.380770   data arrival time
---------------------------------------------------------------------------------------------
                                             13.369231   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.046304    0.041576    2.372534    3.150277 v i_sram.sram6/DO[21] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[21] (net)
                      0.041576    0.002002    3.152278 v _606_/A (sky130_fd_sc_hd__or3_1)
     1    0.005939    0.086626    0.386345    3.538624 v _606_/X (sky130_fd_sc_hd__or3_1)
                                                         _196_ (net)
                      0.086626    0.000128    3.538752 v _607_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.041310    0.121732    0.230868    3.769620 v _607_/X (sky130_fd_sc_hd__o211a_2)
                                                         _197_ (net)
                      0.122005    0.005049    3.774669 v _608_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.047847    0.148070    0.409895    4.184564 v _608_/X (sky130_fd_sc_hd__a211o_2)
                                                         _198_ (net)
                      0.148933    0.008228    4.192791 v _610_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.021331    0.140614    0.420741    4.613533 v _610_/X (sky130_fd_sc_hd__a221o_1)
                                                         _200_ (net)
                      0.140631    0.001525    4.615057 v _612_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.011979    0.095468    0.374078    4.989135 v _612_/X (sky130_fd_sc_hd__a221o_1)
                                                         _202_ (net)
                      0.095469    0.000485    4.989620 v _613_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084654    0.136419    0.237367    5.226987 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.145011    0.026386    5.253373 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000440    0.016378    0.114410    5.367783 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.016378    0.000002    5.367785 v wbs_dat_o[21] (out)
                                              5.367785   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.367785   data arrival time
---------------------------------------------------------------------------------------------
                                             13.382216   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     5    0.047930    0.041930    2.373267    3.151010 v i_sram.sram6/DO[16] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[16] (net)
                      0.041930    0.001950    3.152960 v _564_/A (sky130_fd_sc_hd__or3_1)
     1    0.005248    0.082986    0.381183    3.534142 v _564_/X (sky130_fd_sc_hd__or3_1)
                                                         _159_ (net)
                      0.082986    0.000089    3.534231 v _565_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.040540    0.120063    0.227863    3.762094 v _565_/X (sky130_fd_sc_hd__o211a_2)
                                                         _160_ (net)
                      0.120650    0.005739    3.767833 v _566_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.031499    0.165856    0.376079    4.143912 v _566_/X (sky130_fd_sc_hd__a211o_1)
                                                         _161_ (net)
                      0.165928    0.003252    4.147163 v _568_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.024613    0.149108    0.440793    4.587957 v _568_/X (sky130_fd_sc_hd__a221o_1)
                                                         _163_ (net)
                      0.149139    0.002145    4.590101 v _570_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.016123    0.114838    0.396507    4.986608 v _570_/X (sky130_fd_sc_hd__a221o_1)
                                                         _165_ (net)
                      0.114843    0.000873    4.987481 v _571_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.055325    0.152419    0.245566    5.233047 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.153174    0.009156    5.242203 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000870    0.018821    0.119979    5.362182 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.018821    0.000004    5.362186 v wbs_dat_o[16] (out)
                                              5.362186   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.362186   data arrival time
---------------------------------------------------------------------------------------------
                                             13.387815   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     2    0.067964    0.048996    2.375613    3.153355 v i_sram.sram6/DO[31] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[31] (net)
                      0.059590    0.017049    3.170405 v _415_/A (sky130_fd_sc_hd__or3_1)
     1    0.009832    0.106377    0.419812    3.590217 v _415_/X (sky130_fd_sc_hd__or3_1)
                                                         _028_ (net)
                      0.106377    0.000320    3.590537 v _416_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.029796    0.103358    0.219854    3.810390 v _416_/X (sky130_fd_sc_hd__o211a_2)
                                                         _029_ (net)
                      0.103458    0.002929    3.813319 v _417_/C1 (sky130_fd_sc_hd__a211o_2)
     1    0.027258    0.108392    0.358745    4.172064 v _417_/X (sky130_fd_sc_hd__a211o_2)
                                                         _030_ (net)
                      0.108497    0.003061    4.175124 v _419_/B1 (sky130_fd_sc_hd__a221o_4)
     1    0.051656    0.127485    0.459251    4.634375 v _419_/X (sky130_fd_sc_hd__a221o_4)
                                                         _032_ (net)
                      0.128392    0.009137    4.643512 v _421_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.007952    0.078792    0.349214    4.992727 v _421_/X (sky130_fd_sc_hd__a221o_1)
                                                         _034_ (net)
                      0.078792    0.000207    4.992933 v _422_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.080436    0.130828    0.226914    5.219848 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.140133    0.026724    5.246572 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000388    0.015949    0.112522    5.359094 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.015949    0.000002    5.359096 v wbs_dat_o[31] (out)
                                              5.359096   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.359096   data arrival time
---------------------------------------------------------------------------------------------
                                             13.390905   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     9    0.046896    0.041521    2.373003    3.150746 v i_sram.sram6/DO[20] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[20] (net)
                      0.041521    0.001619    3.152364 v _598_/A (sky130_fd_sc_hd__or3_1)
     1    0.005536    0.084478    0.383263    3.535627 v _598_/X (sky130_fd_sc_hd__or3_1)
                                                         _189_ (net)
                      0.084478    0.000114    3.535741 v _599_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.064438    0.169421    0.270207    3.805948 v _599_/X (sky130_fd_sc_hd__o211a_2)
                                                         _190_ (net)
                      0.169452    0.002303    3.808251 v _600_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.029796    0.158927    0.388832    4.197083 v _600_/X (sky130_fd_sc_hd__a211o_1)
                                                         _191_ (net)
                      0.158984    0.002860    4.199943 v _602_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.027971    0.163054    0.451185    4.651128 v _602_/X (sky130_fd_sc_hd__a221o_1)
                                                         _193_ (net)
                      0.163062    0.001375    4.652503 v _604_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.005718    0.066415    0.346605    4.999107 v _604_/X (sky130_fd_sc_hd__a221o_1)
                                                         _195_ (net)
                      0.066415    0.000076    4.999184 v _605_/C1 (sky130_fd_sc_hd__o211a_4)
     1    0.079754    0.125659    0.235003    5.234186 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.125775    0.003487    5.237673 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.000888    0.018066    0.111432    5.349104 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.018066    0.000004    5.349109 v wbs_dat_o[20] (out)
                                              5.349109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.349109   data arrival time
---------------------------------------------------------------------------------------------
                                             13.400892   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.049492    0.042566    2.373893    3.151635 v i_sram.sram6/DO[6] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[6] (net)
                      0.042566    0.001960    3.153596 v _476_/A (sky130_fd_sc_hd__or3_1)
     1    0.009213    0.103724    0.411442    3.565038 v _476_/X (sky130_fd_sc_hd__or3_1)
                                                         _081_ (net)
                      0.103724    0.000339    3.565377 v _478_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.045894    0.132170    0.244592    3.809968 v _478_/X (sky130_fd_sc_hd__o211a_2)
                                                         _083_ (net)
                      0.132861    0.007197    3.817165 v _480_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.046929    0.149916    0.483896    4.301061 v _480_/X (sky130_fd_sc_hd__o311a_2)
                                                         _085_ (net)
                      0.149926    0.001388    4.302449 v _483_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.039925    0.119397    0.389693    4.692142 v _483_/X (sky130_fd_sc_hd__o211a_2)
                                                         _088_ (net)
                      0.119664    0.004944    4.697086 v _484_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.015992    0.105205    0.315143    5.012229 v _484_/X (sky130_fd_sc_hd__a211o_1)
                                                         _089_ (net)
                      0.105209    0.000782    5.013011 v _485_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.042477    0.125433    0.220883    5.233895 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.125908    0.006694    5.240589 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.015279    0.107795    5.348383 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.015279    0.000000    5.348384 v wbs_dat_o[6] (out)
                                              5.348384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.348384   data arrival time
---------------------------------------------------------------------------------------------
                                             13.401617   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     8    0.052190    0.043432    2.374162    3.151905 v i_sram.sram6/DO[19] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[19] (net)
                      0.043432    0.004158    3.156063 v _588_/A (sky130_fd_sc_hd__or3_1)
     1    0.007555    0.095941    0.399172    3.555235 v _588_/X (sky130_fd_sc_hd__or3_1)
                                                         _180_ (net)
                      0.095941    0.000155    3.555389 v _590_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.072914    0.119018    0.236403    3.791792 v _590_/X (sky130_fd_sc_hd__o211a_4)
                                                         _182_ (net)
                      0.121489    0.013541    3.805333 v _592_/A3 (sky130_fd_sc_hd__o311a_2)
     1    0.058020    0.174947    0.494649    4.299982 v _592_/X (sky130_fd_sc_hd__o311a_2)
                                                         _184_ (net)
                      0.176442    0.012345    4.312326 v _595_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.018032    0.104477    0.334136    4.646462 v _595_/X (sky130_fd_sc_hd__o211a_1)
                                                         _187_ (net)
                      0.104489    0.001136    4.647598 v _596_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.011402    0.085273    0.289901    4.937500 v _596_/X (sky130_fd_sc_hd__a211o_1)
                                                         _188_ (net)
                      0.085274    0.000438    4.937938 v _597_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.077985    0.128325    0.228946    5.166884 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.134756    0.022240    5.189124 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000436    0.016034    0.111173    5.300297 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.016034    0.000002    5.300299 v wbs_dat_o[19] (out)
                                              5.300299   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.300299   data arrival time
---------------------------------------------------------------------------------------------
                                             13.449702   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
     3    0.046664    0.041675    2.372657    3.150400 v i_sram.sram6/DO[14] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[14] (net)
                      0.041675    0.001960    3.152360 v _544_/A (sky130_fd_sc_hd__or3_1)
     1    0.010756    0.110196    0.419275    3.571635 v _544_/X (sky130_fd_sc_hd__or3_1)
                                                         _141_ (net)
                      0.110196    0.000490    3.572125 v _546_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.043605    0.127193    0.244414    3.816539 v _546_/X (sky130_fd_sc_hd__o211a_2)
                                                         _143_ (net)
                      0.127847    0.006600    3.823139 v _548_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.057625    0.121516    0.421843    4.244982 v _548_/X (sky130_fd_sc_hd__o311a_4)
                                                         _145_ (net)
                      0.123922    0.013051    4.258034 v _551_/A1 (sky130_fd_sc_hd__o211a_2)
     2    0.054983    0.151111    0.404785    4.662819 v _551_/X (sky130_fd_sc_hd__o211a_2)
                                                         _148_ (net)
                      0.151789    0.008385    4.671204 v _552_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005969    0.062236    0.277980    4.949184 v _552_/X (sky130_fd_sc_hd__a211o_1)
                                                         _149_ (net)
                      0.062236    0.000090    4.949274 v _553_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.051129    0.094502    0.199858    5.149132 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.097527    0.012755    5.161887 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.014793    0.095915    5.257802 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.014793    0.000001    5.257803 v wbs_dat_o[14] (out)
                                              5.257803   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.257803   data arrival time
---------------------------------------------------------------------------------------------
                                             13.492198   slack (MET)


Startpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
    10    0.054484    0.044434    2.375591    3.153333 v i_sram.sram6/DO[23] (CF_SRAM_1024x32)
                                                         i_sram.sram_do_6[23] (net)
                      0.044434    0.003078    3.156411 v _622_/A (sky130_fd_sc_hd__or3_1)
     1    0.012469    0.117976    0.429075    3.585486 v _622_/X (sky130_fd_sc_hd__or3_1)
                                                         _210_ (net)
                      0.118080    0.000447    3.585932 v _624_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.055455    0.099356    0.229972    3.815905 v _624_/X (sky130_fd_sc_hd__o211a_4)
                                                         _212_ (net)
                      0.102115    0.012724    3.828628 v _626_/A3 (sky130_fd_sc_hd__o311a_4)
     1    0.077591    0.146966    0.431089    4.259717 v _626_/X (sky130_fd_sc_hd__o311a_4)
                                                         _214_ (net)
                      0.151049    0.018577    4.278295 v _629_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.017834    0.103532    0.324258    4.602553 v _629_/X (sky130_fd_sc_hd__o211a_1)
                                                         _217_ (net)
                      0.103541    0.001002    4.603556 v _630_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.005006    0.057751    0.254499    4.858055 v _630_/X (sky130_fd_sc_hd__a211o_1)
                                                         _218_ (net)
                      0.057751    0.000036    4.858091 v _631_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.065014    0.110997    0.210540    5.068631 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.115139    0.016448    5.085079 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000364    0.015139    0.103644    5.188723 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.015139    0.000001    5.188724 v wbs_dat_o[23] (out)
                                              5.188724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -5.188724   data arrival time
---------------------------------------------------------------------------------------------
                                             13.561277   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003399    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000045    0.000023    1.000023 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005044    0.075059    0.537803    1.537825 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.075059    0.000020    1.537845 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127836    0.251798    0.258765    1.796610 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.252058    0.006679    1.803289 ^ _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.223851    0.649338    0.579437    2.382726 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.649349    0.002345    2.385071 ^ _391_/B (sky130_fd_sc_hd__or2_4)
    33    0.211325    0.625015    0.637356    3.022428 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.625436    0.013711    3.036139 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.236698    0.204657    0.180969    3.217108 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.229134    0.054332    3.271440 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              3.271440   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -1.222952   19.279261   library setup time
                                             19.279261   data required time
---------------------------------------------------------------------------------------------
                                             19.279261   data required time
                                             -3.271440   data arrival time
---------------------------------------------------------------------------------------------
                                             16.007822   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002654    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.074091    0.225105    0.241397    1.241408 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.226510    0.014408    1.255816 ^ _379_/B (sky130_fd_sc_hd__and3_4)
    11    0.160676    0.467041    0.518170    1.773986 ^ _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.471762    0.038107    1.812093 ^ _423_/C (sky130_fd_sc_hd__and3_4)
     2    0.034560    0.124662    0.328278    2.140371 ^ _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.124861    0.004426    2.144796 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062493    0.607512    0.963129    3.107926 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.607518    0.003007    3.110932 ^ i_sram.sram7/EN (CF_SRAM_1024x32)
                                              3.110932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -1.316257   19.215492   library setup time
                                             19.215492   data required time
---------------------------------------------------------------------------------------------
                                             19.215492   data required time
                                             -3.110932   data arrival time
---------------------------------------------------------------------------------------------
                                             16.104561   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002654    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.074091    0.225105    0.241397    1.241408 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.226532    0.014517    1.255926 ^ _380_/B (sky130_fd_sc_hd__nand3_4)
    37    0.236113    0.754133    0.557544    1.813470 v _380_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _002_ (net)
                      0.755845    0.030761    1.844231 v _384_/C (sky130_fd_sc_hd__or3_4)
    33    0.249482    0.351288    0.867047    2.711278 v _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.355508    0.031004    2.742283 v _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.322073    0.311453    0.354932    3.097215 ^ _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.322991    0.047240    3.144455 ^ i_sram.sram4/EN (CF_SRAM_1024x32)
                                              3.144455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -1.264333   19.286139   library setup time
                                             19.286139   data required time
---------------------------------------------------------------------------------------------
                                             19.286139   data required time
                                             -3.144455   data arrival time
---------------------------------------------------------------------------------------------
                                             16.141684   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003234    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000043    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004565    0.064240    0.544540    1.544562 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.064240    0.000018    1.544580 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126229    0.112150    0.202652    1.747232 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.112780    0.006495    1.753728 v _390_/A_N (sky130_fd_sc_hd__nand2b_4)
    36    0.212617    0.453792    0.448882    2.202610 v _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.464781    0.056306    2.258915 v _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.209723    0.751595    0.739291    2.998206 ^ _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.751632    0.004426    3.002632 ^ i_sram.sram6/EN (CF_SRAM_1024x32)
                                              3.002632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -1.338047   19.189697   library setup time
                                             19.189697   data required time
---------------------------------------------------------------------------------------------
                                             19.189697   data required time
                                             -3.002632   data arrival time
---------------------------------------------------------------------------------------------
                                             16.187067   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003399    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000045    0.000023    1.000023 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005044    0.075059    0.537803    1.537825 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.075059    0.000020    1.537845 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127836    0.251798    0.258765    1.796610 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.252060    0.006706    1.803316 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.128308    0.418343    0.466256    2.269572 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.418396    0.003948    2.273520 ^ _393_/A (sky130_fd_sc_hd__nand2_8)
    33    0.221221    0.336930    0.321855    2.595374 v _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.340789    0.029439    2.624813 v _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.216955    0.256503    0.323412    2.948225 ^ _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.258980    0.020115    2.968339 ^ i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.968339   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -1.247832   19.279095   library setup time
                                             19.279095   data required time
---------------------------------------------------------------------------------------------
                                             19.279095   data required time
                                             -2.968339   data arrival time
---------------------------------------------------------------------------------------------
                                             16.310755   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003399    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000045    0.000023    1.000023 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005044    0.075059    0.537803    1.537825 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.075059    0.000020    1.537845 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127836    0.251798    0.258765    1.796610 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.252060    0.006706    1.803316 ^ _381_/B (sky130_fd_sc_hd__and2b_4)
    11    0.128308    0.418343    0.466256    2.269572 ^ _381_/X (sky130_fd_sc_hd__and2b_4)
                                                         _003_ (net)
                      0.418727    0.010464    2.280036 ^ _382_/B (sky130_fd_sc_hd__nand2_8)
    33    0.212596    0.340496    0.281926    2.561962 v _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.342665    0.022770    2.584732 v _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.212771    0.252957    0.319603    2.904335 ^ _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.256465    0.023701    2.928036 ^ i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.928036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -1.247105   19.297379   library setup time
                                             19.297379   data required time
---------------------------------------------------------------------------------------------
                                             19.297379   data required time
                                             -2.928036   data arrival time
---------------------------------------------------------------------------------------------
                                             16.369343   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003234    0.000000    0.000000    1.000000 v wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000043    0.000021    1.000021 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004565    0.064240    0.544540    1.544562 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.064240    0.000018    1.544580 v input4/A (sky130_fd_sc_hd__buf_6)
     7    0.126229    0.112150    0.202652    1.747232 v input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.112413    0.003947    1.751180 v _395_/A (sky130_fd_sc_hd__or3_4)
    33    0.266709    0.366691    0.707881    2.459060 v _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.371171    0.032714    2.491774 v _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.262284    0.266002    0.329990    2.821764 ^ _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.272640    0.033286    2.855050 ^ i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.855050   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -1.251784   19.282299   library setup time
                                             19.282299   data required time
---------------------------------------------------------------------------------------------
                                             19.282299   data required time
                                             -2.855050   data arrival time
---------------------------------------------------------------------------------------------
                                             16.427250   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.780023    0.100209    3.308132 ^ i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              3.308132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763965   19.767784   library setup time
                                             19.767784   data required time
---------------------------------------------------------------------------------------------
                                             19.767784   data required time
                                             -3.308132   data arrival time
---------------------------------------------------------------------------------------------
                                             16.459652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.779946    0.100033    3.307956 ^ i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              3.307956   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763948   19.767801   library setup time
                                             19.767801   data required time
---------------------------------------------------------------------------------------------
                                             19.767801   data required time
                                             -3.307956   data arrival time
---------------------------------------------------------------------------------------------
                                             16.459845   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.779795    0.099690    3.307613 ^ i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              3.307613   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763916   19.767832   library setup time
                                             19.767832   data required time
---------------------------------------------------------------------------------------------
                                             19.767832   data required time
                                             -3.307613   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460220   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.779578    0.099191    3.307114 ^ i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              3.307114   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763869   19.767879   library setup time
                                             19.767879   data required time
---------------------------------------------------------------------------------------------
                                             19.767879   data required time
                                             -3.307114   data arrival time
---------------------------------------------------------------------------------------------
                                             16.460768   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.779285    0.098516    3.306438 ^ i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              3.306438   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763807   19.767942   library setup time
                                             19.767942   data required time
---------------------------------------------------------------------------------------------
                                             19.767942   data required time
                                             -3.306438   data arrival time
---------------------------------------------------------------------------------------------
                                             16.461504   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.778921    0.097670    3.305593 ^ i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              3.305593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763729   19.768021   library setup time
                                             19.768021   data required time
---------------------------------------------------------------------------------------------
                                             19.768021   data required time
                                             -3.305593   data arrival time
---------------------------------------------------------------------------------------------
                                             16.462429   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776978    0.093022    3.300945 ^ i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              3.300945   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.763273   19.764471   library setup time
                                             19.764471   data required time
---------------------------------------------------------------------------------------------
                                             19.764471   data required time
                                             -3.300945   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463526   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.778488    0.096654    3.304577 ^ i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              3.304577   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763636   19.768112   library setup time
                                             19.768112   data required time
---------------------------------------------------------------------------------------------
                                             19.768112   data required time
                                             -3.304577   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463535   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776911    0.092857    3.300780 ^ i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              3.300780   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.763258   19.764486   library setup time
                                             19.764486   data required time
---------------------------------------------------------------------------------------------
                                             19.764486   data required time
                                             -3.300780   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463705   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776777    0.092528    3.300451 ^ i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              3.300451   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.763229   19.764515   library setup time
                                             19.764515   data required time
---------------------------------------------------------------------------------------------
                                             19.764515   data required time
                                             -3.300451   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464064   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.778090    0.095709    3.303632 ^ i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              3.303632   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.763550   19.768198   library setup time
                                             19.768198   data required time
---------------------------------------------------------------------------------------------
                                             19.768198   data required time
                                             -3.303632   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464565   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776577    0.092032    3.299955 ^ i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              3.299955   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.763186   19.764557   library setup time
                                             19.764557   data required time
---------------------------------------------------------------------------------------------
                                             19.764557   data required time
                                             -3.299955   data arrival time
---------------------------------------------------------------------------------------------
                                             16.464602   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776311    0.091370    3.299293 ^ i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              3.299293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.763129   19.764614   library setup time
                                             19.764614   data required time
---------------------------------------------------------------------------------------------
                                             19.764614   data required time
                                             -3.299293   data arrival time
---------------------------------------------------------------------------------------------
                                             16.465321   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.775981    0.090541    3.298464 ^ i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              3.298464   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.763059   19.764685   library setup time
                                             19.764685   data required time
---------------------------------------------------------------------------------------------
                                             19.764685   data required time
                                             -3.298464   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466221   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.775589    0.089545    3.297467 ^ i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              3.297467   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.762975   19.764771   library setup time
                                             19.764771   data required time
---------------------------------------------------------------------------------------------
                                             19.764771   data required time
                                             -3.297467   data arrival time
---------------------------------------------------------------------------------------------
                                             16.467302   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.775022    0.088086    3.296009 ^ i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              3.296009   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.762853   19.764891   library setup time
                                             19.764891   data required time
---------------------------------------------------------------------------------------------
                                             19.764891   data required time
                                             -3.296009   data arrival time
---------------------------------------------------------------------------------------------
                                             16.468882   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.765372    0.107367    3.296700 ^ i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              3.296700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760824   19.770926   library setup time
                                             19.770926   data required time
---------------------------------------------------------------------------------------------
                                             19.770926   data required time
                                             -3.296700   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474226   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.765289    0.107197    3.296530 ^ i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              3.296530   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760806   19.770943   library setup time
                                             19.770943   data required time
---------------------------------------------------------------------------------------------
                                             19.770943   data required time
                                             -3.296530   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474413   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.765137    0.106885    3.296218 ^ i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              3.296218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760773   19.770977   library setup time
                                             19.770977   data required time
---------------------------------------------------------------------------------------------
                                             19.770977   data required time
                                             -3.296218   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474758   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.764930    0.106456    3.295789 ^ i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              3.295789   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760729   19.771021   library setup time
                                             19.771021   data required time
---------------------------------------------------------------------------------------------
                                             19.771021   data required time
                                             -3.295789   data arrival time
---------------------------------------------------------------------------------------------
                                             16.475233   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.764635    0.105844    3.295177 ^ i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              3.295177   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760666   19.771084   library setup time
                                             19.771084   data required time
---------------------------------------------------------------------------------------------
                                             19.771084   data required time
                                             -3.295177   data arrival time
---------------------------------------------------------------------------------------------
                                             16.475906   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.764124    0.104775    3.294108 ^ i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              3.294108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760556   19.771193   library setup time
                                             19.771193   data required time
---------------------------------------------------------------------------------------------
                                             19.771193   data required time
                                             -3.294108   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477085   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.763674    0.103824    3.293157 ^ i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              3.293157   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760460   19.771290   library setup time
                                             19.771290   data required time
---------------------------------------------------------------------------------------------
                                             19.771290   data required time
                                             -3.293157   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478132   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.761806    0.099782    3.289115 ^ i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              3.289115   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.760020   19.767723   library setup time
                                             19.767723   data required time
---------------------------------------------------------------------------------------------
                                             19.767723   data required time
                                             -3.289115   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478609   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.761732    0.099618    3.288951 ^ i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              3.288951   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.760004   19.767740   library setup time
                                             19.767740   data required time
---------------------------------------------------------------------------------------------
                                             19.767740   data required time
                                             -3.288951   data arrival time
---------------------------------------------------------------------------------------------
                                             16.478788   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.761585    0.099291    3.288624 ^ i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              3.288624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.759972   19.767773   library setup time
                                             19.767773   data required time
---------------------------------------------------------------------------------------------
                                             19.767773   data required time
                                             -3.288624   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479149   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.763247    0.102915    3.292248 ^ i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              3.292248   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.760368   19.771381   library setup time
                                             19.771381   data required time
---------------------------------------------------------------------------------------------
                                             19.771381   data required time
                                             -3.292248   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479134   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.761364    0.098799    3.288132 ^ i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              3.288132   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.759925   19.767818   library setup time
                                             19.767818   data required time
---------------------------------------------------------------------------------------------
                                             19.767818   data required time
                                             -3.288132   data arrival time
---------------------------------------------------------------------------------------------
                                             16.479685   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.760983    0.097945    3.287278 ^ i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              3.287278   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.759843   19.767900   library setup time
                                             19.767900   data required time
---------------------------------------------------------------------------------------------
                                             19.767900   data required time
                                             -3.287278   data arrival time
---------------------------------------------------------------------------------------------
                                             16.480621   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.760403    0.096631    3.285964 ^ i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              3.285964   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.759719   19.768024   library setup time
                                             19.768024   data required time
---------------------------------------------------------------------------------------------
                                             19.768024   data required time
                                             -3.285964   data arrival time
---------------------------------------------------------------------------------------------
                                             16.482061   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759956    0.095606    3.284938 ^ i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              3.284938   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.759623   19.768120   library setup time
                                             19.768120   data required time
---------------------------------------------------------------------------------------------
                                             19.768120   data required time
                                             -3.284938   data arrival time
---------------------------------------------------------------------------------------------
                                             16.483181   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759407    0.094327    3.283660 ^ i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              3.283660   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.759505   19.768240   library setup time
                                             19.768240   data required time
---------------------------------------------------------------------------------------------
                                             19.768240   data required time
                                             -3.283660   data arrival time
---------------------------------------------------------------------------------------------
                                             16.484579   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.770351    0.074901    3.282824 ^ i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              3.282824   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762814   19.781670   library setup time
                                             19.781670   data required time
---------------------------------------------------------------------------------------------
                                             19.781670   data required time
                                             -3.282824   data arrival time
---------------------------------------------------------------------------------------------
                                             16.498846   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.770296    0.074730    3.282653 ^ i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              3.282653   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762802   19.781681   library setup time
                                             19.781681   data required time
---------------------------------------------------------------------------------------------
                                             19.781681   data required time
                                             -3.282653   data arrival time
---------------------------------------------------------------------------------------------
                                             16.499027   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.770208    0.074458    3.282381 ^ i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              3.282381   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762784   19.781700   library setup time
                                             19.781700   data required time
---------------------------------------------------------------------------------------------
                                             19.781700   data required time
                                             -3.282381   data arrival time
---------------------------------------------------------------------------------------------
                                             16.499319   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.770046    0.073952    3.281874 ^ i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              3.281874   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762749   19.781736   library setup time
                                             19.781736   data required time
---------------------------------------------------------------------------------------------
                                             19.781736   data required time
                                             -3.281874   data arrival time
---------------------------------------------------------------------------------------------
                                             16.499861   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.769758    0.073043    3.280966 ^ i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              3.280966   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762687   19.781796   library setup time
                                             19.781796   data required time
---------------------------------------------------------------------------------------------
                                             19.781796   data required time
                                             -3.280966   data arrival time
---------------------------------------------------------------------------------------------
                                             16.500832   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.769491    0.072188    3.280111 ^ i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              3.280111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762630   19.781855   library setup time
                                             19.781855   data required time
---------------------------------------------------------------------------------------------
                                             19.781855   data required time
                                             -3.280111   data arrival time
---------------------------------------------------------------------------------------------
                                             16.501745   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.769175    0.071161    3.279084 ^ i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              3.279084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762562   19.781923   library setup time
                                             19.781923   data required time
---------------------------------------------------------------------------------------------
                                             19.781923   data required time
                                             -3.279084   data arrival time
---------------------------------------------------------------------------------------------
                                             16.502838   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.768825    0.070004    3.277927 ^ i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              3.277927   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.762487   19.781998   library setup time
                                             19.781998   data required time
---------------------------------------------------------------------------------------------
                                             19.781998   data required time
                                             -3.277927   data arrival time
---------------------------------------------------------------------------------------------
                                             16.504070   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.754368    0.081630    3.270963 ^ i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              3.270963   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759387   19.785097   library setup time
                                             19.785097   data required time
---------------------------------------------------------------------------------------------
                                             19.785097   data required time
                                             -3.270963   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514133   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.754314    0.081483    3.270816 ^ i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              3.270816   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759376   19.785107   library setup time
                                             19.785107   data required time
---------------------------------------------------------------------------------------------
                                             19.785107   data required time
                                             -3.270816   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514292   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.754191    0.081147    3.270479 ^ i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              3.270479   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759349   19.785133   library setup time
                                             19.785133   data required time
---------------------------------------------------------------------------------------------
                                             19.785133   data required time
                                             -3.270479   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514654   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.754013    0.080655    3.269988 ^ i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              3.269988   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759311   19.785173   library setup time
                                             19.785173   data required time
---------------------------------------------------------------------------------------------
                                             19.785173   data required time
                                             -3.269988   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515186   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.753788    0.080031    3.269364 ^ i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              3.269364   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759263   19.785221   library setup time
                                             19.785221   data required time
---------------------------------------------------------------------------------------------
                                             19.785221   data required time
                                             -3.269364   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515858   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.753401    0.078942    3.268274 ^ i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              3.268274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759180   19.785305   library setup time
                                             19.785305   data required time
---------------------------------------------------------------------------------------------
                                             19.785305   data required time
                                             -3.268274   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517031   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.753045    0.077925    3.267258 ^ i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              3.267258   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759104   19.785381   library setup time
                                             19.785381   data required time
---------------------------------------------------------------------------------------------
                                             19.785381   data required time
                                             -3.267258   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518122   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.752602    0.076642    3.265975 ^ i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              3.265975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.759009   19.785475   library setup time
                                             19.785475   data required time
---------------------------------------------------------------------------------------------
                                             19.785475   data required time
                                             -3.265975   data arrival time
---------------------------------------------------------------------------------------------
                                             16.519501   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.761711    0.038066    3.245989 ^ i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              3.245989   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.760735   19.766191   library setup time
                                             19.766191   data required time
---------------------------------------------------------------------------------------------
                                             19.766191   data required time
                                             -3.245989   data arrival time
---------------------------------------------------------------------------------------------
                                             16.520201   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.760903    0.032008    3.239931 ^ i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              3.239931   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.760562   19.766365   library setup time
                                             19.766365   data required time
---------------------------------------------------------------------------------------------
                                             19.766365   data required time
                                             -3.239931   data arrival time
---------------------------------------------------------------------------------------------
                                             16.526434   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.760286    0.026316    3.234239 ^ i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              3.234239   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.760430   19.766497   library setup time
                                             19.766497   data required time
---------------------------------------------------------------------------------------------
                                             19.766497   data required time
                                             -3.234239   data arrival time
---------------------------------------------------------------------------------------------
                                             16.532259   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.759842    0.021186    3.229109 ^ i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              3.229109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.760335   19.766592   library setup time
                                             19.766592   data required time
---------------------------------------------------------------------------------------------
                                             19.766592   data required time
                                             -3.229109   data arrival time
---------------------------------------------------------------------------------------------
                                             16.537483   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.743848    0.042368    3.231701 ^ i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              3.231701   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.756905   19.770021   library setup time
                                             19.770021   data required time
---------------------------------------------------------------------------------------------
                                             19.770021   data required time
                                             -3.231701   data arrival time
---------------------------------------------------------------------------------------------
                                             16.538321   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.545241    0.041218    2.506393 ^ load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.759053    0.701530    3.207923 ^ load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.759450    0.015124    3.223047 ^ i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              3.223047   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.760250   19.766676   library setup time
                                             19.766676   data required time
---------------------------------------------------------------------------------------------
                                             19.766676   data required time
                                             -3.223047   data arrival time
---------------------------------------------------------------------------------------------
                                             16.543629   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.743009    0.037034    3.226367 ^ i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              3.226367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.756725   19.770201   library setup time
                                             19.770201   data required time
---------------------------------------------------------------------------------------------
                                             19.770201   data required time
                                             -3.226367   data arrival time
---------------------------------------------------------------------------------------------
                                             16.543833   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.742153    0.030455    3.219788 ^ i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              3.219788   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.756542   19.770386   library setup time
                                             19.770386   data required time
---------------------------------------------------------------------------------------------
                                             19.770386   data required time
                                             -3.219788   data arrival time
---------------------------------------------------------------------------------------------
                                             16.550596   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.741438    0.023349    3.212682 ^ i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              3.212682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.756389   19.770538   library setup time
                                             19.770538   data required time
---------------------------------------------------------------------------------------------
                                             19.770538   data required time
                                             -3.212682   data arrival time
---------------------------------------------------------------------------------------------
                                             16.557856   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538915    0.055305    2.506949 ^ load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.740461    0.682384    3.189333 ^ load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.740744    0.012719    3.202052 ^ i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              3.202052   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.756240   19.770687   library setup time
                                             19.770687   data required time
---------------------------------------------------------------------------------------------
                                             19.770687   data required time
                                             -3.202052   data arrival time
---------------------------------------------------------------------------------------------
                                             16.568634   slack (MET)


Startpoint: wbs_adr_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003399    0.000000    0.000000    1.000000 ^ wbs_adr_i[12] (in)
                                                         wbs_adr_i[12] (net)
                      0.000045    0.000023    1.000023 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005044    0.075059    0.537803    1.537825 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.075059    0.000020    1.537845 ^ input4/A (sky130_fd_sc_hd__buf_6)
     7    0.127836    0.251798    0.258765    1.796610 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                                         net4 (net)
                      0.251889    0.004002    1.800612 ^ _388_/A (sky130_fd_sc_hd__nand3_4)
     7    0.092852    0.314708    0.305493    2.106105 v _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.315201    0.010192    2.116297 v _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.323743    0.308416    0.334710    2.451007 ^ _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.314375    0.034067    2.485074 ^ i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.485074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -1.262596   19.243254   library setup time
                                             19.243254   data required time
---------------------------------------------------------------------------------------------
                                             19.243254   data required time
                                             -2.485074   data arrival time
---------------------------------------------------------------------------------------------
                                             16.758181   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651017    0.036680    2.901073 ^ i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.901073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736306   19.795444   library setup time
                                             19.795444   data required time
---------------------------------------------------------------------------------------------
                                             19.795444   data required time
                                             -2.901073   data arrival time
---------------------------------------------------------------------------------------------
                                             16.894371   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650984    0.036499    2.900891 ^ i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.900891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736299   19.795450   library setup time
                                             19.795450   data required time
---------------------------------------------------------------------------------------------
                                             19.795450   data required time
                                             -2.900891   data arrival time
---------------------------------------------------------------------------------------------
                                             16.894558   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650920    0.036133    2.900525 ^ i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.900525   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736285   19.795464   library setup time
                                             19.795464   data required time
---------------------------------------------------------------------------------------------
                                             19.795464   data required time
                                             -2.900525   data arrival time
---------------------------------------------------------------------------------------------
                                             16.894939   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650829    0.035607    2.900000 ^ i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.900000   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736266   19.795483   library setup time
                                             19.795483   data required time
---------------------------------------------------------------------------------------------
                                             19.795483   data required time
                                             -2.900000   data arrival time
---------------------------------------------------------------------------------------------
                                             16.895483   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650710    0.034907    2.899299 ^ i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.899299   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736240   19.795509   library setup time
                                             19.795509   data required time
---------------------------------------------------------------------------------------------
                                             19.795509   data required time
                                             -2.899299   data arrival time
---------------------------------------------------------------------------------------------
                                             16.896212   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650564    0.034030    2.898423 ^ i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.898423   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736209   19.795540   library setup time
                                             19.795540   data required time
---------------------------------------------------------------------------------------------
                                             19.795540   data required time
                                             -2.898423   data arrival time
---------------------------------------------------------------------------------------------
                                             16.897118   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650322    0.032520    2.896912 ^ i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.896912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736157   19.795591   library setup time
                                             19.795591   data required time
---------------------------------------------------------------------------------------------
                                             19.795591   data required time
                                             -2.896912   data arrival time
---------------------------------------------------------------------------------------------
                                             16.898678   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649701    0.028236    2.892629 ^ i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.892629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735984   19.791759   library setup time
                                             19.791759   data required time
---------------------------------------------------------------------------------------------
                                             19.791759   data required time
                                             -2.892629   data arrival time
---------------------------------------------------------------------------------------------
                                             16.899132   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.650239    0.031984    2.896376 ^ i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.896376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.736139   19.795609   library setup time
                                             19.795609   data required time
---------------------------------------------------------------------------------------------
                                             19.795609   data required time
                                             -2.896376   data arrival time
---------------------------------------------------------------------------------------------
                                             16.899233   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649678    0.028063    2.892455 ^ i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.892455   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735979   19.791763   library setup time
                                             19.791763   data required time
---------------------------------------------------------------------------------------------
                                             19.791763   data required time
                                             -2.892455   data arrival time
---------------------------------------------------------------------------------------------
                                             16.899307   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649633    0.027725    2.892117 ^ i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.892117   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735970   19.791775   library setup time
                                             19.791775   data required time
---------------------------------------------------------------------------------------------
                                             19.791775   data required time
                                             -2.892117   data arrival time
---------------------------------------------------------------------------------------------
                                             16.899658   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649566    0.027205    2.891598 ^ i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.891598   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735955   19.791788   library setup time
                                             19.791788   data required time
---------------------------------------------------------------------------------------------
                                             19.791788   data required time
                                             -2.891598   data arrival time
---------------------------------------------------------------------------------------------
                                             16.900190   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649485    0.026567    2.890960 ^ i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.890960   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735938   19.791805   library setup time
                                             19.791805   data required time
---------------------------------------------------------------------------------------------
                                             19.791805   data required time
                                             -2.890960   data arrival time
---------------------------------------------------------------------------------------------
                                             16.900846   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649316    0.025178    2.889571 ^ i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.889571   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735902   19.791842   library setup time
                                             19.791842   data required time
---------------------------------------------------------------------------------------------
                                             19.791842   data required time
                                             -2.889571   data arrival time
---------------------------------------------------------------------------------------------
                                             16.902269   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.649167    0.023880    2.888272 ^ i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.888272   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735870   19.791874   library setup time
                                             19.791874   data required time
---------------------------------------------------------------------------------------------
                                             19.791874   data required time
                                             -2.888272   data arrival time
---------------------------------------------------------------------------------------------
                                             16.903601   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635714    0.034587    2.894355 ^ i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.894355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.733025   19.798725   library setup time
                                             19.798725   data required time
---------------------------------------------------------------------------------------------
                                             19.798725   data required time
                                             -2.894355   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904369   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635692    0.034459    2.894227 ^ i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.894227   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.733020   19.798729   library setup time
                                             19.798729   data required time
---------------------------------------------------------------------------------------------
                                             19.798729   data required time
                                             -2.894227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904501   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635635    0.034124    2.893891 ^ i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.893891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.733008   19.798740   library setup time
                                             19.798740   data required time
---------------------------------------------------------------------------------------------
                                             19.798740   data required time
                                             -2.893891   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904850   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635550    0.033617    2.893385 ^ i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.893385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.732990   19.798759   library setup time
                                             19.798759   data required time
---------------------------------------------------------------------------------------------
                                             19.798759   data required time
                                             -2.893385   data arrival time
---------------------------------------------------------------------------------------------
                                             16.905375   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635443    0.032965    2.892732 ^ i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.892732   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.732967   19.798782   library setup time
                                             19.798782   data required time
---------------------------------------------------------------------------------------------
                                             19.798782   data required time
                                             -2.892732   data arrival time
---------------------------------------------------------------------------------------------
                                             16.906050   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648881    0.021146    2.885538 ^ i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.885538   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.735808   19.791935   library setup time
                                             19.791935   data required time
---------------------------------------------------------------------------------------------
                                             19.791935   data required time
                                             -2.885538   data arrival time
---------------------------------------------------------------------------------------------
                                             16.906399   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635290    0.032013    2.891780 ^ i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.891780   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.732934   19.798815   library setup time
                                             19.798815   data required time
---------------------------------------------------------------------------------------------
                                             19.798815   data required time
                                             -2.891780   data arrival time
---------------------------------------------------------------------------------------------
                                             16.907034   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635145    0.031074    2.890841 ^ i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.890841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.732903   19.798845   library setup time
                                             19.798845   data required time
---------------------------------------------------------------------------------------------
                                             19.798845   data required time
                                             -2.890841   data arrival time
---------------------------------------------------------------------------------------------
                                             16.908005   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.635115    0.030877    2.890645 ^ i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.890645   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.732897   19.798853   library setup time
                                             19.798853   data required time
---------------------------------------------------------------------------------------------
                                             19.798853   data required time
                                             -2.890645   data arrival time
---------------------------------------------------------------------------------------------
                                             16.908209   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.634373    0.025473    2.885240 ^ i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.885240   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732698   19.795046   library setup time
                                             19.795046   data required time
---------------------------------------------------------------------------------------------
                                             19.795046   data required time
                                             -2.885240   data arrival time
---------------------------------------------------------------------------------------------
                                             16.909805   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.634353    0.025304    2.885071 ^ i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.885071   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732694   19.795050   library setup time
                                             19.795050   data required time
---------------------------------------------------------------------------------------------
                                             19.795050   data required time
                                             -2.885071   data arrival time
---------------------------------------------------------------------------------------------
                                             16.909979   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.634312    0.024967    2.884734 ^ i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.884734   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732685   19.795059   library setup time
                                             19.795059   data required time
---------------------------------------------------------------------------------------------
                                             19.795059   data required time
                                             -2.884734   data arrival time
---------------------------------------------------------------------------------------------
                                             16.910324   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.634248    0.024432    2.884200 ^ i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.884200   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732671   19.795073   library setup time
                                             19.795073   data required time
---------------------------------------------------------------------------------------------
                                             19.795073   data required time
                                             -2.884200   data arrival time
---------------------------------------------------------------------------------------------
                                             16.910873   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.634170    0.023755    2.883523 ^ i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.883523   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732654   19.795090   library setup time
                                             19.795090   data required time
---------------------------------------------------------------------------------------------
                                             19.795090   data required time
                                             -2.883523   data arrival time
---------------------------------------------------------------------------------------------
                                             16.911566   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.634076    0.022907    2.882675 ^ i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.882675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732634   19.795111   library setup time
                                             19.795111   data required time
---------------------------------------------------------------------------------------------
                                             19.795111   data required time
                                             -2.882675   data arrival time
---------------------------------------------------------------------------------------------
                                             16.912436   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633960    0.021825    2.881592 ^ i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.881592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732609   19.795135   library setup time
                                             19.795135   data required time
---------------------------------------------------------------------------------------------
                                             19.795135   data required time
                                             -2.881592   data arrival time
---------------------------------------------------------------------------------------------
                                             16.913544   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633734    0.019517    2.879285 ^ i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.879285   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.732561   19.795183   library setup time
                                             19.795183   data required time
---------------------------------------------------------------------------------------------
                                             19.795183   data required time
                                             -2.879285   data arrival time
---------------------------------------------------------------------------------------------
                                             16.915899   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648504    0.016803    2.881196 ^ i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.881196   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736778   19.813694   library setup time
                                             19.813694   data required time
---------------------------------------------------------------------------------------------
                                             19.813694   data required time
                                             -2.881196   data arrival time
---------------------------------------------------------------------------------------------
                                             16.932499   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648495    0.016679    2.881072 ^ i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.881072   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736776   19.813696   library setup time
                                             19.813696   data required time
---------------------------------------------------------------------------------------------
                                             19.813696   data required time
                                             -2.881072   data arrival time
---------------------------------------------------------------------------------------------
                                             16.932625   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648465    0.016277    2.880669 ^ i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.880669   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736770   19.813704   library setup time
                                             19.813704   data required time
---------------------------------------------------------------------------------------------
                                             19.813704   data required time
                                             -2.880669   data arrival time
---------------------------------------------------------------------------------------------
                                             16.933033   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648424    0.015713    2.880105 ^ i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.880105   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736761   19.813713   library setup time
                                             19.813713   data required time
---------------------------------------------------------------------------------------------
                                             19.813713   data required time
                                             -2.880105   data arrival time
---------------------------------------------------------------------------------------------
                                             16.933607   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648377    0.015031    2.879423 ^ i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.879423   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736751   19.813721   library setup time
                                             19.813721   data required time
---------------------------------------------------------------------------------------------
                                             19.813721   data required time
                                             -2.879423   data arrival time
---------------------------------------------------------------------------------------------
                                             16.934298   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648321    0.014175    2.878568 ^ i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.878568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736739   19.813734   library setup time
                                             19.813734   data required time
---------------------------------------------------------------------------------------------
                                             19.813734   data required time
                                             -2.878568   data arrival time
---------------------------------------------------------------------------------------------
                                             16.935165   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648261    0.013201    2.877594 ^ i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.877594   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736726   19.813745   library setup time
                                             19.813745   data required time
---------------------------------------------------------------------------------------------
                                             19.813745   data required time
                                             -2.877594   data arrival time
---------------------------------------------------------------------------------------------
                                             16.936153   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.648197    0.012064    2.876457 ^ i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.876457   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.736712   19.813761   library setup time
                                             19.813761   data required time
---------------------------------------------------------------------------------------------
                                             19.813761   data required time
                                             -2.876457   data arrival time
---------------------------------------------------------------------------------------------
                                             16.937304   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.642430    0.095163    2.175711 ^ load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.647880    0.688682    2.864392 ^ load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.647910    0.003748    2.868141 ^ i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.868141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.736563   19.807920   library setup time
                                             19.807920   data required time
---------------------------------------------------------------------------------------------
                                             19.807920   data required time
                                             -2.868141   data arrival time
---------------------------------------------------------------------------------------------
                                             16.939779   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633506    0.016837    2.876604 ^ i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.876604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733562   19.816910   library setup time
                                             19.816910   data required time
---------------------------------------------------------------------------------------------
                                             19.816910   data required time
                                             -2.876604   data arrival time
---------------------------------------------------------------------------------------------
                                             16.940306   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633493    0.016666    2.876434 ^ i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.876434   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733560   19.816914   library setup time
                                             19.816914   data required time
---------------------------------------------------------------------------------------------
                                             19.816914   data required time
                                             -2.876434   data arrival time
---------------------------------------------------------------------------------------------
                                             16.940479   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633467    0.016326    2.876093 ^ i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.876093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733554   19.816919   library setup time
                                             19.816919   data required time
---------------------------------------------------------------------------------------------
                                             19.816919   data required time
                                             -2.876093   data arrival time
---------------------------------------------------------------------------------------------
                                             16.940825   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633431    0.015846    2.875614 ^ i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.875614   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733546   19.816925   library setup time
                                             19.816925   data required time
---------------------------------------------------------------------------------------------
                                             19.816925   data required time
                                             -2.875614   data arrival time
---------------------------------------------------------------------------------------------
                                             16.941311   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633379    0.015116    2.874883 ^ i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.874883   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733535   19.816936   library setup time
                                             19.816936   data required time
---------------------------------------------------------------------------------------------
                                             19.816936   data required time
                                             -2.874883   data arrival time
---------------------------------------------------------------------------------------------
                                             16.942053   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633321    0.014261    2.874028 ^ i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.874028   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733523   19.816948   library setup time
                                             19.816948   data required time
---------------------------------------------------------------------------------------------
                                             19.816948   data required time
                                             -2.874028   data arrival time
---------------------------------------------------------------------------------------------
                                             16.942921   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633254    0.013207    2.872974 ^ i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.872974   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733508   19.816963   library setup time
                                             19.816963   data required time
---------------------------------------------------------------------------------------------
                                             19.816963   data required time
                                             -2.872974   data arrival time
---------------------------------------------------------------------------------------------
                                             16.943989   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.633191    0.012118    2.871885 ^ i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.871885   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.733495   19.816977   library setup time
                                             19.816977   data required time
---------------------------------------------------------------------------------------------
                                             19.816977   data required time
                                             -2.871885   data arrival time
---------------------------------------------------------------------------------------------
                                             16.945091   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649212    0.102119    2.178997 ^ load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.632862    0.680771    2.859767 ^ load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.632894    0.003801    2.863568 ^ i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.863568   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.733343   19.811140   library setup time
                                             19.811140   data required time
---------------------------------------------------------------------------------------------
                                             19.811140   data required time
                                             -2.863568   data arrival time
---------------------------------------------------------------------------------------------
                                             16.947571   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.438533    0.034734    2.681083 ^ i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.681083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682909   19.822945   library setup time
                                             19.822945   data required time
---------------------------------------------------------------------------------------------
                                             19.822945   data required time
                                             -2.681083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.141861   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.438500    0.034603    2.680952 ^ i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.680952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682897   19.822954   library setup time
                                             19.822954   data required time
---------------------------------------------------------------------------------------------
                                             19.822954   data required time
                                             -2.680952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142004   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.438408    0.034243    2.680592 ^ i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.680592   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682866   19.822985   library setup time
                                             19.822985   data required time
---------------------------------------------------------------------------------------------
                                             19.822985   data required time
                                             -2.680592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142393   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.438287    0.033759    2.680108 ^ i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.680108   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682825   19.823027   library setup time
                                             19.823027   data required time
---------------------------------------------------------------------------------------------
                                             19.823027   data required time
                                             -2.680108   data arrival time
---------------------------------------------------------------------------------------------
                                             17.142920   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.438013    0.032637    2.678986 ^ i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.678986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682732   19.823120   library setup time
                                             19.823120   data required time
---------------------------------------------------------------------------------------------
                                             19.823120   data required time
                                             -2.678986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144135   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.437900    0.032162    2.678511 ^ i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.678511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682694   19.823156   library setup time
                                             19.823156   data required time
---------------------------------------------------------------------------------------------
                                             19.823156   data required time
                                             -2.678511   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144648   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.437895    0.032144    2.678493 ^ i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.678493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682693   19.823158   library setup time
                                             19.823158   data required time
---------------------------------------------------------------------------------------------
                                             19.823158   data required time
                                             -2.678493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144667   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.437854    0.031970    2.678319 ^ i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.678319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.682679   19.823174   library setup time
                                             19.823174   data required time
---------------------------------------------------------------------------------------------
                                             19.823174   data required time
                                             -2.678319   data arrival time
---------------------------------------------------------------------------------------------
                                             17.144854   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.436779    0.026965    2.673314 ^ i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.673314   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682293   19.819920   library setup time
                                             19.819920   data required time
---------------------------------------------------------------------------------------------
                                             19.819920   data required time
                                             -2.673314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.146606   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.436746    0.026798    2.673147 ^ i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.673147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682282   19.819931   library setup time
                                             19.819931   data required time
---------------------------------------------------------------------------------------------
                                             19.819931   data required time
                                             -2.673147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.146784   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.436671    0.026409    2.672758 ^ i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.672758   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682257   19.819958   library setup time
                                             19.819958   data required time
---------------------------------------------------------------------------------------------
                                             19.819958   data required time
                                             -2.672758   data arrival time
---------------------------------------------------------------------------------------------
                                             17.147200   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.436573    0.025887    2.672236 ^ i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.672236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682223   19.819990   library setup time
                                             19.819990   data required time
---------------------------------------------------------------------------------------------
                                             19.819990   data required time
                                             -2.672236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.147755   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.436430    0.025105    2.671453 ^ i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.671453   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682175   19.820040   library setup time
                                             19.820040   data required time
---------------------------------------------------------------------------------------------
                                             19.820040   data required time
                                             -2.671453   data arrival time
---------------------------------------------------------------------------------------------
                                             17.148586   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.436227    0.023950    2.670299 ^ i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.670299   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682106   19.820107   library setup time
                                             19.820107   data required time
---------------------------------------------------------------------------------------------
                                             19.820107   data required time
                                             -2.670299   data arrival time
---------------------------------------------------------------------------------------------
                                             17.149809   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435723    0.031433    2.673386 ^ i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.673386   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681957   19.823895   library setup time
                                             19.823895   data required time
---------------------------------------------------------------------------------------------
                                             19.823895   data required time
                                             -2.673386   data arrival time
---------------------------------------------------------------------------------------------
                                             17.150509   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435684    0.031265    2.673219 ^ i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.673219   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681944   19.823908   library setup time
                                             19.823908   data required time
---------------------------------------------------------------------------------------------
                                             19.823908   data required time
                                             -2.673219   data arrival time
---------------------------------------------------------------------------------------------
                                             17.150690   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435597    0.030884    2.672837 ^ i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.672837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681915   19.823936   library setup time
                                             19.823936   data required time
---------------------------------------------------------------------------------------------
                                             19.823936   data required time
                                             -2.672837   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151098   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.435955    0.022299    2.668648 ^ i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.668648   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.682014   19.820200   library setup time
                                             19.820200   data required time
---------------------------------------------------------------------------------------------
                                             19.820200   data required time
                                             -2.668648   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151552   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435472    0.030331    2.672284 ^ i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.672284   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681872   19.823980   library setup time
                                             19.823980   data required time
---------------------------------------------------------------------------------------------
                                             19.823980   data required time
                                             -2.672284   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151695   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435420    0.030096    2.672049 ^ i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.672049   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681855   19.823997   library setup time
                                             19.823997   data required time
---------------------------------------------------------------------------------------------
                                             19.823997   data required time
                                             -2.672049   data arrival time
---------------------------------------------------------------------------------------------
                                             17.151947   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435387    0.029947    2.671901 ^ i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.671901   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681844   19.824007   library setup time
                                             19.824007   data required time
---------------------------------------------------------------------------------------------
                                             19.824007   data required time
                                             -2.671901   data arrival time
---------------------------------------------------------------------------------------------
                                             17.152107   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435343    0.029745    2.671699 ^ i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.671699   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681829   19.824024   library setup time
                                             19.824024   data required time
---------------------------------------------------------------------------------------------
                                             19.824024   data required time
                                             -2.671699   data arrival time
---------------------------------------------------------------------------------------------
                                             17.152325   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.435330    0.029685    2.671639 ^ i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.671639   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.681824   19.824028   library setup time
                                             19.824028   data required time
---------------------------------------------------------------------------------------------
                                             19.824028   data required time
                                             -2.671639   data arrival time
---------------------------------------------------------------------------------------------
                                             17.152388   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.434585    0.026021    2.667975 ^ i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.667975   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681550   19.820663   library setup time
                                             19.820663   data required time
---------------------------------------------------------------------------------------------
                                             19.820663   data required time
                                             -2.667975   data arrival time
---------------------------------------------------------------------------------------------
                                             17.152689   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.434551    0.025844    2.667797 ^ i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.667797   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681539   19.820675   library setup time
                                             19.820675   data required time
---------------------------------------------------------------------------------------------
                                             19.820675   data required time
                                             -2.667797   data arrival time
---------------------------------------------------------------------------------------------
                                             17.152878   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.434486    0.025496    2.667449 ^ i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.667449   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681517   19.820696   library setup time
                                             19.820696   data required time
---------------------------------------------------------------------------------------------
                                             19.820696   data required time
                                             -2.667449   data arrival time
---------------------------------------------------------------------------------------------
                                             17.153248   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.434390    0.024969    2.666922 ^ i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.666922   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681485   19.820728   library setup time
                                             19.820728   data required time
---------------------------------------------------------------------------------------------
                                             19.820728   data required time
                                             -2.666922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.153807   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625135    0.036411    2.113288 ^ load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.434275    0.533060    2.646349 ^ load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.435571    0.019697    2.666046 ^ i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.666046   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681884   19.820330   library setup time
                                             19.820330   data required time
---------------------------------------------------------------------------------------------
                                             19.820330   data required time
                                             -2.666046   data arrival time
---------------------------------------------------------------------------------------------
                                             17.154284   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.434284    0.024373    2.666327 ^ i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.666327   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681449   19.820766   library setup time
                                             19.820766   data required time
---------------------------------------------------------------------------------------------
                                             19.820766   data required time
                                             -2.666327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.154438   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.434019    0.022811    2.664764 ^ i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.664764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681359   19.820854   library setup time
                                             19.820854   data required time
---------------------------------------------------------------------------------------------
                                             19.820854   data required time
                                             -2.664764   data arrival time
---------------------------------------------------------------------------------------------
                                             17.156090   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.433805    0.021455    2.663408 ^ i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.663408   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681287   19.820929   library setup time
                                             19.820929   data required time
---------------------------------------------------------------------------------------------
                                             19.820929   data required time
                                             -2.663408   data arrival time
---------------------------------------------------------------------------------------------
                                             17.157518   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620747    0.028815    2.109363 ^ load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.432240    0.532591    2.641953 ^ load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.433515    0.019450    2.661404 ^ i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.661404   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.681188   19.821026   library setup time
                                             19.821026   data required time
---------------------------------------------------------------------------------------------
                                             19.821026   data required time
                                             -2.661404   data arrival time
---------------------------------------------------------------------------------------------
                                             17.159622   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.551924    0.084430    2.536073 ^ i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.536073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714848   19.791004   library setup time
                                             19.791004   data required time
---------------------------------------------------------------------------------------------
                                             19.791004   data required time
                                             -2.536073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.254932   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.551836    0.084268    2.535912 ^ i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.535912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714829   19.791023   library setup time
                                             19.791023   data required time
---------------------------------------------------------------------------------------------
                                             19.791023   data required time
                                             -2.535912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255112   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.554891    0.069846    2.535021 ^ i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.535021   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715484   19.790367   library setup time
                                             19.790367   data required time
---------------------------------------------------------------------------------------------
                                             19.790367   data required time
                                             -2.535021   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255346   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.551662    0.083947    2.535590 ^ i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.535590   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714791   19.791059   library setup time
                                             19.791059   data required time
---------------------------------------------------------------------------------------------
                                             19.791059   data required time
                                             -2.535590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255470   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.554814    0.069666    2.534841 ^ i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.534841   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715467   19.790384   library setup time
                                             19.790384   data required time
---------------------------------------------------------------------------------------------
                                             19.790384   data required time
                                             -2.534841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255543   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.554657    0.069297    2.534472 ^ i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.534472   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715433   19.790419   library setup time
                                             19.790419   data required time
---------------------------------------------------------------------------------------------
                                             19.790419   data required time
                                             -2.534472   data arrival time
---------------------------------------------------------------------------------------------
                                             17.255947   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.551404    0.083467    2.535111 ^ i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.535111   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714736   19.791115   library setup time
                                             19.791115   data required time
---------------------------------------------------------------------------------------------
                                             19.791115   data required time
                                             -2.535111   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256004   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.554426    0.068754    2.533928 ^ i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.533928   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715384   19.790468   library setup time
                                             19.790468   data required time
---------------------------------------------------------------------------------------------
                                             19.790468   data required time
                                             -2.533928   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256540   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.551053    0.082813    2.534457 ^ i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.534457   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714661   19.791191   library setup time
                                             19.791191   data required time
---------------------------------------------------------------------------------------------
                                             19.791191   data required time
                                             -2.534457   data arrival time
---------------------------------------------------------------------------------------------
                                             17.256735   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.554163    0.068128    2.533302 ^ i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.533302   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715328   19.790524   library setup time
                                             19.790524   data required time
---------------------------------------------------------------------------------------------
                                             19.790524   data required time
                                             -2.533302   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257221   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.554049    0.067855    2.533030 ^ i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.533030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715303   19.790548   library setup time
                                             19.790548   data required time
---------------------------------------------------------------------------------------------
                                             19.790548   data required time
                                             -2.533030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257519   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.550614    0.081985    2.533629 ^ i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.533629   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714567   19.791286   library setup time
                                             19.791286   data required time
---------------------------------------------------------------------------------------------
                                             19.791286   data required time
                                             -2.533629   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257658   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.553999    0.067736    2.532911 ^ i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.532911   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715292   19.790560   library setup time
                                             19.790560   data required time
---------------------------------------------------------------------------------------------
                                             19.790560   data required time
                                             -2.532911   data arrival time
---------------------------------------------------------------------------------------------
                                             17.257648   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.553864    0.067410    2.532585 ^ i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.532585   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715263   19.790588   library setup time
                                             19.790588   data required time
---------------------------------------------------------------------------------------------
                                             19.790588   data required time
                                             -2.532585   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258001   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.548422    0.077724    2.529367 ^ i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.529367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714075   19.788139   library setup time
                                             19.788139   data required time
---------------------------------------------------------------------------------------------
                                             19.788139   data required time
                                             -2.529367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258772   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.550081    0.080970    2.532614 ^ i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.532614   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714452   19.791399   library setup time
                                             19.791399   data required time
---------------------------------------------------------------------------------------------
                                             19.791399   data required time
                                             -2.532614   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258785   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.548325    0.077531    2.529175 ^ i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.529175   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714054   19.788158   library setup time
                                             19.788158   data required time
---------------------------------------------------------------------------------------------
                                             19.788158   data required time
                                             -2.529175   data arrival time
---------------------------------------------------------------------------------------------
                                             17.258984   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.548090    0.077059    2.528702 ^ i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.528702   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714004   19.788210   library setup time
                                             19.788210   data required time
---------------------------------------------------------------------------------------------
                                             19.788210   data required time
                                             -2.528702   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259508   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.549550    0.079945    2.531589 ^ i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.531589   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.714339   19.791513   library setup time
                                             19.791513   data required time
---------------------------------------------------------------------------------------------
                                             19.791513   data required time
                                             -2.531589   data arrival time
---------------------------------------------------------------------------------------------
                                             17.259924   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547848    0.076569    2.528213 ^ i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.528213   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.713952   19.788261   library setup time
                                             19.788261   data required time
---------------------------------------------------------------------------------------------
                                             19.788261   data required time
                                             -2.528213   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260050   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547498    0.075854    2.527498 ^ i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.527498   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.713877   19.788338   library setup time
                                             19.788338   data required time
---------------------------------------------------------------------------------------------
                                             19.788338   data required time
                                             -2.527498   data arrival time
---------------------------------------------------------------------------------------------
                                             17.260839   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547138    0.075113    2.526757 ^ i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.526757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.713800   19.788414   library setup time
                                             19.788414   data required time
---------------------------------------------------------------------------------------------
                                             19.788414   data required time
                                             -2.526757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261656   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.551048    0.060218    2.525393 ^ i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.525393   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714638   19.787577   library setup time
                                             19.787577   data required time
---------------------------------------------------------------------------------------------
                                             19.787577   data required time
                                             -2.525393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262184   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550986    0.060050    2.525225 ^ i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.525225   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714625   19.787588   library setup time
                                             19.787588   data required time
---------------------------------------------------------------------------------------------
                                             19.787588   data required time
                                             -2.525225   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262365   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550872    0.059740    2.524915 ^ i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.524915   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714600   19.787615   library setup time
                                             19.787615   data required time
---------------------------------------------------------------------------------------------
                                             19.787615   data required time
                                             -2.524915   data arrival time
---------------------------------------------------------------------------------------------
                                             17.262701   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550666    0.059173    2.524348 ^ i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.524348   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714556   19.787659   library setup time
                                             19.787659   data required time
---------------------------------------------------------------------------------------------
                                             19.787659   data required time
                                             -2.524348   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263311   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.546401    0.073572    2.525216 ^ i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.525216   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.713642   19.788570   library setup time
                                             19.788570   data required time
---------------------------------------------------------------------------------------------
                                             19.788570   data required time
                                             -2.525216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263355   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550610    0.059017    2.524192 ^ i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.524192   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714544   19.787668   library setup time
                                             19.787668   data required time
---------------------------------------------------------------------------------------------
                                             19.787668   data required time
                                             -2.524192   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263477   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550550    0.058850    2.524025 ^ i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.524025   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714531   19.787683   library setup time
                                             19.787683   data required time
---------------------------------------------------------------------------------------------
                                             19.787683   data required time
                                             -2.524025   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263659   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550438    0.058539    2.523714 ^ i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.523714   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714507   19.787706   library setup time
                                             19.787706   data required time
---------------------------------------------------------------------------------------------
                                             19.787706   data required time
                                             -2.523714   data arrival time
---------------------------------------------------------------------------------------------
                                             17.263992   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550388    0.058399    2.523574 ^ i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.523574   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.714497   19.787718   library setup time
                                             19.787718   data required time
---------------------------------------------------------------------------------------------
                                             19.787718   data required time
                                             -2.523574   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264143   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.545788    0.072264    2.523908 ^ i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.523908   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.713510   19.788702   library setup time
                                             19.788702   data required time
---------------------------------------------------------------------------------------------
                                             19.788702   data required time
                                             -2.523908   data arrival time
---------------------------------------------------------------------------------------------
                                             17.264795   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.670444    0.085076    0.780785 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.018514    0.107844    0.571745    1.352530 v _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.107852    0.001023    1.353553 v output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000339    0.014880    0.100301    1.453855 v output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.014880    0.000001    1.453856 v wbs_ack_o (out)
                                              1.453856   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -1.000000   18.750002   output external delay
                                             18.750002   data required time
---------------------------------------------------------------------------------------------
                                             18.750002   data required time
                                             -1.453856   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296146   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538852    0.055122    2.506766 ^ i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.506766   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.712954   19.813971   library setup time
                                             19.813971   data required time
---------------------------------------------------------------------------------------------
                                             19.813971   data required time
                                             -2.506766   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307205   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538683    0.054627    2.506271 ^ i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.506271   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.712918   19.814009   library setup time
                                             19.814009   data required time
---------------------------------------------------------------------------------------------
                                             19.814009   data required time
                                             -2.506271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.307737   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.440343    0.009295    1.925294 ^ max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.526430    0.530182    0.526350    2.451644 ^ max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.538453    0.053947    2.505590 ^ i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.505590   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.712869   19.814058   library setup time
                                             19.814058   data required time
---------------------------------------------------------------------------------------------
                                             19.814058   data required time
                                             -2.505590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.308468   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.543180    0.031324    2.496499 ^ i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.496499   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.713882   19.813044   library setup time
                                             19.813044   data required time
---------------------------------------------------------------------------------------------
                                             19.813044   data required time
                                             -2.496499   data arrival time
---------------------------------------------------------------------------------------------
                                             17.316545   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.542538    0.027356    2.492531 ^ i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.492531   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.713745   19.813183   library setup time
                                             19.813183   data required time
---------------------------------------------------------------------------------------------
                                             19.813183   data required time
                                             -2.492531   data arrival time
---------------------------------------------------------------------------------------------
                                             17.320652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.443163    0.009040    1.914830 ^ max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.538134    0.540603    0.550344    2.465175 ^ max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.542032    0.023678    2.488853 ^ i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.488853   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.713636   19.813292   library setup time
                                             19.813292   data required time
---------------------------------------------------------------------------------------------
                                             19.813292   data required time
                                             -2.488853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324438   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651755    0.106708    2.183586 ^ i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.183586   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.737387   19.807096   library setup time
                                             19.807096   data required time
---------------------------------------------------------------------------------------------
                                             19.807096   data required time
                                             -2.183586   data arrival time
---------------------------------------------------------------------------------------------
                                             17.623510   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651655    0.106532    2.183409 ^ i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.183409   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.737366   19.807117   library setup time
                                             19.807117   data required time
---------------------------------------------------------------------------------------------
                                             19.807117   data required time
                                             -2.183409   data arrival time
---------------------------------------------------------------------------------------------
                                             17.623709   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651478    0.106217    2.183095 ^ i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.183095   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.737328   19.807156   library setup time
                                             19.807156   data required time
---------------------------------------------------------------------------------------------
                                             19.807156   data required time
                                             -2.183095   data arrival time
---------------------------------------------------------------------------------------------
                                             17.624062   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651211    0.105742    2.182620 ^ i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.182620   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.737271   19.807215   library setup time
                                             19.807215   data required time
---------------------------------------------------------------------------------------------
                                             19.807215   data required time
                                             -2.182620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.624594   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650857    0.105108    2.181986 ^ i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.181986   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.737195   19.807289   library setup time
                                             19.807289   data required time
---------------------------------------------------------------------------------------------
                                             19.807289   data required time
                                             -2.181986   data arrival time
---------------------------------------------------------------------------------------------
                                             17.625303   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650247    0.104008    2.180886 ^ i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.180886   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.737064   19.807421   library setup time
                                             19.807421   data required time
---------------------------------------------------------------------------------------------
                                             19.807421   data required time
                                             -2.180886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.626534   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.645004    0.100127    2.180675 ^ i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.180675   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735940   19.808544   library setup time
                                             19.808544   data required time
---------------------------------------------------------------------------------------------
                                             19.808544   data required time
                                             -2.180675   data arrival time
---------------------------------------------------------------------------------------------
                                             17.627869   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.649558    0.102753    2.179631 ^ i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.179631   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.736916   19.807568   library setup time
                                             19.807568   data required time
---------------------------------------------------------------------------------------------
                                             19.807568   data required time
                                             -2.179631   data arrival time
---------------------------------------------------------------------------------------------
                                             17.627937   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644919    0.099967    2.180515 ^ i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.180515   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735921   19.808563   library setup time
                                             19.808563   data required time
---------------------------------------------------------------------------------------------
                                             19.808563   data required time
                                             -2.180515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.628048   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644690    0.099535    2.180083 ^ i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.180083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735873   19.808613   library setup time
                                             19.808613   data required time
---------------------------------------------------------------------------------------------
                                             19.808613   data required time
                                             -2.180083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.628531   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644347    0.098883    2.179430 ^ i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.179430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735799   19.808685   library setup time
                                             19.808685   data required time
---------------------------------------------------------------------------------------------
                                             19.808685   data required time
                                             -2.179430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629255   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644034    0.098284    2.178832 ^ i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.178832   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735732   19.808752   library setup time
                                             19.808752   data required time
---------------------------------------------------------------------------------------------
                                             19.808752   data required time
                                             -2.178832   data arrival time
---------------------------------------------------------------------------------------------
                                             17.629921   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.643617    0.097482    2.178030 ^ i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.178030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735642   19.808842   library setup time
                                             19.808842   data required time
---------------------------------------------------------------------------------------------
                                             19.808842   data required time
                                             -2.178030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.630812   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.643025    0.096332    2.176879 ^ i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.176879   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735515   19.808969   library setup time
                                             19.808969   data required time
---------------------------------------------------------------------------------------------
                                             19.808969   data required time
                                             -2.176879   data arrival time
---------------------------------------------------------------------------------------------
                                             17.632090   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628844    0.052809    2.129687 ^ i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.129687   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.732248   19.794678   library setup time
                                             19.794678   data required time
---------------------------------------------------------------------------------------------
                                             19.794678   data required time
                                             -2.129687   data arrival time
---------------------------------------------------------------------------------------------
                                             17.664991   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628264    0.050649    2.127527 ^ i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.127527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.732124   19.794804   library setup time
                                             19.794804   data required time
---------------------------------------------------------------------------------------------
                                             19.794804   data required time
                                             -2.127527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.667276   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627689    0.048397    2.125274 ^ i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.125274   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.732001   19.794926   library setup time
                                             19.794926   data required time
---------------------------------------------------------------------------------------------
                                             19.794926   data required time
                                             -2.125274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.669651   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623823    0.045443    2.125991 ^ i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.125991   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731172   19.795755   library setup time
                                             19.795755   data required time
---------------------------------------------------------------------------------------------
                                             19.795755   data required time
                                             -2.125991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.669765   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627233    0.046524    2.123402 ^ i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.123402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731903   19.795023   library setup time
                                             19.795023   data required time
---------------------------------------------------------------------------------------------
                                             19.795023   data required time
                                             -2.123402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.671621   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623376    0.043483    2.124031 ^ i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.124031   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731076   19.795851   library setup time
                                             19.795851   data required time
---------------------------------------------------------------------------------------------
                                             19.795851   data required time
                                             -2.124031   data arrival time
---------------------------------------------------------------------------------------------
                                             17.671820   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622916    0.041352    2.121900 ^ i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.121900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.730978   19.795948   library setup time
                                             19.795948   data required time
---------------------------------------------------------------------------------------------
                                             19.795948   data required time
                                             -2.121900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.674047   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626695    0.044189    2.121067 ^ i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.121067   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731788   19.795139   library setup time
                                             19.795139   data required time
---------------------------------------------------------------------------------------------
                                             19.795139   data required time
                                             -2.121067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.674070   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622474    0.039176    2.119724 ^ i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.119724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.730883   19.796045   library setup time
                                             19.796045   data required time
---------------------------------------------------------------------------------------------
                                             19.796045   data required time
                                             -2.119724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.676319   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626053    0.041199    2.118077 ^ i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.118077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731650   19.795277   library setup time
                                             19.795277   data required time
---------------------------------------------------------------------------------------------
                                             19.795277   data required time
                                             -2.118077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.677198   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622028    0.036828    2.117376 ^ i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.117376   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.730787   19.796139   library setup time
                                             19.796139   data required time
---------------------------------------------------------------------------------------------
                                             19.796139   data required time
                                             -2.117376   data arrival time
---------------------------------------------------------------------------------------------
                                             17.678762   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625520    0.038507    2.115385 ^ i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.115385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731536   19.795391   library setup time
                                             19.795391   data required time
---------------------------------------------------------------------------------------------
                                             19.795391   data required time
                                             -2.115385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.680006   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621585    0.034306    2.114854 ^ i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.114854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.730692   19.796234   library setup time
                                             19.796234   data required time
---------------------------------------------------------------------------------------------
                                             19.796234   data required time
                                             -2.114854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.681381   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626466    0.043152    2.120030 ^ i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.120030   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731825   19.802258   library setup time
                                             19.802258   data required time
---------------------------------------------------------------------------------------------
                                             19.802258   data required time
                                             -2.120030   data arrival time
---------------------------------------------------------------------------------------------
                                             17.682228   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626442    0.043039    2.119916 ^ i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.119916   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731820   19.802263   library setup time
                                             19.802263   data required time
---------------------------------------------------------------------------------------------
                                             19.802263   data required time
                                             -2.119916   data arrival time
---------------------------------------------------------------------------------------------
                                             17.682346   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626360    0.042661    2.119539 ^ i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.119539   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731803   19.802280   library setup time
                                             19.802280   data required time
---------------------------------------------------------------------------------------------
                                             19.802280   data required time
                                             -2.119539   data arrival time
---------------------------------------------------------------------------------------------
                                             17.682741   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626267    0.042223    2.119101 ^ i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.119101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731783   19.802301   library setup time
                                             19.802301   data required time
---------------------------------------------------------------------------------------------
                                             19.802301   data required time
                                             -2.119101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683199   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626121    0.041528    2.118406 ^ i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.118406   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731751   19.802332   library setup time
                                             19.802332   data required time
---------------------------------------------------------------------------------------------
                                             19.802332   data required time
                                             -2.118406   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683928   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.624840    0.034704    2.111582 ^ i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.111582   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.731390   19.795536   library setup time
                                             19.795536   data required time
---------------------------------------------------------------------------------------------
                                             19.795536   data required time
                                             -2.111582   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683954   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621152    0.031610    2.112158 ^ i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.112158   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.730599   19.796328   library setup time
                                             19.796328   data required time
---------------------------------------------------------------------------------------------
                                             19.796328   data required time
                                             -2.112158   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684170   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.574284    0.116627    2.121461 ^ i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.121461   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.721400   19.806343   library setup time
                                             19.806343   data required time
---------------------------------------------------------------------------------------------
                                             19.806343   data required time
                                             -2.121461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684883   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625915    0.040522    2.117400 ^ i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.117400   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731707   19.802376   library setup time
                                             19.802376   data required time
---------------------------------------------------------------------------------------------
                                             19.802376   data required time
                                             -2.117400   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684977   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.611988    0.177361    2.111825 ^ i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.111825   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.730289   19.797455   library setup time
                                             19.797455   data required time
---------------------------------------------------------------------------------------------
                                             19.797455   data required time
                                             -2.111825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.685629   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625699    0.039432    2.116310 ^ i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.116310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731661   19.802423   library setup time
                                             19.802423   data required time
---------------------------------------------------------------------------------------------
                                             19.802423   data required time
                                             -2.116310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.686113   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.614767    0.180074    2.114537 ^ i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.114537   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.730983   19.800766   library setup time
                                             19.800766   data required time
---------------------------------------------------------------------------------------------
                                             19.800766   data required time
                                             -2.114537   data arrival time
---------------------------------------------------------------------------------------------
                                             17.686228   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620734    0.028720    2.109267 ^ i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.109267   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.730510   19.796417   library setup time
                                             19.796417   data required time
---------------------------------------------------------------------------------------------
                                             19.796417   data required time
                                             -2.109267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687151   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561706    1.561725 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.099870    0.000072    1.561797 ^ input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.620132    0.622108    0.515081    2.076878 ^ input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.625482    0.038304    2.115181 ^ i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.115181   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.731614   19.802469   library setup time
                                             19.802469   data required time
---------------------------------------------------------------------------------------------
                                             19.802469   data required time
                                             -2.115181   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687288   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621745    0.035243    2.115791 ^ i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.115791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730813   19.803270   library setup time
                                             19.803270   data required time
---------------------------------------------------------------------------------------------
                                             19.803270   data required time
                                             -2.115791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687481   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621716    0.035075    2.115623 ^ i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.115623   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730807   19.803276   library setup time
                                             19.803276   data required time
---------------------------------------------------------------------------------------------
                                             19.803276   data required time
                                             -2.115623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.687653   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621658    0.034737    2.115285 ^ i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.115285   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730794   19.803288   library setup time
                                             19.803288   data required time
---------------------------------------------------------------------------------------------
                                             19.803288   data required time
                                             -2.115285   data arrival time
---------------------------------------------------------------------------------------------
                                             17.688004   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621571    0.034227    2.114775 ^ i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.114775   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730776   19.803308   library setup time
                                             19.803308   data required time
---------------------------------------------------------------------------------------------
                                             19.803308   data required time
                                             -2.114775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.688534   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621466    0.033595    2.114142 ^ i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.114142   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730753   19.803329   library setup time
                                             19.803329   data required time
---------------------------------------------------------------------------------------------
                                             19.803329   data required time
                                             -2.114142   data arrival time
---------------------------------------------------------------------------------------------
                                             17.689188   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621318    0.032679    2.113227 ^ i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.113227   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730722   19.803362   library setup time
                                             19.803362   data required time
---------------------------------------------------------------------------------------------
                                             19.803362   data required time
                                             -2.113227   data arrival time
---------------------------------------------------------------------------------------------
                                             17.690134   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.621167    0.031709    2.112257 ^ i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.112257   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730689   19.803394   library setup time
                                             19.803394   data required time
---------------------------------------------------------------------------------------------
                                             19.803394   data required time
                                             -2.112257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.691137   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000037    0.000019    1.000019 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.099870    0.000072    1.561797 ^ input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.617936    0.618875    0.518751    2.080548 ^ input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.620997    0.030578    2.111126 ^ i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.111126   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.730653   19.803431   library setup time
                                             19.803431   data required time
---------------------------------------------------------------------------------------------
                                             19.803431   data required time
                                             -2.111126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.692305   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.556546    0.112683    2.115035 ^ i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.115035   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.717219   19.810526   library setup time
                                             19.810526   data required time
---------------------------------------------------------------------------------------------
                                             19.810526   data required time
                                             -2.115035   data arrival time
---------------------------------------------------------------------------------------------
                                             17.695490   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.577192    0.120481    2.125315 ^ i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.125315   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.723047   19.821438   library setup time
                                             19.821438   data required time
---------------------------------------------------------------------------------------------
                                             19.821438   data required time
                                             -2.125315   data arrival time
---------------------------------------------------------------------------------------------
                                             17.696123   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.616030    0.181301    2.115764 ^ i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.115764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.732203   19.812283   library setup time
                                             19.812283   data required time
---------------------------------------------------------------------------------------------
                                             19.812283   data required time
                                             -2.115764   data arrival time
---------------------------------------------------------------------------------------------
                                             17.696518   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.569456    0.109974    2.114808 ^ i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.114808   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.720302   19.811447   library setup time
                                             19.811447   data required time
---------------------------------------------------------------------------------------------
                                             19.811447   data required time
                                             -2.114808   data arrival time
---------------------------------------------------------------------------------------------
                                             17.696640   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.556824    0.108051    2.111319 ^ i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.111319   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.717284   19.810459   library setup time
                                             19.810459   data required time
---------------------------------------------------------------------------------------------
                                             19.810459   data required time
                                             -2.111319   data arrival time
---------------------------------------------------------------------------------------------
                                             17.699141   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.578416    0.122073    2.126907 ^ i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.126907   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.723424   19.827049   library setup time
                                             19.827049   data required time
---------------------------------------------------------------------------------------------
                                             19.827049   data required time
                                             -2.126907   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700142   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.617794    0.183008    2.117471 ^ i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.117471   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.732706   19.817766   library setup time
                                             19.817766   data required time
---------------------------------------------------------------------------------------------
                                             19.817766   data required time
                                             -2.117471   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700294   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.558096    0.109848    2.113117 ^ i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.113117   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.717624   19.814125   library setup time
                                             19.814125   data required time
---------------------------------------------------------------------------------------------
                                             19.814125   data required time
                                             -2.113117   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701010   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.639779    0.214436    2.111100 ^ i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.111100   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.737888   19.812584   library setup time
                                             19.812584   data required time
---------------------------------------------------------------------------------------------
                                             19.812584   data required time
                                             -2.111100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701483   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.597935    0.179634    2.095430 ^ i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.095430   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.726976   19.800768   library setup time
                                             19.800768   data required time
---------------------------------------------------------------------------------------------
                                             19.800768   data required time
                                             -2.095430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.705338   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.629835    0.205530    2.102194 ^ i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.102194   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.735457   19.809029   library setup time
                                             19.809029   data required time
---------------------------------------------------------------------------------------------
                                             19.809029   data required time
                                             -2.102194   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706833   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.559273    0.116331    2.118682 ^ i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.118682   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.718823   19.825661   library setup time
                                             19.825661   data required time
---------------------------------------------------------------------------------------------
                                             19.825661   data required time
                                             -2.118682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706978   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.551924    0.106254    2.108606 ^ i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.108606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.716169   19.815580   library setup time
                                             19.815580   data required time
---------------------------------------------------------------------------------------------
                                             19.815580   data required time
                                             -2.108606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.706974   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.547603    0.105696    2.105531 ^ i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.105531   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.715111   19.812634   library setup time
                                             19.812634   data required time
---------------------------------------------------------------------------------------------
                                             19.812634   data required time
                                             -2.105531   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707104   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.599784    0.181390    2.097185 ^ i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.097185   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.727451   19.804296   library setup time
                                             19.804296   data required time
---------------------------------------------------------------------------------------------
                                             19.804296   data required time
                                             -2.097185   data arrival time
---------------------------------------------------------------------------------------------
                                             17.707113   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.549137    0.107869    2.107704 ^ i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.107704   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.715512   19.816238   library setup time
                                             19.816238   data required time
---------------------------------------------------------------------------------------------
                                             19.816238   data required time
                                             -2.107704   data arrival time
---------------------------------------------------------------------------------------------
                                             17.708534   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.591866    0.169822    2.066487 ^ i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.066487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.725351   19.776863   library setup time
                                             19.776863   data required time
---------------------------------------------------------------------------------------------
                                             19.776863   data required time
                                             -2.066487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.710377   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.560431    0.117850    2.120202 ^ i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.120202   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.719184   19.831287   library setup time
                                             19.831287   data required time
---------------------------------------------------------------------------------------------
                                             19.831287   data required time
                                             -2.120202   data arrival time
---------------------------------------------------------------------------------------------
                                             17.711084   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.543230    0.100427    2.101505 ^ i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.101505   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.714080   19.813663   library setup time
                                             19.813663   data required time
---------------------------------------------------------------------------------------------
                                             19.813663   data required time
                                             -2.101505   data arrival time
---------------------------------------------------------------------------------------------
                                             17.712160   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.544372    0.102133    2.103211 ^ i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.103211   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.714388   19.817360   library setup time
                                             19.817360   data required time
---------------------------------------------------------------------------------------------
                                             19.817360   data required time
                                             -2.103211   data arrival time
---------------------------------------------------------------------------------------------
                                             17.714149   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.545543    0.117581    2.097581 ^ i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.097581   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.714625   19.813118   library setup time
                                             19.813118   data required time
---------------------------------------------------------------------------------------------
                                             19.813118   data required time
                                             -2.097581   data arrival time
---------------------------------------------------------------------------------------------
                                             17.715538   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.602128    0.183603    2.099399 ^ i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.099399   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.728925   19.815557   library setup time
                                             19.815557   data required time
---------------------------------------------------------------------------------------------
                                             19.815557   data required time
                                             -2.099399   data arrival time
---------------------------------------------------------------------------------------------
                                             17.716160   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.538333    0.110065    2.098137 ^ i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.098137   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.712925   19.814819   library setup time
                                             19.814819   data required time
---------------------------------------------------------------------------------------------
                                             19.814819   data required time
                                             -2.098137   data arrival time
---------------------------------------------------------------------------------------------
                                             17.716682   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.550682    0.110020    2.109854 ^ i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.109854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.716798   19.827686   library setup time
                                             19.827686   data required time
---------------------------------------------------------------------------------------------
                                             19.827686   data required time
                                             -2.109854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.717833   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.539695    0.102891    2.096223 ^ i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.096223   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.713246   19.814497   library setup time
                                             19.814497   data required time
---------------------------------------------------------------------------------------------
                                             19.814497   data required time
                                             -2.096223   data arrival time
---------------------------------------------------------------------------------------------
                                             17.718273   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.554201    0.104258    2.107527 ^ i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.107527   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.717628   19.826857   library setup time
                                             19.826857   data required time
---------------------------------------------------------------------------------------------
                                             19.826857   data required time
                                             -2.107527   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719330   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.541274    0.105156    2.098488 ^ i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.098488   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.713658   19.818090   library setup time
                                             19.818090   data required time
---------------------------------------------------------------------------------------------
                                             19.818090   data required time
                                             -2.098488   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719603   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.603844    0.185250    2.101045 ^ i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.101045   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.729418   19.821054   library setup time
                                             19.821054   data required time
---------------------------------------------------------------------------------------------
                                             19.821054   data required time
                                             -2.101045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.720009   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.604830    0.182345    2.079010 ^ i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.079010   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.728601   19.799143   library setup time
                                             19.799143   data required time
---------------------------------------------------------------------------------------------
                                             19.799143   data required time
                                             -2.079010   data arrival time
---------------------------------------------------------------------------------------------
                                             17.720133   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.551810    0.111567    2.111402 ^ i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.111402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.717152   19.833319   library setup time
                                             19.833319   data required time
---------------------------------------------------------------------------------------------
                                             19.833319   data required time
                                             -2.111402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721916   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.555455    0.106086    2.109355 ^ i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.109355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.718011   19.832462   library setup time
                                             19.832462   data required time
---------------------------------------------------------------------------------------------
                                             19.832462   data required time
                                             -2.109355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.723106   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.545854    0.104310    2.105388 ^ i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.105388   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.715660   19.828823   library setup time
                                             19.828823   data required time
---------------------------------------------------------------------------------------------
                                             19.828823   data required time
                                             -2.105388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.723436   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.534109    0.107534    2.091690 ^ i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.091690   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.711929   19.815813   library setup time
                                             19.815813   data required time
---------------------------------------------------------------------------------------------
                                             19.815813   data required time
                                             -2.091690   data arrival time
---------------------------------------------------------------------------------------------
                                             17.724123   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.582213    0.160211    2.056875 ^ i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.056875   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.723096   19.782755   library setup time
                                             19.782755   data required time
---------------------------------------------------------------------------------------------
                                             19.782755   data required time
                                             -2.056875   data arrival time
---------------------------------------------------------------------------------------------
                                             17.725880   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.549052    0.121898    2.101898 ^ i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.101898   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.716414   19.828070   library setup time
                                             19.828070   data required time
---------------------------------------------------------------------------------------------
                                             19.828070   data required time
                                             -2.101898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.726173   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.546924    0.105858    2.106936 ^ i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.106936   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.716000   19.834473   library setup time
                                             19.834473   data required time
---------------------------------------------------------------------------------------------
                                             19.834473   data required time
                                             -2.106936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.727537   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.533951    0.104057    2.092128 ^ i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.092128   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.711932   19.819817   library setup time
                                             19.819817   data required time
---------------------------------------------------------------------------------------------
                                             19.819817   data required time
                                             -2.092128   data arrival time
---------------------------------------------------------------------------------------------
                                             17.727690   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.541080    0.113693    2.101765 ^ i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.101765   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.714535   19.829950   library setup time
                                             19.829950   data required time
---------------------------------------------------------------------------------------------
                                             19.829950   data required time
                                             -2.101765   data arrival time
---------------------------------------------------------------------------------------------
                                             17.728186   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.539717    0.110142    2.090141 ^ i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.090141   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.713291   19.818459   library setup time
                                             19.818459   data required time
---------------------------------------------------------------------------------------------
                                             19.818459   data required time
                                             -2.090141   data arrival time
---------------------------------------------------------------------------------------------
                                             17.728317   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.542830    0.107346    2.100679 ^ i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.100679   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.714947   19.829538   library setup time
                                             19.829538   data required time
---------------------------------------------------------------------------------------------
                                             19.829538   data required time
                                             -2.100679   data arrival time
---------------------------------------------------------------------------------------------
                                             17.728859   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.595978    0.173846    2.070511 ^ i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.070511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.727250   19.799677   library setup time
                                             19.799677   data required time
---------------------------------------------------------------------------------------------
                                             19.799677   data required time
                                             -2.070511   data arrival time
---------------------------------------------------------------------------------------------
                                             17.729166   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.529048    0.106340    2.087081 ^ i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.087081   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.710736   19.817007   library setup time
                                             19.817007   data required time
---------------------------------------------------------------------------------------------
                                             19.817007   data required time
                                             -2.087081   data arrival time
---------------------------------------------------------------------------------------------
                                             17.729927   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.550504    0.123655    2.103655 ^ i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.103655   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.716844   19.833628   library setup time
                                             19.833628   data required time
---------------------------------------------------------------------------------------------
                                             19.833628   data required time
                                             -2.103655   data arrival time
---------------------------------------------------------------------------------------------
                                             17.729975   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.530664    0.108508    2.089249 ^ i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.089249   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.711157   19.820593   library setup time
                                             19.820593   data required time
---------------------------------------------------------------------------------------------
                                             19.820593   data required time
                                             -2.089249   data arrival time
---------------------------------------------------------------------------------------------
                                             17.731342   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.520706    0.093466    2.087512 ^ i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.087512   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.708770   19.818974   library setup time
                                             19.818974   data required time
---------------------------------------------------------------------------------------------
                                             19.818974   data required time
                                             -2.087512   data arrival time
---------------------------------------------------------------------------------------------
                                             17.731461   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.598409    0.176202    2.072866 ^ i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.072866   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.727127   19.804623   library setup time
                                             19.804623   data required time
---------------------------------------------------------------------------------------------
                                             19.804623   data required time
                                             -2.072866   data arrival time
---------------------------------------------------------------------------------------------
                                             17.731756   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.542252    0.115213    2.103284 ^ i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.103284   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.714899   19.835573   library setup time
                                             19.835573   data required time
---------------------------------------------------------------------------------------------
                                             19.835573   data required time
                                             -2.103284   data arrival time
---------------------------------------------------------------------------------------------
                                             17.732288   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.543963    0.108919    2.102252 ^ i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.102252   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.715302   19.835171   library setup time
                                             19.835171   data required time
---------------------------------------------------------------------------------------------
                                             19.835171   data required time
                                             -2.102252   data arrival time
---------------------------------------------------------------------------------------------
                                             17.732920   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.521750    0.095105    2.089152 ^ i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.089152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.709055   19.822693   library setup time
                                             19.822693   data required time
---------------------------------------------------------------------------------------------
                                             19.822693   data required time
                                             -2.089152   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733541   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.523092    0.107568    2.084596 ^ i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.084596   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.709332   19.818413   library setup time
                                             19.818413   data required time
---------------------------------------------------------------------------------------------
                                             19.818413   data required time
                                             -2.084596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733816   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002321    0.000000    0.000000    1.000000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000024    0.000012    1.000012 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008506    0.102546    0.564234    1.564246 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.102546    0.000096    1.564342 ^ input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.493594    0.332322    1.896664 ^ input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.597687    0.175505    2.072169 ^ i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.072169   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.727739   19.806343   library setup time
                                             19.806343   data required time
---------------------------------------------------------------------------------------------
                                             19.806343   data required time
                                             -2.072169   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734173   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.516279    0.063040    2.085685 ^ i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.085685   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.707726   19.820019   library setup time
                                             19.820019   data required time
---------------------------------------------------------------------------------------------
                                             19.820019   data required time
                                             -2.085685   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734333   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.529549    0.101156    2.085313 ^ i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.085313   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.710894   19.820854   library setup time
                                             19.820854   data required time
---------------------------------------------------------------------------------------------
                                             19.820854   data required time
                                             -2.085313   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735542   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.558783    0.149905    2.049098 ^ i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.049098   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.717551   19.784664   library setup time
                                             19.784664   data required time
---------------------------------------------------------------------------------------------
                                             19.784664   data required time
                                             -2.049098   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735567   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.536820    0.111175    2.095331 ^ i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.095331   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.713531   19.830954   library setup time
                                             19.830954   data required time
---------------------------------------------------------------------------------------------
                                             19.830954   data required time
                                             -2.095331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735622   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.516856    0.064450    2.087094 ^ i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.087094   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.707902   19.823849   library setup time
                                             19.823849   data required time
---------------------------------------------------------------------------------------------
                                             19.823849   data required time
                                             -2.087094   data arrival time
---------------------------------------------------------------------------------------------
                                             17.736753   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.537978    0.112698    2.096855 ^ i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.096855   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.713891   19.836580   library setup time
                                             19.836580   data required time
---------------------------------------------------------------------------------------------
                                             19.836580   data required time
                                             -2.096855   data arrival time
---------------------------------------------------------------------------------------------
                                             17.739727   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.532271    0.110626    2.091367 ^ i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.091367   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.712458   19.832026   library setup time
                                             19.832026   data required time
---------------------------------------------------------------------------------------------
                                             19.832026   data required time
                                             -2.091367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.740660   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.512445    0.032623    2.052828 ^ i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.052828   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.706627   19.795586   library setup time
                                             19.795586   data required time
---------------------------------------------------------------------------------------------
                                             19.795586   data required time
                                             -2.052828   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742758   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.506650    0.092580    2.078763 ^ i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.078763   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.705456   19.822289   library setup time
                                             19.822289   data required time
---------------------------------------------------------------------------------------------
                                             19.822289   data required time
                                             -2.078763   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743525   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.533457    0.112169    2.092910 ^ i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.092910   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.712826   19.837646   library setup time
                                             19.837646   data required time
---------------------------------------------------------------------------------------------
                                             19.837646   data required time
                                             -2.092910   data arrival time
---------------------------------------------------------------------------------------------
                                             17.744736   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.525859    0.111190    2.088218 ^ i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.088218   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.710947   19.833538   library setup time
                                             19.833538   data required time
---------------------------------------------------------------------------------------------
                                             19.833538   data required time
                                             -2.088218   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745321   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.518311    0.101049    2.078076 ^ i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.078076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.708245   19.823505   library setup time
                                             19.823505   data required time
---------------------------------------------------------------------------------------------
                                             19.823505   data required time
                                             -2.078076   data arrival time
---------------------------------------------------------------------------------------------
                                             17.745428   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.507242    0.093480    2.079664 ^ i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.079664   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.705635   19.826115   library setup time
                                             19.826115   data required time
---------------------------------------------------------------------------------------------
                                             19.826115   data required time
                                             -2.079664   data arrival time
---------------------------------------------------------------------------------------------
                                             17.746452   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.570118    0.161450    2.060643 ^ i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.060643   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.720418   19.807325   library setup time
                                             19.807325   data required time
---------------------------------------------------------------------------------------------
                                             19.807325   data required time
                                             -2.060643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.746683   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.513975    0.031020    2.048011 ^ i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.048011   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.706988   19.795225   library setup time
                                             19.795225   data required time
---------------------------------------------------------------------------------------------
                                             19.795225   data required time
                                             -2.048011   data arrival time
---------------------------------------------------------------------------------------------
                                             17.747215   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.550971    0.141665    2.040859 ^ i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.040859   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.715731   19.790121   library setup time
                                             19.790121   data required time
---------------------------------------------------------------------------------------------
                                             19.790121   data required time
                                             -2.040859   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749262   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.527040    0.112708    2.089735 ^ i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.089735   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.711313   19.839161   library setup time
                                             19.839161   data required time
---------------------------------------------------------------------------------------------
                                             19.839161   data required time
                                             -2.089735   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749426   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.508291    0.024942    2.047025 ^ i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.047025   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.705648   19.796566   library setup time
                                             19.796566   data required time
---------------------------------------------------------------------------------------------
                                             19.796566   data required time
                                             -2.047025   data arrival time
---------------------------------------------------------------------------------------------
                                             17.749540   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.506943    0.051532    2.072136 ^ i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.072136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.705525   19.822220   library setup time
                                             19.822220   data required time
---------------------------------------------------------------------------------------------
                                             19.822220   data required time
                                             -2.072136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750082   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.508641    0.027159    2.049242 ^ i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.049242   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.705752   19.800100   library setup time
                                             19.800100   data required time
---------------------------------------------------------------------------------------------
                                             19.800100   data required time
                                             -2.049242   data arrival time
---------------------------------------------------------------------------------------------
                                             17.750856   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.534214    0.033960    2.038794 ^ i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.038794   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.711759   19.790455   library setup time
                                             19.790455   data required time
---------------------------------------------------------------------------------------------
                                             19.790455   data required time
                                             -2.038794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.751659   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.501983    0.029625    2.046355 ^ i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.046355   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.704161   19.798054   library setup time
                                             19.798054   data required time
---------------------------------------------------------------------------------------------
                                             19.798054   data required time
                                             -2.046355   data arrival time
---------------------------------------------------------------------------------------------
                                             17.751699   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.518164    0.089365    2.083412 ^ i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.083412   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.709133   19.835352   library setup time
                                             19.835352   data required time
---------------------------------------------------------------------------------------------
                                             19.835352   data required time
                                             -2.083412   data arrival time
---------------------------------------------------------------------------------------------
                                             17.751942   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.507405    0.052904    2.073509 ^ i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.073509   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.705674   19.826077   library setup time
                                             19.826077   data required time
---------------------------------------------------------------------------------------------
                                             19.826077   data required time
                                             -2.073509   data arrival time
---------------------------------------------------------------------------------------------
                                             17.752565   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.515877    0.046468    2.066674 ^ i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.066674   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.707631   19.820112   library setup time
                                             19.820112   data required time
---------------------------------------------------------------------------------------------
                                             19.820112   data required time
                                             -2.066674   data arrival time
---------------------------------------------------------------------------------------------
                                             17.753439   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.502297    0.031272    2.048002 ^ i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.048002   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.704257   19.801596   library setup time
                                             19.801596   data required time
---------------------------------------------------------------------------------------------
                                             19.801596   data required time
                                             -2.048002   data arrival time
---------------------------------------------------------------------------------------------
                                             17.753593   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.562719    0.153965    2.053159 ^ i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.053159   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.719409   19.807516   library setup time
                                             19.807516   data required time
---------------------------------------------------------------------------------------------
                                             19.807516   data required time
                                             -2.053159   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754356   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.511110    0.024913    2.045119 ^ i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.045119   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.706334   19.799517   library setup time
                                             19.799517   data required time
---------------------------------------------------------------------------------------------
                                             19.799517   data required time
                                             -2.045119   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754400   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.509216    0.096431    2.082614 ^ i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.082614   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.707023   19.837460   library setup time
                                             19.837460   data required time
---------------------------------------------------------------------------------------------
                                             19.837460   data required time
                                             -2.082614   data arrival time
---------------------------------------------------------------------------------------------
                                             17.754847   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.516388    0.048164    2.068370 ^ i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.068370   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.707791   19.823957   library setup time
                                             19.823957   data required time
---------------------------------------------------------------------------------------------
                                             19.823957   data required time
                                             -2.068370   data arrival time
---------------------------------------------------------------------------------------------
                                             17.755589   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.519226    0.091098    2.085144 ^ i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.085144   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.709471   19.841000   library setup time
                                             19.841000   data required time
---------------------------------------------------------------------------------------------
                                             19.841000   data required time
                                             -2.085144   data arrival time
---------------------------------------------------------------------------------------------
                                             17.755856   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.517429    0.045523    2.062513 ^ i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.062513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.707997   19.819746   library setup time
                                             19.819746   data required time
---------------------------------------------------------------------------------------------
                                             19.819746   data required time
                                             -2.062513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757233   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.573992    0.165300    2.064493 ^ i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.064493   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.722293   19.822191   library setup time
                                             19.822191   data required time
---------------------------------------------------------------------------------------------
                                             19.822191   data required time
                                             -2.064493   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757698   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.512872    0.024352    2.041343 ^ i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.041343   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.706750   19.799101   library setup time
                                             19.799101   data required time
---------------------------------------------------------------------------------------------
                                             19.799101   data required time
                                             -2.041343   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757759   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.564050    0.155325    2.054518 ^ i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.054518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.719027   19.812723   library setup time
                                             19.812723   data required time
---------------------------------------------------------------------------------------------
                                             19.812723   data required time
                                             -2.054518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758204   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.541478    0.099193    2.033656 ^ i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.033656   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.713493   19.792358   library setup time
                                             19.792358   data required time
---------------------------------------------------------------------------------------------
                                             19.792358   data required time
                                             -2.033656   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758701   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.510315    0.098040    2.084224 ^ i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.084224   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.707370   19.843102   library setup time
                                             19.843102   data required time
---------------------------------------------------------------------------------------------
                                             19.843102   data required time
                                             -2.084224   data arrival time
---------------------------------------------------------------------------------------------
                                             17.758879   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.533552    0.030259    2.035093 ^ i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.035093   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.711625   19.794228   library setup time
                                             19.794228   data required time
---------------------------------------------------------------------------------------------
                                             19.794228   data required time
                                             -2.035093   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759134   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.517965    0.047345    2.064336 ^ i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.064336   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.708163   19.823587   library setup time
                                             19.823587   data required time
---------------------------------------------------------------------------------------------
                                             19.823587   data required time
                                             -2.064336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759251   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.564340    0.155621    2.054814 ^ i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.054814   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.719878   19.814205   library setup time
                                             19.814205   data required time
---------------------------------------------------------------------------------------------
                                             19.814205   data required time
                                             -2.054814   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759392   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.538720    0.095476    2.029939 ^ i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.029939   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.712821   19.789392   library setup time
                                             19.789392   data required time
---------------------------------------------------------------------------------------------
                                             19.789392   data required time
                                             -2.029939   data arrival time
---------------------------------------------------------------------------------------------
                                             17.759453   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.517761    0.030879    2.033231 ^ i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.033231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.707880   19.794334   library setup time
                                             19.794334   data required time
---------------------------------------------------------------------------------------------
                                             19.794334   data required time
                                             -2.033231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761103   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.504280    0.013738    2.036383 ^ i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.036383   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.704702   19.797512   library setup time
                                             19.797512   data required time
---------------------------------------------------------------------------------------------
                                             19.797512   data required time
                                             -2.036383   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761127   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.510857    0.038081    2.060165 ^ i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.060165   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.706448   19.821295   library setup time
                                             19.821295   data required time
---------------------------------------------------------------------------------------------
                                             19.821295   data required time
                                             -2.060165   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761129   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000033    0.000016    1.000016 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099817    0.000072    1.561742 ^ input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.478797    0.337452    1.899193 ^ input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.575624    0.166908    2.066101 ^ i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.066101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.722765   19.827705   library setup time
                                             19.827705   data required time
---------------------------------------------------------------------------------------------
                                             19.827705   data required time
                                             -2.066101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761606   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.504529    0.016623    2.039268 ^ i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.039268   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.704783   19.801069   library setup time
                                             19.801069   data required time
---------------------------------------------------------------------------------------------
                                             19.801069   data required time
                                             -2.039268   data arrival time
---------------------------------------------------------------------------------------------
                                             17.761801   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.513345    0.036818    2.057024 ^ i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.057024   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.707770   19.819157   library setup time
                                             19.819157   data required time
---------------------------------------------------------------------------------------------
                                             19.819157   data required time
                                             -2.057024   data arrival time
---------------------------------------------------------------------------------------------
                                             17.762135   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.511346    0.040069    2.062153 ^ i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.062153   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.706603   19.825146   library setup time
                                             19.825146   data required time
---------------------------------------------------------------------------------------------
                                             19.825146   data required time
                                             -2.062153   data arrival time
---------------------------------------------------------------------------------------------
                                             17.762993   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.492848    0.055291    2.063061 ^ i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.063061   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.701292   19.826452   library setup time
                                             19.826452   data required time
---------------------------------------------------------------------------------------------
                                             19.826452   data required time
                                             -2.063061   data arrival time
---------------------------------------------------------------------------------------------
                                             17.763391   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.484862    0.086136    2.065033 ^ i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.065033   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.698393   19.829351   library setup time
                                             19.829351   data required time
---------------------------------------------------------------------------------------------
                                             19.829351   data required time
                                             -2.065033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764318   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.517155    0.050601    2.070807 ^ i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.070807   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.708895   19.835590   library setup time
                                             19.835590   data required time
---------------------------------------------------------------------------------------------
                                             19.835590   data required time
                                             -2.070807   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764784   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.494774    0.056225    2.035442 ^ i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.035442   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.701796   19.800417   library setup time
                                             19.800417   data required time
---------------------------------------------------------------------------------------------
                                             19.800417   data required time
                                             -2.035442   data arrival time
---------------------------------------------------------------------------------------------
                                             17.764977   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.493533    0.057121    2.064891 ^ i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.064891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.701581   19.830168   library setup time
                                             19.830168   data required time
---------------------------------------------------------------------------------------------
                                             19.830168   data required time
                                             -2.064891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765278   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.504304    0.040120    2.056849 ^ i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.056849   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.704903   19.822842   library setup time
                                             19.822842   data required time
---------------------------------------------------------------------------------------------
                                             19.822842   data required time
                                             -2.056849   data arrival time
---------------------------------------------------------------------------------------------
                                             17.765991   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.514841    0.035288    2.052279 ^ i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.052279   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.708123   19.818804   library setup time
                                             19.818804   data required time
---------------------------------------------------------------------------------------------
                                             19.818804   data required time
                                             -2.052279   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766525   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.517455    0.029096    2.031448 ^ i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.031448   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.707830   19.798021   library setup time
                                             19.798021   data required time
---------------------------------------------------------------------------------------------
                                             19.798021   data required time
                                             -2.031448   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766575   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.495473    0.057998    2.037215 ^ i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.037215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.702072   19.803780   library setup time
                                             19.803780   data required time
---------------------------------------------------------------------------------------------
                                             19.803780   data required time
                                             -2.037215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766565   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.485675    0.087413    2.066310 ^ i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.066310   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.698728   19.833021   library setup time
                                             19.833021   data required time
---------------------------------------------------------------------------------------------
                                             19.833021   data required time
                                             -2.066310   data arrival time
---------------------------------------------------------------------------------------------
                                             17.766712   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.513743    0.038512    2.058717 ^ i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.058717   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.707951   19.826132   library setup time
                                             19.826132   data required time
---------------------------------------------------------------------------------------------
                                             19.826132   data required time
                                             -2.058717   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767414   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.498920    0.010851    2.031456 ^ i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.031456   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.703302   19.798912   library setup time
                                             19.798912   data required time
---------------------------------------------------------------------------------------------
                                             19.798912   data required time
                                             -2.031456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767456   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.489327    0.029260    2.034556 ^ i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.034556   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.699819   19.802395   library setup time
                                             19.802395   data required time
---------------------------------------------------------------------------------------------
                                             19.802395   data required time
                                             -2.034556   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767839   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.504799    0.041997    2.058727 ^ i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.058727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.705059   19.826691   library setup time
                                             19.826691   data required time
---------------------------------------------------------------------------------------------
                                             19.826691   data required time
                                             -2.058727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767963   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.518853    0.050214    2.067205 ^ i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.067205   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.709295   19.835188   library setup time
                                             19.835188   data required time
---------------------------------------------------------------------------------------------
                                             19.835188   data required time
                                             -2.067205   data arrival time
---------------------------------------------------------------------------------------------
                                             17.767982   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.483050    0.028154    2.036594 ^ i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.036594   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.697540   19.804674   library setup time
                                             19.804674   data required time
---------------------------------------------------------------------------------------------
                                             19.804674   data required time
                                             -2.036594   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768082   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.512957    0.027172    2.027007 ^ i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.027007   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.706748   19.795465   library setup time
                                             19.795465   data required time
---------------------------------------------------------------------------------------------
                                             19.795465   data required time
                                             -2.027007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768459   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.499090    0.013289    2.033894 ^ i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.033894   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.703385   19.802467   library setup time
                                             19.802467   data required time
---------------------------------------------------------------------------------------------
                                             19.802467   data required time
                                             -2.033894   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768574   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002343    0.000000    0.000000    1.000000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000024    0.000012    1.000012 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008637    0.103599    0.565232    1.565244 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.103599    0.000099    1.565342 ^ input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.509365    0.454864    2.020206 ^ input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.517724    0.052331    2.072536 ^ i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.072536   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.709117   19.841356   library setup time
                                             19.841356   data required time
---------------------------------------------------------------------------------------------
                                             19.841356   data required time
                                             -2.072536   data arrival time
---------------------------------------------------------------------------------------------
                                             17.768820   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.520038    0.021372    2.024641 ^ i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.024641   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.708417   19.793797   library setup time
                                             19.793797   data required time
---------------------------------------------------------------------------------------------
                                             19.793797   data required time
                                             -2.024641   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769154   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.489748    0.031420    2.036716 ^ i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.036716   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.699994   19.805859   library setup time
                                             19.805859   data required time
---------------------------------------------------------------------------------------------
                                             19.805859   data required time
                                             -2.036716   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769142   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.483463    0.030325    2.038764 ^ i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.038764   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.697712   19.808140   library setup time
                                             19.808140   data required time
---------------------------------------------------------------------------------------------
                                             19.808140   data required time
                                             -2.038764   data arrival time
---------------------------------------------------------------------------------------------
                                             17.769377   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.535294    0.039075    2.043909 ^ i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.043909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.712944   19.813982   library setup time
                                             19.813982   data required time
---------------------------------------------------------------------------------------------
                                             19.813982   data required time
                                             -2.043909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.770075   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.520259    0.023235    2.026504 ^ i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.026504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.708491   19.797361   library setup time
                                             19.797361   data required time
---------------------------------------------------------------------------------------------
                                             19.797361   data required time
                                             -2.026504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.770857   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.515226    0.037014    2.054004 ^ i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.054004   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.708300   19.825783   library setup time
                                             19.825783   data required time
---------------------------------------------------------------------------------------------
                                             19.825783   data required time
                                             -2.054004   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771778   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000033    0.000016    1.000016 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.099817    0.000072    1.561742 ^ input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.511213    0.455249    2.016991 ^ input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.519466    0.052100    2.069091 ^ i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.069091   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.709527   19.840946   library setup time
                                             19.840946   data required time
---------------------------------------------------------------------------------------------
                                             19.840946   data required time
                                             -2.069091   data arrival time
---------------------------------------------------------------------------------------------
                                             17.771856   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.481918    0.062438    2.057593 ^ i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.057593   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.697324   19.830420   library setup time
                                             19.830420   data required time
---------------------------------------------------------------------------------------------
                                             19.830420   data required time
                                             -2.057593   data arrival time
---------------------------------------------------------------------------------------------
                                             17.772825   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.483285    0.021066    2.030259 ^ i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.030259   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.697626   19.804588   library setup time
                                             19.804588   data required time
---------------------------------------------------------------------------------------------
                                             19.804588   data required time
                                             -2.030259   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774330   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.511295    0.020091    2.021170 ^ i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.021170   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.706356   19.795858   library setup time
                                             19.795858   data required time
---------------------------------------------------------------------------------------------
                                             19.795858   data required time
                                             -2.021170   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774689   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.482823    0.016108    2.030020 ^ i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.030020   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.697458   19.804756   library setup time
                                             19.804756   data required time
---------------------------------------------------------------------------------------------
                                             19.804756   data required time
                                             -2.030020   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774734   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002499    0.000000    0.000000    1.000000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000026    0.000013    1.000013 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008103    0.099302    0.561161    1.561174 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.099302    0.000071    1.561244 ^ input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.531259    0.443589    2.004833 ^ input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.535788    0.041151    2.045984 ^ i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.045984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.713147   19.820936   library setup time
                                             19.820936   data required time
---------------------------------------------------------------------------------------------
                                             19.820936   data required time
                                             -2.045984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774952   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.525186    0.101811    2.017606 ^ i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.017606   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.709631   19.792582   library setup time
                                             19.792582   data required time
---------------------------------------------------------------------------------------------
                                             19.792582   data required time
                                             -2.017606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774977   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.512530    0.024188    2.024023 ^ i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.024023   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.706669   19.799183   library setup time
                                             19.799183   data required time
---------------------------------------------------------------------------------------------
                                             19.799183   data required time
                                             -2.024023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775162   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.487354    0.090003    2.068900 ^ i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.068900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.700261   19.844223   library setup time
                                             19.844223   data required time
---------------------------------------------------------------------------------------------
                                             19.844223   data required time
                                             -2.068900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775324   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.482438    0.063632    2.058786 ^ i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.058786   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.697553   19.834198   library setup time
                                             19.834198   data required time
---------------------------------------------------------------------------------------------
                                             19.834198   data required time
                                             -2.058786   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775410   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.483559    0.023027    2.032220 ^ i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.032220   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.697747   19.808104   library setup time
                                             19.808104   data required time
---------------------------------------------------------------------------------------------
                                             19.808104   data required time
                                             -2.032220   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775885   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.511559    0.022393    2.023471 ^ i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.023471   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.706440   19.799412   library setup time
                                             19.799412   data required time
---------------------------------------------------------------------------------------------
                                             19.799412   data required time
                                             -2.023471   data arrival time
---------------------------------------------------------------------------------------------
                                             17.775942   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.500066    0.068449    2.047666 ^ i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.047666   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.703904   19.823839   library setup time
                                             19.823839   data required time
---------------------------------------------------------------------------------------------
                                             19.823839   data required time
                                             -2.047666   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776175   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.483009    0.017880    2.031792 ^ i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.031792   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.697547   19.808306   library setup time
                                             19.808306   data required time
---------------------------------------------------------------------------------------------
                                             19.808306   data required time
                                             -2.031792   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776514   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.542966    0.101156    2.035619 ^ i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.035619   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.714753   19.812174   library setup time
                                             19.812174   data required time
---------------------------------------------------------------------------------------------
                                             19.812174   data required time
                                             -2.035619   data arrival time
---------------------------------------------------------------------------------------------
                                             17.776554   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.478150    0.057878    2.054431 ^ i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.054431   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.695957   19.831787   library setup time
                                             19.831787   data required time
---------------------------------------------------------------------------------------------
                                             19.831787   data required time
                                             -2.054431   data arrival time
---------------------------------------------------------------------------------------------
                                             17.777355   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.500892    0.070157    2.049374 ^ i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.049374   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.704138   19.827610   library setup time
                                             19.827610   data required time
---------------------------------------------------------------------------------------------
                                             19.827610   data required time
                                             -2.049374   data arrival time
---------------------------------------------------------------------------------------------
                                             17.778236   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.506131    0.024507    2.017839 ^ i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.017839   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.705139   19.797075   library setup time
                                             19.797075   data required time
---------------------------------------------------------------------------------------------
                                             19.797075   data required time
                                             -2.017839   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779236   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.488422    0.091616    2.070513 ^ i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.070513   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.700736   19.849737   library setup time
                                             19.849737   data required time
---------------------------------------------------------------------------------------------
                                             19.849737   data required time
                                             -2.070513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779224   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.518718    0.035760    2.038112 ^ i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.038112   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.709037   19.817890   library setup time
                                             19.817890   data required time
---------------------------------------------------------------------------------------------
                                             19.817890   data required time
                                             -2.038112   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779778   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.478647    0.059105    2.055659 ^ i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.055659   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.696177   19.835571   library setup time
                                             19.835571   data required time
---------------------------------------------------------------------------------------------
                                             19.835571   data required time
                                             -2.055659   data arrival time
---------------------------------------------------------------------------------------------
                                             17.779913   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.501229    0.025171    2.041901 ^ i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.041901   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.704914   19.822014   library setup time
                                             19.822014   data required time
---------------------------------------------------------------------------------------------
                                             19.822014   data required time
                                             -2.041901   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780111   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.483647    0.016313    2.024083 ^ i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.024083   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.697757   19.804457   library setup time
                                             19.804457   data required time
---------------------------------------------------------------------------------------------
                                             19.804457   data required time
                                             -2.024083   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780373   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.510070    0.034633    2.056717 ^ i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.056717   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.707225   19.837259   library setup time
                                             19.837259   data required time
---------------------------------------------------------------------------------------------
                                             19.837259   data required time
                                             -2.056717   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780542   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.507383    0.017791    2.039875 ^ i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.039875   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.706365   19.820562   library setup time
                                             19.820562   data required time
---------------------------------------------------------------------------------------------
                                             19.820562   data required time
                                             -2.039875   data arrival time
---------------------------------------------------------------------------------------------
                                             17.780687   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002692    0.000000    0.000000    1.000000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000031    0.000016    1.000015 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008486    0.102376    0.564084    1.564099 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.102376    0.000085    1.564185 ^ input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.508120    0.370278    1.934463 ^ input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.544336    0.102939    2.037402 ^ i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.037402   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.715162   19.818920   library setup time
                                             19.818920   data required time
---------------------------------------------------------------------------------------------
                                             19.818920   data required time
                                             -2.037402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.781519   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.498026    0.033065    2.017222 ^ i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.017222   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.702977   19.799236   library setup time
                                             19.799236   data required time
---------------------------------------------------------------------------------------------
                                             19.799236   data required time
                                             -2.017222   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782015   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.483815    0.017925    2.025694 ^ i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.025694   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.697840   19.808012   library setup time
                                             19.808012   data required time
---------------------------------------------------------------------------------------------
                                             19.808012   data required time
                                             -2.025694   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782316   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.499515    0.028071    2.016143 ^ i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.016143   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.703517   19.798697   library setup time
                                             19.798697   data required time
---------------------------------------------------------------------------------------------
                                             19.798697   data required time
                                             -2.016143   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782555   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.485341    0.032322    2.046234 ^ i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.046234   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.698567   19.829178   library setup time
                                             19.829178   data required time
---------------------------------------------------------------------------------------------
                                             19.829178   data required time
                                             -2.046234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.782942   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.504390    0.015087    2.037731 ^ i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.037731   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.705659   19.821266   library setup time
                                             19.821266   data required time
---------------------------------------------------------------------------------------------
                                             19.821266   data required time
                                             -2.037731   data arrival time
---------------------------------------------------------------------------------------------
                                             17.783535   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.510511    0.036609    2.058692 ^ i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.058692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.707416   19.843056   library setup time
                                             19.843056   data required time
---------------------------------------------------------------------------------------------
                                             19.843056   data required time
                                             -2.058692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784363   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.491096    0.037429    2.042725 ^ i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.042725   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.700656   19.827087   library setup time
                                             19.827087   data required time
---------------------------------------------------------------------------------------------
                                             19.827087   data required time
                                             -2.042725   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784363   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.484792    0.036368    2.044808 ^ i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.044808   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.698368   19.829376   library setup time
                                             19.829376   data required time
---------------------------------------------------------------------------------------------
                                             19.829376   data required time
                                             -2.044808   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784567   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.499768    0.029552    2.017624 ^ i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.017624   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.703631   19.802221   library setup time
                                             19.802221   data required time
---------------------------------------------------------------------------------------------
                                             19.802221   data required time
                                             -2.017624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784597   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.003005    0.000000    0.000000    1.000000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000041    0.000020    1.000020 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008566    0.103026    0.564703    1.564723 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.103026    0.000087    1.564810 ^ input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.515256    0.437541    2.002352 ^ input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.519156    0.037729    2.040081 ^ i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.040081   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.709227   19.824858   library setup time
                                             19.824858   data required time
---------------------------------------------------------------------------------------------
                                             19.824858   data required time
                                             -2.040081   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784777   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.505862    0.022448    2.015781 ^ i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.015781   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.705097   19.800755   library setup time
                                             19.800755   data required time
---------------------------------------------------------------------------------------------
                                             19.800755   data required time
                                             -2.015781   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784973   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.485729    0.034097    2.048009 ^ i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.048009   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.698748   19.833002   library setup time
                                             19.833002   data required time
---------------------------------------------------------------------------------------------
                                             19.833002   data required time
                                             -2.048009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.784994   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.501218    0.032757    2.012756 ^ i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.012756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.703981   19.798233   library setup time
                                             19.798233   data required time
---------------------------------------------------------------------------------------------
                                             19.798233   data required time
                                             -2.012756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.785477   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.503299    0.035987    2.052717 ^ i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.052717   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.705629   19.838854   library setup time
                                             19.838854   data required time
---------------------------------------------------------------------------------------------
                                             19.838854   data required time
                                             -2.052717   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786137   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.491544    0.039208    2.044504 ^ i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.044504   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.700858   19.830891   library setup time
                                             19.830891   data required time
---------------------------------------------------------------------------------------------
                                             19.830891   data required time
                                             -2.044504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786388   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.485224    0.038114    2.046554 ^ i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.046554   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.698564   19.833185   library setup time
                                             19.833185   data required time
---------------------------------------------------------------------------------------------
                                             19.833185   data required time
                                             -2.046554   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786631   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.519863    0.094960    2.010756 ^ i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.010756   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.708398   19.797455   library setup time
                                             19.797455   data required time
---------------------------------------------------------------------------------------------
                                             19.797455   data required time
                                             -2.010756   data arrival time
---------------------------------------------------------------------------------------------
                                             17.786699   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.513823    0.032197    2.032031 ^ i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.032031   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.707883   19.819042   library setup time
                                             19.819042   data required time
---------------------------------------------------------------------------------------------
                                             19.819042   data required time
                                             -2.032031   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787012   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.485311    0.032710    2.041903 ^ i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.041903   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.698556   19.829187   library setup time
                                             19.829187   data required time
---------------------------------------------------------------------------------------------
                                             19.829187   data required time
                                             -2.041903   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787285   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.504687    0.018193    2.040838 ^ i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.040838   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.705816   19.828268   library setup time
                                             19.828268   data required time
---------------------------------------------------------------------------------------------
                                             19.828268   data required time
                                             -2.040838   data arrival time
---------------------------------------------------------------------------------------------
                                             17.787430   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.499145    0.013993    2.034597 ^ i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.034597   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.704314   19.822611   library setup time
                                             19.822611   data required time
---------------------------------------------------------------------------------------------
                                             19.822611   data required time
                                             -2.034597   data arrival time
---------------------------------------------------------------------------------------------
                                             17.788015   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.504082    0.039248    2.055977 ^ i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.055977   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.705901   19.844570   library setup time
                                             19.844570   data required time
---------------------------------------------------------------------------------------------
                                             19.844570   data required time
                                             -2.055977   data arrival time
---------------------------------------------------------------------------------------------
                                             17.788593   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.485715    0.034534    2.043727 ^ i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.043727   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.698742   19.833008   library setup time
                                             19.833008   data required time
---------------------------------------------------------------------------------------------
                                             19.833008   data required time
                                             -2.043727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789280   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002808    0.000000    0.000000    1.000000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000036    0.000018    1.000018 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561189    1.561207 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.099328    0.000071    1.561278 ^ input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.506492    0.460806    2.022084 ^ input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.507214    0.016069    2.038152 ^ i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.038152   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.706412   19.827673   library setup time
                                             19.827673   data required time
---------------------------------------------------------------------------------------------
                                             19.827673   data required time
                                             -2.038152   data arrival time
---------------------------------------------------------------------------------------------
                                             17.789520   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.491764    0.015806    2.009852 ^ i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.009852   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.700704   19.801510   library setup time
                                             19.801510   data required time
---------------------------------------------------------------------------------------------
                                             19.801510   data required time
                                             -2.009852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791658   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.499442    0.017231    2.037836 ^ i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.037836   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.704509   19.829575   library setup time
                                             19.829575   data required time
---------------------------------------------------------------------------------------------
                                             19.829575   data required time
                                             -2.037836   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791740   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.492087    0.019126    2.013172 ^ i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.013172   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.700843   19.805010   library setup time
                                             19.805010   data required time
---------------------------------------------------------------------------------------------
                                             19.805010   data required time
                                             -2.013172   data arrival time
---------------------------------------------------------------------------------------------
                                             17.791838   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.496944    0.027071    2.011227 ^ i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.011227   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.702606   19.803246   library setup time
                                             19.803246   data required time
---------------------------------------------------------------------------------------------
                                             19.803246   data required time
                                             -2.011227   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792019   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002522    0.000000    0.000000    1.000000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000029    0.000014    1.000014 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008381    0.101539    0.563285    1.563299 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.101539    0.000085    1.563384 ^ input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.511036    0.436450    1.999835 ^ input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.514191    0.034056    2.033891 ^ i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.033891   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.708056   19.826027   library setup time
                                             19.826027   data required time
---------------------------------------------------------------------------------------------
                                             19.826027   data required time
                                             -2.033891   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792137   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002665    0.000000    0.000000    1.000000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000032    0.000016    1.000016 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008317    0.101019    0.562791    1.562807 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.101019    0.000084    1.562891 ^ input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.499379    0.453838    2.016730 ^ input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.500545    0.020171    2.036900 ^ i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.036900   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.704839   19.829245   library setup time
                                             19.829245   data required time
---------------------------------------------------------------------------------------------
                                             19.829245   data required time
                                             -2.036900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792345   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.493564    0.053002    2.032219 ^ i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.032219   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.702288   19.824638   library setup time
                                             19.824638   data required time
---------------------------------------------------------------------------------------------
                                             19.824638   data required time
                                             -2.032219   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792421   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.505282    0.023079    2.045723 ^ i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.045723   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.706096   19.838388   library setup time
                                             19.838388   data required time
---------------------------------------------------------------------------------------------
                                             19.838388   data required time
                                             -2.045723   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792664   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.529052    0.106609    2.022404 ^ i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.022404   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.711473   19.815453   library setup time
                                             19.815453   data required time
---------------------------------------------------------------------------------------------
                                             19.815453   data required time
                                             -2.022404   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793049   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.500430    0.028378    2.008378 ^ i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.008378   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.703817   19.802036   library setup time
                                             19.802036   data required time
---------------------------------------------------------------------------------------------
                                             19.802036   data required time
                                             -2.008378   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793659   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.492050    0.026982    2.007724 ^ i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.007724   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.700808   19.801405   library setup time
                                             19.801405   data required time
---------------------------------------------------------------------------------------------
                                             19.801405   data required time
                                             -2.007724   data arrival time
---------------------------------------------------------------------------------------------
                                             17.793682   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.511691    0.023440    2.024518 ^ i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.024518   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.707380   19.819546   library setup time
                                             19.819546   data required time
---------------------------------------------------------------------------------------------
                                             19.819546   data required time
                                             -2.024518   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795029   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.498594    0.065289    2.044506 ^ i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.044506   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.704341   19.840145   library setup time
                                             19.840145   data required time
---------------------------------------------------------------------------------------------
                                             19.840145   data required time
                                             -2.044506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.795637   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.493404    0.045821    2.051117 ^ i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.051117   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.702544   19.847929   library setup time
                                             19.847929   data required time
---------------------------------------------------------------------------------------------
                                             19.847929   data required time
                                             -2.051117   data arrival time
---------------------------------------------------------------------------------------------
                                             17.796812   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.499976    0.021781    2.042385 ^ i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.042385   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.704842   19.839642   library setup time
                                             19.839642   data required time
---------------------------------------------------------------------------------------------
                                             19.839642   data required time
                                             -2.042385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797256   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002598    0.000000    0.000000    1.000000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000030    0.000015    1.000015 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008492    0.102425    0.564129    1.564144 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.102425    0.000086    1.564229 ^ input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.503763    0.458415    2.022645 ^ input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.505456    0.024292    2.046937 ^ i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.046937   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706225   19.844248   library setup time
                                             19.844248   data required time
---------------------------------------------------------------------------------------------
                                             19.844248   data required time
                                             -2.046937   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797310   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.494248    0.054849    2.034066 ^ i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.034066   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.702623   19.831459   library setup time
                                             19.831459   data required time
---------------------------------------------------------------------------------------------
                                             19.831459   data required time
                                             -2.034066   data arrival time
---------------------------------------------------------------------------------------------
                                             17.797394   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002694    0.000000    0.000000    1.000000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000033    0.000016    1.000016 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561654    1.561670 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.099817    0.000072    1.561742 ^ input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.487920    0.354053    1.915795 ^ input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.530413    0.108268    2.024063 ^ i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.024063   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.711880   19.822203   library setup time
                                             19.822203   data required time
---------------------------------------------------------------------------------------------
                                             19.822203   data required time
                                             -2.024063   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798140   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.469401    0.015830    2.010984 ^ i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.010984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.692586   19.809628   library setup time
                                             19.809628   data required time
---------------------------------------------------------------------------------------------
                                             19.809628   data required time
                                             -2.010984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798645   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.506726    0.028428    2.021761 ^ i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.021761   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.706210   19.820717   library setup time
                                             19.820717   data required time
---------------------------------------------------------------------------------------------
                                             19.820717   data required time
                                             -2.021761   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798956   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.519482    0.015432    2.018700 ^ i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.018700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.709217   19.817709   library setup time
                                             19.817709   data required time
---------------------------------------------------------------------------------------------
                                             19.817709   data required time
                                             -2.018700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799009   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.484892    0.027903    2.004930 ^ i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.004930   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.698209   19.804005   library setup time
                                             19.804005   data required time
---------------------------------------------------------------------------------------------
                                             19.804005   data required time
                                             -2.004930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799074   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.481940    0.021115    2.029554 ^ i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.029554   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.698069   19.828857   library setup time
                                             19.828857   data required time
---------------------------------------------------------------------------------------------
                                             19.828857   data required time
                                             -2.029554   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799301   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.488147    0.021938    2.027233 ^ i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.027233   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.700322   19.826605   library setup time
                                             19.826605   data required time
---------------------------------------------------------------------------------------------
                                             19.826605   data required time
                                             -2.027233   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799372   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002887    0.000000    0.000000    1.000000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000037    0.000019    1.000019 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008167    0.099817    0.561656    1.561674 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099817    0.000072    1.561746 ^ input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.484660    0.417471    1.979217 ^ input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.499376    0.066986    2.046203 ^ i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.046203   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.704712   19.845758   library setup time
                                             19.845758   data required time
---------------------------------------------------------------------------------------------
                                             19.845758   data required time
                                             -2.046203   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799557   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.469640    0.018092    2.013246 ^ i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.013246   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.692694   19.813158   library setup time
                                             19.813158   data required time
---------------------------------------------------------------------------------------------
                                             19.813158   data required time
                                             -2.013246   data arrival time
---------------------------------------------------------------------------------------------
                                             17.799911   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002022    0.000000    0.000000    1.000000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000015    0.000008    1.000008 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008261    0.100572    0.562364    1.562372 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100572    0.000078    1.562450 ^ input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.510280    0.438629    2.001078 ^ input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.511930    0.025199    2.026278 ^ i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.026278   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.707523   19.826561   library setup time
                                             19.826561   data required time
---------------------------------------------------------------------------------------------
                                             19.826561   data required time
                                             -2.026278   data arrival time
---------------------------------------------------------------------------------------------
                                             17.800283   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.467302    0.013441    2.009994 ^ i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.009994   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.691824   19.810390   library setup time
                                             19.810390   data required time
---------------------------------------------------------------------------------------------
                                             19.810390   data required time
                                             -2.009994   data arrival time
---------------------------------------------------------------------------------------------
                                             17.800396   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.482651    0.014259    2.028171 ^ i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.028171   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.698327   19.828600   library setup time
                                             19.828600   data required time
---------------------------------------------------------------------------------------------
                                             19.828600   data required time
                                             -2.028171   data arrival time
---------------------------------------------------------------------------------------------
                                             17.800428   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.500427    0.033030    2.021101 ^ i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.021101   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.704725   19.822201   library setup time
                                             19.822201   data required time
---------------------------------------------------------------------------------------------
                                             19.822201   data required time
                                             -2.021101   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801100   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.498943    0.037227    2.021384 ^ i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.021384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.704241   19.822687   library setup time
                                             19.822687   data required time
---------------------------------------------------------------------------------------------
                                             19.822687   data required time
                                             -2.021384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801302   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.467502    0.015654    2.012207 ^ i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.012207   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.691918   19.813934   library setup time
                                             19.813934   data required time
---------------------------------------------------------------------------------------------
                                             19.813934   data required time
                                             -2.012207   data arrival time
---------------------------------------------------------------------------------------------
                                             17.801727   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002664    0.000000    0.000000    1.000000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000029    0.000014    1.000014 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008125    0.099482    0.561334    1.561348 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.099482    0.000071    1.561419 ^ input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.498592    0.459185    2.020605 ^ input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.500105    0.022729    2.043334 ^ i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.043334   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.704964   19.845509   library setup time
                                             19.845509   data required time
---------------------------------------------------------------------------------------------
                                             19.845509   data required time
                                             -2.043334   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802174   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.491379    0.022228    2.002970 ^ i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.002970   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.700586   19.805265   library setup time
                                             19.805265   data required time
---------------------------------------------------------------------------------------------
                                             19.805265   data required time
                                             -2.002970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802296   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.490552    0.035137    2.040433 ^ i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.040433   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.701421   19.843063   library setup time
                                             19.843063   data required time
---------------------------------------------------------------------------------------------
                                             19.843063   data required time
                                             -2.040433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802631   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.484846    0.027629    2.004657 ^ i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.004657   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.698214   19.807636   library setup time
                                             19.807636   data required time
---------------------------------------------------------------------------------------------
                                             19.807636   data required time
                                             -2.004657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.802980   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.484195    0.033796    2.042236 ^ i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.042236   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.699114   19.845371   library setup time
                                             19.845371   data required time
---------------------------------------------------------------------------------------------
                                             19.845371   data required time
                                             -2.042236   data arrival time
---------------------------------------------------------------------------------------------
                                             17.803135   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.484496    0.028037    2.041949 ^ i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.041949   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.699223   19.845263   library setup time
                                             19.845263   data required time
---------------------------------------------------------------------------------------------
                                             19.845263   data required time
                                             -2.041949   data arrival time
---------------------------------------------------------------------------------------------
                                             17.803312   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000026    0.000013    1.000013 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.099255    0.000071    1.561199 ^ input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.504572    0.432133    1.993332 ^ input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.507023    0.030150    2.023482 ^ i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.023482   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.706367   19.827717   library setup time
                                             19.827717   data required time
---------------------------------------------------------------------------------------------
                                             19.827717   data required time
                                             -2.023482   data arrival time
---------------------------------------------------------------------------------------------
                                             17.804235   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.485059    0.031516    2.040709 ^ i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.040709   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.699427   19.845058   library setup time
                                             19.845058   data required time
---------------------------------------------------------------------------------------------
                                             19.845058   data required time
                                             -2.040709   data arrival time
---------------------------------------------------------------------------------------------
                                             17.804348   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.502115    0.036952    2.016952 ^ i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.016952   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.705123   19.821804   library setup time
                                             19.821804   data required time
---------------------------------------------------------------------------------------------
                                             19.821804   data required time
                                             -2.016952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.804852   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.482819    0.016071    2.029984 ^ i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.029984   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.698474   19.835609   library setup time
                                             19.835609   data required time
---------------------------------------------------------------------------------------------
                                             19.835609   data required time
                                             -2.029984   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805626   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002284    0.000000    0.000000    1.000000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000022    0.000011    1.000011 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007989    0.101260    0.560329    1.560339 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.101260    0.000029    1.560369 ^ input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.518923    0.442900    2.003269 ^ input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.519513    0.015841    2.019109 ^ i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.019109   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.709311   19.824772   library setup time
                                             19.824772   data required time
---------------------------------------------------------------------------------------------
                                             19.824772   data required time
                                             -2.019109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.805662   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002025    0.000000    0.000000    1.000000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000015    0.000008    1.000008 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008255    0.100521    0.562315    1.562323 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.100521    0.000078    1.562401 ^ input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.497403    0.425671    1.988072 ^ input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.500785    0.034736    2.022808 ^ i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.022808   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.704896   19.829187   library setup time
                                             19.829187   data required time
---------------------------------------------------------------------------------------------
                                             19.829187   data required time
                                             -2.022808   data arrival time
---------------------------------------------------------------------------------------------
                                             17.806379   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002528    0.000000    0.000000    1.000000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000026    0.000013    1.000013 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008118    0.099422    0.561275    1.561288 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.099422    0.000071    1.561359 ^ input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.494978    0.422797    1.984157 ^ input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.499357    0.038928    2.023084 ^ i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.023084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.704478   19.829605   library setup time
                                             19.829605   data required time
---------------------------------------------------------------------------------------------
                                             19.829605   data required time
                                             -2.023084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.806520   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.482398    0.012503    2.021696 ^ i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.021696   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.698235   19.828691   library setup time
                                             19.828691   data required time
---------------------------------------------------------------------------------------------
                                             19.828691   data required time
                                             -2.021696   data arrival time
---------------------------------------------------------------------------------------------
                                             17.806995   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.481839    0.020337    2.028777 ^ i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.028777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.698119   19.835964   library setup time
                                             19.835964   data required time
---------------------------------------------------------------------------------------------
                                             19.835964   data required time
                                             -2.028777   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807188   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002338    0.000000    0.000000    1.000000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000022    0.000011    1.000011 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008480    0.102330    0.564032    1.564043 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.102330    0.000091    1.564134 ^ input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.482050    0.449778    2.013912 ^ input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.484817    0.029742    2.043654 ^ i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.043654   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699427   19.851046   library setup time
                                             19.851046   data required time
---------------------------------------------------------------------------------------------
                                             19.851046   data required time
                                             -2.043654   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807392   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.483357    0.013026    2.020795 ^ i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.020795   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.698583   19.828344   library setup time
                                             19.828344   data required time
---------------------------------------------------------------------------------------------
                                             19.828344   data required time
                                             -2.020795   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807549   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.508363    0.130122    2.035912 ^ i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.035912   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706732   19.843740   library setup time
                                             19.843740   data required time
---------------------------------------------------------------------------------------------
                                             19.843740   data required time
                                             -2.035912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.807827   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.508122    0.129861    2.035652 ^ i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.035652   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706680   19.843794   library setup time
                                             19.843794   data required time
---------------------------------------------------------------------------------------------
                                             19.843794   data required time
                                             -2.035652   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808142   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.485437    0.033294    2.042487 ^ i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.042487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699652   19.850821   library setup time
                                             19.850821   data required time
---------------------------------------------------------------------------------------------
                                             19.850821   data required time
                                             -2.042487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808332   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.507831    0.129547    2.035337 ^ i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.035337   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706618   19.843855   library setup time
                                             19.843855   data required time
---------------------------------------------------------------------------------------------
                                             19.843855   data required time
                                             -2.035337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808517   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002004    0.000000    0.000000    1.000000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000015    0.000008    1.000008 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008020    0.101535    0.560563    1.560571 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.101535    0.000032    1.560602 ^ input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.486723    0.444693    2.005295 ^ input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.487871    0.019782    2.025077 ^ i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.025077   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.700308   19.833776   library setup time
                                             19.833776   data required time
---------------------------------------------------------------------------------------------
                                             19.833776   data required time
                                             -2.025077   data arrival time
---------------------------------------------------------------------------------------------
                                             17.808699   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.507396    0.129074    2.034865 ^ i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.034865   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706525   19.843948   library setup time
                                             19.843948   data required time
---------------------------------------------------------------------------------------------
                                             19.843948   data required time
                                             -2.034865   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809082   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.495576    0.115879    2.021669 ^ i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.021669   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.703214   19.830870   library setup time
                                             19.830870   data required time
---------------------------------------------------------------------------------------------
                                             19.830870   data required time
                                             -2.021669   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809200   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.476733    0.011373    1.997557 ^ i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.997557   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.695247   19.806967   library setup time
                                             19.806967   data required time
---------------------------------------------------------------------------------------------
                                             19.806967   data required time
                                             -1.997557   data arrival time
---------------------------------------------------------------------------------------------
                                             17.809412   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.506654    0.128267    2.034057 ^ i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.034057   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706365   19.844107   library setup time
                                             19.844107   data required time
---------------------------------------------------------------------------------------------
                                             19.844107   data required time
                                             -2.034057   data arrival time
---------------------------------------------------------------------------------------------
                                             17.810051   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.476937    0.014222    2.000405 ^ i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.000405   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.695343   19.810509   library setup time
                                             19.810509   data required time
---------------------------------------------------------------------------------------------
                                             19.810509   data required time
                                             -2.000405   data arrival time
---------------------------------------------------------------------------------------------
                                             17.810104   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002255    0.000000    0.000000    1.000000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000022    0.000011    1.000011 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007955    0.100963    0.560073    1.560084 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.100963    0.000029    1.560113 ^ input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.498333    0.419886    1.980000 ^ input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.502519    0.038647    2.018647 ^ i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.018647   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.705305   19.828779   library setup time
                                             19.828779   data required time
---------------------------------------------------------------------------------------------
                                             19.828779   data required time
                                             -2.018647   data arrival time
---------------------------------------------------------------------------------------------
                                             17.810133   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.505926    0.127472    2.033262 ^ i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.033262   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706209   19.844263   library setup time
                                             19.844263   data required time
---------------------------------------------------------------------------------------------
                                             19.844263   data required time
                                             -2.033262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.811001   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.493892    0.113935    2.019726 ^ i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.019726   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.702644   19.831440   library setup time
                                             19.831440   data required time
---------------------------------------------------------------------------------------------
                                             19.831440   data required time
                                             -2.019726   data arrival time
---------------------------------------------------------------------------------------------
                                             17.811716   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002514    0.000000    0.000000    1.000000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000027    0.000013    1.000013 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.099498    0.000071    1.561432 ^ input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.481940    0.447762    2.009193 ^ input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.482559    0.014478    2.023671 ^ i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.023671   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.698380   19.835703   library setup time
                                             19.835703   data required time
---------------------------------------------------------------------------------------------
                                             19.835703   data required time
                                             -2.023671   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812033   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.505055    0.126517    2.032307 ^ i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.032307   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.706022   19.844450   library setup time
                                             19.844450   data required time
---------------------------------------------------------------------------------------------
                                             19.844450   data required time
                                             -2.032307   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812143   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.483513    0.014888    2.022658 ^ i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.022658   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.698726   19.835358   library setup time
                                             19.835358   data required time
---------------------------------------------------------------------------------------------
                                             19.835358   data required time
                                             -2.022658   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812700   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.492787    0.031182    2.011924 ^ i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.011924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.702006   19.824921   library setup time
                                             19.824921   data required time
---------------------------------------------------------------------------------------------
                                             19.824921   data required time
                                             -2.011924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.812998   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.504076    0.125440    2.031231 ^ i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.031231   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.705813   19.844660   library setup time
                                             19.844660   data required time
---------------------------------------------------------------------------------------------
                                             19.844660   data required time
                                             -2.031231   data arrival time
---------------------------------------------------------------------------------------------
                                             17.813429   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.491432    0.111064    2.016854 ^ i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.016854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.701811   19.832273   library setup time
                                             19.832273   data required time
---------------------------------------------------------------------------------------------
                                             19.832273   data required time
                                             -2.016854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.815418   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.491730    0.015406    2.009452 ^ i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.009452   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.701622   19.825304   library setup time
                                             19.825304   data required time
---------------------------------------------------------------------------------------------
                                             19.825304   data required time
                                             -2.009452   data arrival time
---------------------------------------------------------------------------------------------
                                             17.815853   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.484155    0.020762    2.028532 ^ i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.028532   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.699099   19.845385   library setup time
                                             19.845385   data required time
---------------------------------------------------------------------------------------------
                                             19.845385   data required time
                                             -2.028532   data arrival time
---------------------------------------------------------------------------------------------
                                             17.816853   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.485727    0.032357    2.009384 ^ i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.009384   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.699443   19.827482   library setup time
                                             19.827482   data required time
---------------------------------------------------------------------------------------------
                                             19.827482   data required time
                                             -2.009384   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818098   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002507    0.000000    0.000000    1.000000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000026    0.000013    1.000013 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008100    0.099278    0.561138    1.561151 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.099278    0.000071    1.561222 ^ input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.490099    0.419520    1.980741 ^ input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.493140    0.032958    2.013700 ^ i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.013700   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.702221   19.831863   library setup time
                                             19.831863   data required time
---------------------------------------------------------------------------------------------
                                             19.831863   data required time
                                             -2.013700   data arrival time
---------------------------------------------------------------------------------------------
                                             17.818163   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.488732    0.107867    2.013657 ^ i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.013657   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.700897   19.833187   library setup time
                                             19.833187   data required time
---------------------------------------------------------------------------------------------
                                             19.833187   data required time
                                             -2.013657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819529   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002682    0.000000    0.000000    1.000000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000032    0.000016    1.000016 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008455    0.102134    0.563853    1.563869 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.102134    0.000085    1.563954 ^ input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.480595    0.444486    2.008440 ^ input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.482317    0.023764    2.032204 ^ i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.032204   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.698520   19.851952   library setup time
                                             19.851952   data required time
---------------------------------------------------------------------------------------------
                                             19.851952   data required time
                                             -2.032204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819748   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002415    0.000000    0.000000    1.000000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000025    0.000012    1.000012 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008111    0.099371    0.561226    1.561239 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099371    0.000071    1.561310 ^ input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.482866    0.446460    2.007770 ^ input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.484388    0.022475    2.030245 ^ i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.030245   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699272   19.851200   library setup time
                                             19.851200   data required time
---------------------------------------------------------------------------------------------
                                             19.851200   data required time
                                             -2.030245   data arrival time
---------------------------------------------------------------------------------------------
                                             17.820955   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002876    0.000000    0.000000    1.000000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000039    0.000020    1.000020 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008106    0.099328    0.561190    1.561210 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099328    0.000071    1.561281 ^ input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.491118    0.432766    1.994046 ^ input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.491875    0.017027    2.011074 ^ i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.011074   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.701762   19.832321   library setup time
                                             19.832321   data required time
---------------------------------------------------------------------------------------------
                                             19.832321   data required time
                                             -2.011074   data arrival time
---------------------------------------------------------------------------------------------
                                             17.821247   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.486927    0.105700    2.011490 ^ i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.011490   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.700286   19.833797   library setup time
                                             19.833797   data required time
---------------------------------------------------------------------------------------------
                                             19.833797   data required time
                                             -2.011490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822308   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002517    0.000000    0.000000    1.000000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000026    0.000013    1.000013 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008097    0.099255    0.561116    1.561129 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099255    0.000071    1.561199 ^ input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.482739    0.415828    1.977028 ^ input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.486203    0.034572    2.011599 ^ i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.011599   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.699703   19.834379   library setup time
                                             19.834379   data required time
---------------------------------------------------------------------------------------------
                                             19.834379   data required time
                                             -2.011599   data arrival time
---------------------------------------------------------------------------------------------
                                             17.822781   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.477479    0.097844    2.013842 ^ i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.013842   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.697088   19.836996   library setup time
                                             19.836996   data required time
---------------------------------------------------------------------------------------------
                                             19.836996   data required time
                                             -2.013842   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823154   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.477247    0.097546    2.013544 ^ i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.013544   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.697009   19.837074   library setup time
                                             19.837074   data required time
---------------------------------------------------------------------------------------------
                                             19.837074   data required time
                                             -2.013544   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823530   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.477006    0.097239    2.013237 ^ i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.013237   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.696928   19.837156   library setup time
                                             19.837156   data required time
---------------------------------------------------------------------------------------------
                                             19.837156   data required time
                                             -2.013237   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823919   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.458007    0.010283    1.989181 ^ i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.989181   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.688450   19.813765   library setup time
                                             19.813765   data required time
---------------------------------------------------------------------------------------------
                                             19.813765   data required time
                                             -1.989181   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824583   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.476442    0.096513    2.012511 ^ i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.012511   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.696736   19.837347   library setup time
                                             19.837347   data required time
---------------------------------------------------------------------------------------------
                                             19.837347   data required time
                                             -2.012511   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824835   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.469184    0.013397    2.008551 ^ i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.008551   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.693438   19.833488   library setup time
                                             19.833488   data required time
---------------------------------------------------------------------------------------------
                                             19.833488   data required time
                                             -2.008551   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824936   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.467233    0.012574    2.009127 ^ i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.009127   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.692730   19.834198   library setup time
                                             19.834198   data required time
---------------------------------------------------------------------------------------------
                                             19.834198   data required time
                                             -2.009127   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825069   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.458205    0.013176    1.992073 ^ i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.992073   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.688544   19.817307   library setup time
                                             19.817307   data required time
---------------------------------------------------------------------------------------------
                                             19.817307   data required time
                                             -1.992073   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825233   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.485022    0.103387    2.009178 ^ i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.009178   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.699641   19.834442   library setup time
                                             19.834442   data required time
---------------------------------------------------------------------------------------------
                                             19.834442   data required time
                                             -2.009178   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825266   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.485949    0.108353    2.024351 ^ i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.024351   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.700182   19.850288   library setup time
                                             19.850288   data required time
---------------------------------------------------------------------------------------------
                                             19.850288   data required time
                                             -2.024351   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825939   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.485858    0.108243    2.024241 ^ i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.024241   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.700152   19.850321   library setup time
                                             19.850321   data required time
---------------------------------------------------------------------------------------------
                                             19.850321   data required time
                                             -2.024241   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826080   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.485603    0.107934    2.023932 ^ i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.023932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.700065   19.850407   library setup time
                                             19.850407   data required time
---------------------------------------------------------------------------------------------
                                             19.850407   data required time
                                             -2.023932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826473   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.485187    0.107431    2.023429 ^ i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.023429   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699924   19.850548   library setup time
                                             19.850548   data required time
---------------------------------------------------------------------------------------------
                                             19.850548   data required time
                                             -2.023429   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827120   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.484714    0.106856    2.022854 ^ i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.022854   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699764   19.850708   library setup time
                                             19.850708   data required time
---------------------------------------------------------------------------------------------
                                             19.850708   data required time
                                             -2.022854   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827856   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.484458    0.106545    2.022543 ^ i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.022543   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699678   19.850794   library setup time
                                             19.850794   data required time
---------------------------------------------------------------------------------------------
                                             19.850794   data required time
                                             -2.022543   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828251   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.469520    0.016996    2.012151 ^ i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.012151   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.693647   19.840437   library setup time
                                             19.840437   data required time
---------------------------------------------------------------------------------------------
                                             19.840437   data required time
                                             -2.012151   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828287   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.484324    0.106382    2.022380 ^ i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.022380   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699633   19.850840   library setup time
                                             19.850840   data required time
---------------------------------------------------------------------------------------------
                                             19.850840   data required time
                                             -2.022380   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828459   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.482902    0.100780    2.006570 ^ i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.006570   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.698924   19.835159   library setup time
                                             19.835159   data required time
---------------------------------------------------------------------------------------------
                                             19.835159   data required time
                                             -2.006570   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828590   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.467535    0.015990    2.012543 ^ i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.012543   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.692926   19.841156   library setup time
                                             19.841156   data required time
---------------------------------------------------------------------------------------------
                                             19.841156   data required time
                                             -2.012543   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828613   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.474121    0.093499    2.009497 ^ i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.009497   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.695951   19.838133   library setup time
                                             19.838133   data required time
---------------------------------------------------------------------------------------------
                                             19.838133   data required time
                                             -2.009497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828636   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.484168    0.106191    2.022189 ^ i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.022189   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.699580   19.850893   library setup time
                                             19.850893   data required time
---------------------------------------------------------------------------------------------
                                             19.850893   data required time
                                             -2.022189   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828705   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.472258    0.091038    2.007036 ^ i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.007036   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.695320   19.838762   library setup time
                                             19.838762   data required time
---------------------------------------------------------------------------------------------
                                             19.838762   data required time
                                             -2.007036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831726   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.658212    0.128108    2.187085 ^ i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.187085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.508089   20.019655   library setup time
                                             20.019655   data required time
---------------------------------------------------------------------------------------------
                                             20.019655   data required time
                                             -2.187085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832569   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002873    0.000000    0.000000    1.000000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000037    0.000019    1.000019 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.099870    0.000072    1.561797 ^ input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.438474    0.442961    0.343994    1.905790 ^ input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.480277    0.097540    2.003331 ^ i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.003331   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.698035   19.836048   library setup time
                                             19.836048   data required time
---------------------------------------------------------------------------------------------
                                             19.836048   data required time
                                             -2.003331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832718   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.470127    0.021911    2.017065 ^ i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.017065   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.694007   19.850477   library setup time
                                             19.850477   data required time
---------------------------------------------------------------------------------------------
                                             19.850477   data required time
                                             -2.017065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833412   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.660357    0.131108    2.190085 ^ i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.190085   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.508190   20.023560   library setup time
                                             20.023560   data required time
---------------------------------------------------------------------------------------------
                                             20.023560   data required time
                                             -2.190085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833475   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.468126    0.021007    2.017560 ^ i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.017560   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.693281   19.851204   library setup time
                                             19.851204   data required time
---------------------------------------------------------------------------------------------
                                             19.851204   data required time
                                             -2.017560   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833645   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.476692    0.010709    1.996892 ^ i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.996892   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.696164   19.830763   library setup time
                                             19.830763   data required time
---------------------------------------------------------------------------------------------
                                             19.830763   data required time
                                             -1.996892   data arrival time
---------------------------------------------------------------------------------------------
                                             17.833872   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.470642    0.088870    2.004868 ^ i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.004868   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.694773   19.839310   library setup time
                                             19.839310   data required time
---------------------------------------------------------------------------------------------
                                             19.839310   data required time
                                             -2.004868   data arrival time
---------------------------------------------------------------------------------------------
                                             17.834442   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002906    0.000000    0.000000    1.000000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000037    0.000019    1.000019 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008175    0.099882    0.561718    1.561736 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.099882    0.000072    1.561808 ^ input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.468657    0.433346    1.995155 ^ input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.470193    0.022370    2.017524 ^ i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.017524   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.694119   19.856354   library setup time
                                             19.856354   data required time
---------------------------------------------------------------------------------------------
                                             19.856354   data required time
                                             -2.017524   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838829   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002865    0.000000    0.000000    1.000000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000038    0.000019    1.000019 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008214    0.100193    0.562013    1.562032 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.100193    0.000075    1.562107 ^ input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.466765    0.434446    1.996553 ^ input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.468209    0.021603    2.018156 ^ i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.018156   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.693399   19.857073   library setup time
                                             19.857073   data required time
---------------------------------------------------------------------------------------------
                                             19.857073   data required time
                                             -2.018156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838917   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002888    0.000000    0.000000    1.000000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000034    0.000017    1.000017 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008448    0.102074    0.563794    1.563811 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.102074    0.000088    1.563899 ^ input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.476385    0.422284    1.986184 ^ input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.476816    0.012626    1.998810 ^ i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.998810   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.696295   19.837790   library setup time
                                             19.837790   data required time
---------------------------------------------------------------------------------------------
                                             19.837790   data required time
                                             -1.998810   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838980   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002897    0.000000    0.000000    1.000000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000037    0.000019    1.000019 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008178    0.099901    0.561736    1.561755 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.099901    0.000072    1.561826 ^ input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.433660    0.440117    0.354172    1.915998 ^ input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.467888    0.085089    2.001087 ^ i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.001087   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.693841   19.840242   library setup time
                                             19.840242   data required time
---------------------------------------------------------------------------------------------
                                             19.840242   data required time
                                             -2.001087   data arrival time
---------------------------------------------------------------------------------------------
                                             17.839155   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.458067    0.011250    1.990147 ^ i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.990147   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.689403   19.837524   library setup time
                                             19.837524   data required time
---------------------------------------------------------------------------------------------
                                             19.837524   data required time
                                             -1.990147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.847378   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002348    0.000000    0.000000    1.000000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000023    0.000012    1.000012 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008687    0.104004    0.565614    1.565626 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.104004    0.000099    1.565725 ^ input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.457631    0.413172    1.978898 ^ input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.458194    0.013026    1.991924 ^ i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.991924   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.689535   19.844547   library setup time
                                             19.844547   data required time
---------------------------------------------------------------------------------------------
                                             19.844547   data required time
                                             -1.991924   data arrival time
---------------------------------------------------------------------------------------------
                                             17.852625   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.654712    0.123077    2.182054 ^ i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.182054   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.508606   20.035877   library setup time
                                             20.035877   data required time
---------------------------------------------------------------------------------------------
                                             20.035877   data required time
                                             -2.182054   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853825   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.656846    0.126165    2.185142 ^ i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.185142   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.508739   20.041735   library setup time
                                             20.041735   data required time
---------------------------------------------------------------------------------------------
                                             20.041735   data required time
                                             -2.185142   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856592   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.679851    0.193273    2.161298 ^ i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.161298   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.508842   20.018902   library setup time
                                             20.018902   data required time
---------------------------------------------------------------------------------------------
                                             20.018902   data required time
                                             -2.161298   data arrival time
---------------------------------------------------------------------------------------------
                                             17.857605   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.682053    0.195468    2.163492 ^ i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.163492   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.508945   20.022806   library setup time
                                             20.022806   data required time
---------------------------------------------------------------------------------------------
                                             20.022806   data required time
                                             -2.163492   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859312   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.635064    0.027921    2.135293 ^ i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.135293   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.507154   19.995060   library setup time
                                             19.995060   data required time
---------------------------------------------------------------------------------------------
                                             19.995060   data required time
                                             -2.135293   data arrival time
---------------------------------------------------------------------------------------------
                                             17.859768   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.635520    0.031127    2.138498 ^ i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.138498   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.507184   19.998669   library setup time
                                             19.998669   data required time
---------------------------------------------------------------------------------------------
                                             19.998669   data required time
                                             -2.138498   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860170   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.616111    0.079117    2.159087 ^ i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.159087   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.506624   20.021120   library setup time
                                             20.021120   data required time
---------------------------------------------------------------------------------------------
                                             20.021120   data required time
                                             -2.159087   data arrival time
---------------------------------------------------------------------------------------------
                                             17.862032   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.617208    0.081628    2.161598 ^ i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.161598   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.506688   20.025061   library setup time
                                             20.025061   data required time
---------------------------------------------------------------------------------------------
                                             20.025061   data required time
                                             -2.161598   data arrival time
---------------------------------------------------------------------------------------------
                                             17.863464   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.622821    0.029196    2.126190 ^ i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.126190   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.506742   19.999111   library setup time
                                             19.999111   data required time
---------------------------------------------------------------------------------------------
                                             19.999111   data required time
                                             -2.126190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872921   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.622300    0.025253    2.122247 ^ i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.122247   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.506709   19.995504   library setup time
                                             19.995504   data required time
---------------------------------------------------------------------------------------------
                                             19.995504   data required time
                                             -2.122247   data arrival time
---------------------------------------------------------------------------------------------
                                             17.873259   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.636582    0.037465    2.144837 ^ i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.144837   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.507336   20.020407   library setup time
                                             20.020407   data required time
---------------------------------------------------------------------------------------------
                                             20.020407   data required time
                                             -2.144837   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875570   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.637117    0.040245    2.147617 ^ i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.147617   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.507381   20.024368   library setup time
                                             20.024368   data required time
---------------------------------------------------------------------------------------------
                                             20.024368   data required time
                                             -2.147617   data arrival time
---------------------------------------------------------------------------------------------
                                             17.876751   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.625967    0.045859    2.142853 ^ i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.142853   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.506966   20.020777   library setup time
                                             20.020777   data required time
---------------------------------------------------------------------------------------------
                                             20.020777   data required time
                                             -2.142853   data arrival time
---------------------------------------------------------------------------------------------
                                             17.877924   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.610793    0.031919    2.117777 ^ i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.117777   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.506309   19.995905   library setup time
                                             19.995905   data required time
---------------------------------------------------------------------------------------------
                                             19.995905   data required time
                                             -2.117777   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878126   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.611330    0.035081    2.120940 ^ i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.120940   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.506342   19.999510   library setup time
                                             19.999510   data required time
---------------------------------------------------------------------------------------------
                                             19.999510   data required time
                                             -2.120940   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878571   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.675064    0.188462    2.156487 ^ i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.156487   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.509314   20.035170   library setup time
                                             20.035170   data required time
---------------------------------------------------------------------------------------------
                                             20.035170   data required time
                                             -2.156487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878683   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.626722    0.048960    2.145953 ^ i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.145953   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.507019   20.024731   library setup time
                                             20.024731   data required time
---------------------------------------------------------------------------------------------
                                             20.024731   data required time
                                             -2.145953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.878778   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.608329    0.033365    2.115794 ^ i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.115794   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.506223   19.995991   library setup time
                                             19.995991   data required time
---------------------------------------------------------------------------------------------
                                             19.995991   data required time
                                             -2.115794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880198   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.608857    0.036328    2.118757 ^ i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.118757   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.506256   19.999596   library setup time
                                             19.999596   data required time
---------------------------------------------------------------------------------------------
                                             19.999596   data required time
                                             -2.118757   data arrival time
---------------------------------------------------------------------------------------------
                                             17.880838   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.677298    0.190715    2.158739 ^ i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.158739   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.509450   20.041021   library setup time
                                             20.041021   data required time
---------------------------------------------------------------------------------------------
                                             20.041021   data required time
                                             -2.158739   data arrival time
---------------------------------------------------------------------------------------------
                                             17.882282   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.602526    0.035091    2.115061 ^ i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.115061   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.506036   19.999815   library setup time
                                             19.999815   data required time
---------------------------------------------------------------------------------------------
                                             19.999815   data required time
                                             -2.115061   data arrival time
---------------------------------------------------------------------------------------------
                                             17.884756   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.634899    0.026653    2.134025 ^ i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.134025   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.507766   20.019159   library setup time
                                             20.019159   data required time
---------------------------------------------------------------------------------------------
                                             20.019159   data required time
                                             -2.134025   data arrival time
---------------------------------------------------------------------------------------------
                                             17.885136   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.601781    0.030656    2.110626 ^ i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.110626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.505995   19.996218   library setup time
                                             19.996218   data required time
---------------------------------------------------------------------------------------------
                                             19.996218   data required time
                                             -2.110626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.885593   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.614312    0.048777    2.134635 ^ i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.134635   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.506561   20.021183   library setup time
                                             20.021183   data required time
---------------------------------------------------------------------------------------------
                                             20.021183   data required time
                                             -2.134635   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886547   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.635696    0.032278    2.139649 ^ i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.139649   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.507851   20.026232   library setup time
                                             20.026232   data required time
---------------------------------------------------------------------------------------------
                                             20.026232   data required time
                                             -2.139649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.886581   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.612267    0.051207    2.133637 ^ i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.133637   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.506490   20.021255   library setup time
                                             20.021255   data required time
---------------------------------------------------------------------------------------------
                                             20.021255   data required time
                                             -2.133637   data arrival time
---------------------------------------------------------------------------------------------
                                             17.887617   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.615071    0.051644    2.137502 ^ i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.137502   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.506614   20.025135   library setup time
                                             20.025135   data required time
---------------------------------------------------------------------------------------------
                                             20.025135   data required time
                                             -2.137502   data arrival time
---------------------------------------------------------------------------------------------
                                             17.887632   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.613138    0.054312    2.136742 ^ i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.136742   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.506546   20.025204   library setup time
                                             20.025204   data required time
---------------------------------------------------------------------------------------------
                                             20.025204   data required time
                                             -2.136742   data arrival time
---------------------------------------------------------------------------------------------
                                             17.888460   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.636732    0.038267    2.145639 ^ i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.145639   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.507980   20.036503   library setup time
                                             20.036503   data required time
---------------------------------------------------------------------------------------------
                                             20.036503   data required time
                                             -2.145639   data arrival time
---------------------------------------------------------------------------------------------
                                             17.890865   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.590556    0.026086    2.105351 ^ i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.105351   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.505605   19.996609   library setup time
                                             19.996609   data required time
---------------------------------------------------------------------------------------------
                                             19.996609   data required time
                                             -2.105351   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891258   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.591014    0.029294    2.108559 ^ i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.108559   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.505635   20.000217   library setup time
                                             20.000217   data required time
---------------------------------------------------------------------------------------------
                                             20.000217   data required time
                                             -2.108559   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891659   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.622591    0.027533    2.124526 ^ i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.124526   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.507338   20.019588   library setup time
                                             20.019588   data required time
---------------------------------------------------------------------------------------------
                                             20.019588   data required time
                                             -2.124526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.895061   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002016    0.000000    0.000000    1.000000 ^ wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000015    0.000008    1.000008 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008023    0.101568    0.560591    1.560599 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.101568    0.000032    1.560630 ^ input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.633273    0.546741    2.107372 ^ input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.636831    0.038785    2.146156 ^ i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.146156   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.508042   20.042431   library setup time
                                             20.042431   data required time
---------------------------------------------------------------------------------------------
                                             20.042431   data required time
                                             -2.146156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.896273   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.623143    0.031367    2.128360 ^ i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.128360   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.507415   20.026669   library setup time
                                             20.026669   data required time
---------------------------------------------------------------------------------------------
                                             20.026669   data required time
                                             -2.128360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898310   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.593940    0.044250    2.123516 ^ i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.123516   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.505852   20.021893   library setup time
                                             20.021893   data required time
---------------------------------------------------------------------------------------------
                                             20.021893   data required time
                                             -2.123516   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898376   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.624898    0.041036    2.138029 ^ i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.138029   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.507569   20.036915   library setup time
                                             20.036915   data required time
---------------------------------------------------------------------------------------------
                                             20.036915   data required time
                                             -2.138029   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898886   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.594607    0.046947    2.126212 ^ i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.126212   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.505901   20.025848   library setup time
                                             20.025848   data required time
---------------------------------------------------------------------------------------------
                                             20.025848   data required time
                                             -2.126212   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899635   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002915    0.000000    0.000000    1.000000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000037    0.000019    1.000019 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008181    0.099932    0.561765    1.561784 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.099932    0.000072    1.561856 ^ input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.620823    0.535137    2.096993 ^ input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.625590    0.044221    2.141215 ^ i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.141215   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.507651   20.042822   library setup time
                                             20.042822   data required time
---------------------------------------------------------------------------------------------
                                             20.042822   data required time
                                             -2.141215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901606   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.612815    0.042513    2.128371 ^ i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.128371   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.507148   20.037336   library setup time
                                             20.037336   data required time
---------------------------------------------------------------------------------------------
                                             20.037336   data required time
                                             -2.128371   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908966   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.609813    0.024980    2.110838 ^ i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.110838   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.506893   20.020033   library setup time
                                             20.020033   data required time
---------------------------------------------------------------------------------------------
                                             20.020033   data required time
                                             -2.110838   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909195   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.610627    0.044732    2.127161 ^ i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.127161   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.507072   20.037413   library setup time
                                             20.037413   data required time
---------------------------------------------------------------------------------------------
                                             20.037413   data required time
                                             -2.127161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910252   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.607386    0.027145    2.109575 ^ i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.109575   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.506809   20.020117   library setup time
                                             20.020117   data required time
---------------------------------------------------------------------------------------------
                                             20.020117   data required time
                                             -2.109575   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910543   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.614652    0.025305    2.084282 ^ i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.084282   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.506443   19.995771   library setup time
                                             19.995771   data required time
---------------------------------------------------------------------------------------------
                                             19.995771   data required time
                                             -2.084282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911489   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.562039    0.032628    2.085909 ^ i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.085909   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.504612   19.997602   library setup time
                                             19.997602   data required time
---------------------------------------------------------------------------------------------
                                             19.997602   data required time
                                             -2.085909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911692   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.615034    0.028465    2.087442 ^ i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.087442   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.506471   19.999380   library setup time
                                             19.999380   data required time
---------------------------------------------------------------------------------------------
                                             19.999380   data required time
                                             -2.087442   data arrival time
---------------------------------------------------------------------------------------------
                                             17.911940   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.613472    0.045377    2.131235 ^ i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.131235   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.507229   20.043242   library setup time
                                             20.043242   data required time
---------------------------------------------------------------------------------------------
                                             20.043242   data required time
                                             -2.131235   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912006   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.562635    0.035753    2.089034 ^ i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.089034   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.504647   20.001205   library setup time
                                             20.001205   data required time
---------------------------------------------------------------------------------------------
                                             20.001205   data required time
                                             -2.089034   data arrival time
---------------------------------------------------------------------------------------------
                                             17.912172   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.611326    0.047607    2.130037 ^ i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.130037   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.507155   20.043318   library setup time
                                             20.043318   data required time
---------------------------------------------------------------------------------------------
                                             20.043318   data required time
                                             -2.130037   data arrival time
---------------------------------------------------------------------------------------------
                                             17.913280   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.601034    0.025305    2.105275 ^ i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.105275   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.506588   20.020338   library setup time
                                             20.020338   data required time
---------------------------------------------------------------------------------------------
                                             20.020338   data required time
                                             -2.105275   data arrival time
---------------------------------------------------------------------------------------------
                                             17.915064   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002946    0.000000    0.000000    1.000000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000038    0.000019    1.000019 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008177    0.099899    0.561734    1.561753 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.099899    0.000072    1.561825 ^ input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.608345    0.524034    2.085858 ^ input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.609828    0.025109    2.110967 ^ i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.110967   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.506951   20.027132   library setup time
                                             20.027132   data required time
---------------------------------------------------------------------------------------------
                                             20.027132   data required time
                                             -2.110967   data arrival time
---------------------------------------------------------------------------------------------
                                             17.916164   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.590188    0.023148    2.102413 ^ i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.102413   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.506210   20.020716   library setup time
                                             20.020716   data required time
---------------------------------------------------------------------------------------------
                                             20.020716   data required time
                                             -2.102413   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918304   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.601529    0.028979    2.108948 ^ i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.108948   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.506662   20.027420   library setup time
                                             20.027420   data required time
---------------------------------------------------------------------------------------------
                                             20.027420   data required time
                                             -2.108948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918472   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.592741    0.038890    2.118155 ^ i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.118155   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.506450   20.038034   library setup time
                                             20.038034   data required time
---------------------------------------------------------------------------------------------
                                             20.038034   data required time
                                             -2.118155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.919880   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002891    0.000000    0.000000    1.000000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000037    0.000019    1.000019 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.099870    0.000072    1.561797 ^ input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.605638    0.520633    2.082430 ^ input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.607063    0.024613    2.107043 ^ i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.107043   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.506855   20.027229   library setup time
                                             20.027229   data required time
---------------------------------------------------------------------------------------------
                                             20.027229   data required time
                                             -2.107043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.920185   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.590623    0.026581    2.105847 ^ i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.105847   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.506283   20.027800   library setup time
                                             20.027800   data required time
---------------------------------------------------------------------------------------------
                                             20.027800   data required time
                                             -2.105847   data arrival time
---------------------------------------------------------------------------------------------
                                             17.921955   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.565356    0.047276    2.100557 ^ i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.100557   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.504857   20.022886   library setup time
                                             20.022886   data required time
---------------------------------------------------------------------------------------------
                                             20.022886   data required time
                                             -2.100557   data arrival time
---------------------------------------------------------------------------------------------
                                             17.922329   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002669    0.000000    0.000000    1.000000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000030    0.000015    1.000015 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008507    0.102547    0.564242    1.564257 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.102547    0.000089    1.564346 ^ input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.588884    0.514919    2.079265 ^ input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.593341    0.041667    2.120932 ^ i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.120932   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.506529   20.043943   library setup time
                                             20.043943   data required time
---------------------------------------------------------------------------------------------
                                             20.043943   data required time
                                             -2.120932   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923012   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.602539    0.104941    2.072965 ^ i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.072965   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.506022   19.996191   library setup time
                                             19.996191   data required time
---------------------------------------------------------------------------------------------
                                             19.996191   data required time
                                             -2.072965   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923225   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.566071    0.049834    2.103116 ^ i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.103116   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.504908   20.026842   library setup time
                                             20.026842   data required time
---------------------------------------------------------------------------------------------
                                             20.026842   data required time
                                             -2.103116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.923725   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.604414    0.107559    2.075583 ^ i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.075583   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.506101   19.999750   library setup time
                                             19.999750   data required time
---------------------------------------------------------------------------------------------
                                             19.999750   data required time
                                             -2.075583   data arrival time
---------------------------------------------------------------------------------------------
                                             17.924166   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.602099    0.032634    2.112604 ^ i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.112604   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.506775   20.037708   library setup time
                                             20.037708   data required time
---------------------------------------------------------------------------------------------
                                             20.037708   data required time
                                             -2.112604   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925106   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002383    0.000000    0.000000    1.000000 ^ wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000024    0.000012    1.000012 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008549    0.102891    0.564561    1.564573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.102891    0.000097    1.564670 ^ input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.599526    0.515299    2.079970 ^ input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.602465    0.034749    2.114719 ^ i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.114719   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.506846   20.043627   library setup time
                                             20.043627   data required time
---------------------------------------------------------------------------------------------
                                             20.043627   data required time
                                             -2.114719   data arrival time
---------------------------------------------------------------------------------------------
                                             17.928907   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.541553    0.025957    2.068626 ^ i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.068626   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.503899   19.998314   library setup time
                                             19.998314   data required time
---------------------------------------------------------------------------------------------
                                             19.998314   data required time
                                             -2.068626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929689   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.541837    0.027821    2.070490 ^ i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.070490   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.503924   20.001928   library setup time
                                             20.001928   data required time
---------------------------------------------------------------------------------------------
                                             20.001928   data required time
                                             -2.070490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931438   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.614699    0.025715    2.084692 ^ i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.084692   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.507063   20.019863   library setup time
                                             20.019863   data required time
---------------------------------------------------------------------------------------------
                                             20.019863   data required time
                                             -2.084692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.935171   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.415686    0.078126    2.087634 v i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.087634   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041810   20.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.502214   clock uncertainty
                                  0.000000   20.502214   clock reconvergence pessimism
                                 -0.478129   20.024084   library setup time
                                             20.024084   data required time
---------------------------------------------------------------------------------------------
                                             20.024084   data required time
                                             -2.087634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936451   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.417704    0.080924    2.090432 v i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.090432   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045448   20.755852 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.505852   clock uncertainty
                                  0.000000   20.505852   clock reconvergence pessimism
                                 -0.478725   20.027126   library setup time
                                             20.027126   data required time
---------------------------------------------------------------------------------------------
                                             20.027126   data required time
                                             -2.090432   data arrival time
---------------------------------------------------------------------------------------------
                                             17.936697   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.544844    0.042494    2.085163 ^ i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.085163   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.504143   20.023600   library setup time
                                             20.023600   data required time
---------------------------------------------------------------------------------------------
                                             20.023600   data required time
                                             -2.085163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938437   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002885    0.000000    0.000000    1.000000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000037    0.000019    1.000019 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.099870    0.000072    1.561797 ^ input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.613324    0.497180    2.058977 ^ input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.615125    0.029159    2.088136 ^ i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.088136   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.507136   20.026947   library setup time
                                             20.026947   data required time
---------------------------------------------------------------------------------------------
                                             20.026947   data required time
                                             -2.088136   data arrival time
---------------------------------------------------------------------------------------------
                                             17.938812   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.545429    0.044753    2.087422 ^ i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.087422   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.504190   20.027559   library setup time
                                             20.027559   data required time
---------------------------------------------------------------------------------------------
                                             20.027559   data required time
                                             -2.087422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.940138   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.560984    0.026054    2.079335 ^ i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.079335   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.505194   20.021732   library setup time
                                             20.021732   data required time
---------------------------------------------------------------------------------------------
                                             20.021732   data required time
                                             -2.079335   data arrival time
---------------------------------------------------------------------------------------------
                                             17.942396   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.563959    0.041794    2.095076 ^ i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.095076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.505448   20.039036   library setup time
                                             20.039036   data required time
---------------------------------------------------------------------------------------------
                                             20.039036   data required time
                                             -2.095076   data arrival time
---------------------------------------------------------------------------------------------
                                             17.943960   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.564424    0.043701    2.096982 ^ i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.096982   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.505522   20.044949   library setup time
                                             20.044949   data required time
---------------------------------------------------------------------------------------------
                                             20.044949   data required time
                                             -2.096982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.947968   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.601781    0.103865    2.071889 ^ i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.071889   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.506614   20.020313   library setup time
                                             20.020313   data required time
---------------------------------------------------------------------------------------------
                                             20.020313   data required time
                                             -2.071889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.948423   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.422731    0.087626    2.097134 v i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.097134   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340   20.777742 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.527744   clock uncertainty
                                  0.000000   20.527744   clock reconvergence pessimism
                                 -0.480291   20.047453   library setup time
                                             20.047453   data required time
---------------------------------------------------------------------------------------------
                                             20.047453   data required time
                                             -2.097134   data arrival time
---------------------------------------------------------------------------------------------
                                             17.950319   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.424371    0.089743    2.099251 v i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.099251   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031   20.180546 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857   20.710403 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071346   20.781748 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.531750   clock uncertainty
                                  0.000000   20.531750   clock reconvergence pessimism
                                 -0.480790   20.050959   library setup time
                                             20.050959   data required time
---------------------------------------------------------------------------------------------
                                             20.050959   data required time
                                             -2.099251   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951708   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002464    0.000000    0.000000    1.000000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000025    0.000013    1.000013 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008127    0.099498    0.561347    1.561360 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.099498    0.000071    1.561431 ^ input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.569880    0.406594    1.968025 ^ input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.604232    0.107306    2.075331 ^ i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.075331   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.506756   20.027327   library setup time
                                             20.027327   data required time
---------------------------------------------------------------------------------------------
                                             20.027327   data required time
                                             -2.075331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.951994   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002933    0.000000    0.000000    1.000000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000039    0.000019    1.000019 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008246    0.100450    0.562259    1.562278 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100450    0.000072    1.562351 ^ input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.559234    0.490930    2.053281 ^ input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.560298    0.020510    2.073791 ^ i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.073791   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.505228   20.028856   library setup time
                                             20.028856   data required time
---------------------------------------------------------------------------------------------
                                             20.028856   data required time
                                             -2.073791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.955063   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.543870    0.038415    2.081084 ^ i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.081084   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.504749   20.039736   library setup time
                                             20.039736   data required time
---------------------------------------------------------------------------------------------
                                             20.039736   data required time
                                             -2.081084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.958652   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.540759    0.019682    2.062351 ^ i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.062351   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.504490   20.022436   library setup time
                                             20.022436   data required time
---------------------------------------------------------------------------------------------
                                             20.022436   data required time
                                             -2.062351   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960085   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.544350    0.040480    2.083149 ^ i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.083149   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.504824   20.045647   library setup time
                                             20.045647   data required time
---------------------------------------------------------------------------------------------
                                             20.045647   data required time
                                             -2.083149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.962498   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002895    0.000000    0.000000    1.000000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000037    0.000019    1.000019 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.008174    0.099870    0.561707    1.561725 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099870    0.000072    1.561797 ^ input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.539737    0.480872    2.042669 ^ input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.540931    0.021221    2.063890 ^ i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.063890   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.504554   20.029531   library setup time
                                             20.029531   data required time
---------------------------------------------------------------------------------------------
                                             20.029531   data required time
                                             -2.063890   data arrival time
---------------------------------------------------------------------------------------------
                                             17.965641   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.411940    0.072722    2.082229 v i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.082229   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217   20.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.526926   clock uncertainty
                                  0.000000   20.526926   clock reconvergence pessimism
                                 -0.477666   20.049261   library setup time
                                             20.049261   data required time
---------------------------------------------------------------------------------------------
                                             20.049261   data required time
                                             -2.082229   data arrival time
---------------------------------------------------------------------------------------------
                                             17.967031   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.419484    0.083338    2.092845 v i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.092845   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774   20.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.544483   clock uncertainty
                                  0.000000   20.544483   clock reconvergence pessimism
                                 -0.479993   20.064491   library setup time
                                             20.064491   data required time
---------------------------------------------------------------------------------------------
                                             20.064491   data required time
                                             -2.092845   data arrival time
---------------------------------------------------------------------------------------------
                                             17.971645   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002332    0.000000    0.000000    1.000000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000021    0.000010    1.000010 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.050993    0.515302    1.515312 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050993    0.000009    1.515321 ^ input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.044283    0.140513    0.207139    1.722460 ^ input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.140523    0.001299    1.723759 ^ _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.603977    0.389295    0.285748    2.009507 v _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.400308    0.052469    2.061976 v i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.061976   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762   20.800470 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.550472   clock uncertainty
                                  0.000000   20.550472   clock reconvergence pessimism
                                 -0.474519   20.075953   library setup time
                                             20.075953   data required time
---------------------------------------------------------------------------------------------
                                             20.075953   data required time
                                             -2.061976   data arrival time
---------------------------------------------------------------------------------------------
                                             18.013977   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.392517    0.026882    2.014076 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.014076   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088374   20.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                 -0.250000   20.534084   clock uncertainty
                                  0.000000   20.534084   clock reconvergence pessimism
                                 -0.494746   20.039337   library setup time
                                             20.039337   data required time
---------------------------------------------------------------------------------------------
                                             20.039337   data required time
                                             -2.014076   data arrival time
---------------------------------------------------------------------------------------------
                                             18.025261   slack (MET)


Startpoint: wbs_stb_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002654    0.000000    0.000000    1.000000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.000022    0.000011    1.000011 ^ input52/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.074091    0.225105    0.241397    1.241408 ^ input52/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net52 (net)
                      0.226395    0.013829    1.255238 ^ _378_/B (sky130_fd_sc_hd__and2_2)
     3    0.042283    0.220176    0.320689    1.575927 ^ _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.220380    0.004117    1.580044 ^ _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.580044   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.670444    0.085077   20.780787 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.530787   clock uncertainty
                                  0.000000   20.530787   clock reconvergence pessimism
                                 -0.021707   20.509079   library setup time
                                             20.509079   data required time
---------------------------------------------------------------------------------------------
                                             20.509079   data required time
                                             -1.580044   data arrival time
---------------------------------------------------------------------------------------------
                                             18.929035   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (recovery check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001972    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000015    0.000008    1.000008 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.050931    0.525016    1.525023 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.050931    0.000007    1.525031 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.009629    0.062454    0.121200    1.646231 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.062455    0.000320    1.646550 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.015642    0.076805    0.088539    1.735090 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.076815    0.000717    1.735806 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.735806   data arrival time

                                 20.000000   20.000000   clock wb_clk_i (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.126305    0.000000    0.000000   20.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777   20.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168738   20.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811   20.183327 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512383   20.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.670444    0.085077   20.780787 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   20.530787   clock uncertainty
                                  0.000000   20.530787   clock reconvergence pessimism
                                  0.383641   20.914429   library recovery time
                                             20.914429   data required time
---------------------------------------------------------------------------------------------
                                             20.914429   data required time
                                             -1.735806   data arrival time
---------------------------------------------------------------------------------------------
                                             19.178621   slack (MET)



