---
layout: default
title: ä»˜éŒ²A-7ï¼šãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³é…ç·šãƒ—ãƒ­ã‚»ã‚¹ã®è©³ç´°ã¨æ¯”è¼ƒ
---

---

# ğŸ“ ä»˜éŒ²A-7ï¼šãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³é…ç·šãƒ—ãƒ­ã‚»ã‚¹ã®è©³ç´°ã¨æ¯”è¼ƒ  
# ğŸ“ Appendix A-7: Dual Damascene Interconnect Process and Comparison

---

## ğŸ§­ ç›®çš„ï½œObjective

æœ¬ä»˜éŒ²ã§ã¯ã€**ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³ï¼ˆDual Damasceneï¼‰**ãƒ—ãƒ­ã‚»ã‚¹ã®è©³ç´°ãƒ•ãƒ­ãƒ¼ã‚’ä¸­å¿ƒã«ã€  
å¾“æ¥ã®**Al/Wãƒ—ãƒ©ã‚°é…ç·š**ã¨ã®æ¯”è¼ƒã‚’é€šã˜ã¦ã€é…ç·šæŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†çš„å„ªä½æ€§ã‚’æ˜ç¢ºåŒ–ã—ã¾ã™ã€‚

> This appendix outlines the **dual damascene process flow**, comparing it with **traditional Al/W plug schemes**,  
> highlighting improvements in resistance, capacitance, electromigration (EM) lifetime, and integration efficiency.

---

## ğŸ› ï¸ ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³ãƒ—ãƒ­ã‚»ã‚¹è©³ç´°ãƒ•ãƒ­ãƒ¼ï½œDual Damascene Process Flow

| å·¥ç¨‹No. | å·¥ç¨‹å / Step                      | å†…å®¹ / Description |
|--------|-----------------------------------|---------------------|
| â‘       | ULKå±¤ã®å †ç© / ULK Deposition      | å±¤é–“çµ¶ç¸è†œï¼ˆLow-kï¼‰ã‚’CVDã§å½¢æˆ<br>Low-k dielectric (e.g., SiOC) is deposited by CVD |
| â‘¡      | ãƒ“ã‚¢ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆ / Via Lithography | VIAç”¨ãƒ¬ã‚¸ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’æç”»ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°<br>First lithography to define via |
| â‘¢      | ãƒˆãƒ¬ãƒ³ãƒå½¢æˆ / Trench Lithography | é…ç·šãƒˆãƒ¬ãƒ³ãƒã‚’ä¸Šå±¤ã«å½¢æˆã€ãƒ“ã‚¢ã¨é€£çµ<br>Second lithography to define trench over via |
| â‘£      | ãƒãƒªã‚¢å±¤å½¢æˆ / Barrier Deposition | Cuæ‹¡æ•£é˜²æ­¢ç”¨ã®ãƒãƒªã‚¢å±¤ï¼ˆTa/TaNãªã©ï¼‰<br>Sputtered Ta/TaN barrier for Cu diffusion block |
| â‘¤      | ã‚·ãƒ¼ãƒ‰å±¤å †ç© / Seed Layer Deposition | Cuãƒ¡ãƒƒã‚­å°é›»å±¤ã‚’å½¢æˆï¼ˆPVDï¼‰<br>Cu seed layer by PVD |
| â‘¥      | Cué›»è§£ã‚ã£ã / Cu Electroplating   | ãƒ“ã‚¢ï¼‹ãƒˆãƒ¬ãƒ³ãƒã‚’Cuã§å……å¡«ï¼ˆECPï¼‰<br>Cu is electroplated into via and trench |
| â‘¦      | CMPç ”ç£¨ / CMP Planarization        | éå‰°Cu/ãƒãƒªã‚¢ã‚’CMPã§é™¤å»ãƒ»å¹³å¦åŒ–<br>CMP removes excess Cu/barrier and flattens the surface |
| â‘§      | æ¬¡å±¤å·¥ç¨‹ã¸ / Next ILD Formation    | M1â†’M2ãªã©ä¸Šå±¤ã¸é€²ã‚€<br>Move to next interlayer dielectric |

> ğŸ“Œ Dual patterning of **via + trench**, followed by Cu electroplating and CMP,  
> enables high-density, low-RC interconnects suitable for advanced SoCs.

---

## ğŸ§ª é…ç·šç‰¹æ€§æ¯”è¼ƒè¡¨ï½œComparison: Al/W Plug vs Cu/ULK

| ç‰¹æ€§ / Property                  | Alé…ç·š + Wãƒ—ãƒ©ã‚° / Al + W Plug                        | Cué…ç·š + ULK / Cu + ULK (Dual Damascene)                        |
|----------------------------------|--------------------------------------------------------|------------------------------------------------------------------|
| é…ç·šæŠµæŠ—ç‡ / Line Resistivity   | ç´„ **2.7 Î¼Î©Â·cm**ï¼ˆAlï¼‰                                 | ç´„ **1.7 Î¼Î©Â·cm**ï¼ˆCuï¼‰                                           |
| ãƒ—ãƒ©ã‚°æŠµæŠ— / Plug Resistance    | é«˜ã„ï¼ˆWã¯æŠµæŠ—å¤§ã€æ¥ç¶šéƒ¨ã§ã®å¯„ä¸ãŒé¡•è‘—ï¼‰<br>High due to high resistivity of W | ä¸€ä½“å½¢æˆã«ã‚ˆã‚Š**ä½æ¸›**<br>Unified structure reduces resistance |
| å±¤é–“èª˜é›»ç‡ / Dielectric Constant | ç´„ **k = 4.0ã€œ4.2**ï¼ˆSiOâ‚‚ç³»ï¼‰                          | ç´„ **k = 2.5ã€œ3.0**ï¼ˆULKï¼šSiOC, SiLK, CDOç­‰ï¼‰                    |
| RCé…å»¶ / RC Delay                | **å¤§ãã„ï¼ˆRâ†‘, Câ†‘ï¼‰**                                  | **å°ã•ã„ï¼ˆRâ†“, Câ†“ï¼‰â†’ é«˜é€ŸåŒ–**                                   |
| EMè€æ€§ / EM Lifetime             | ä¸­ç¨‹åº¦ï¼ˆAlã¯Cuã‚ˆã‚Šå¼±ã„ï¼‰<br>Moderate                  | **å„ªã‚Œã‚‹ï¼ˆé•·å¯¿å‘½ï¼‰**<br>Excellent EM resistance                 |
| ãƒ“ã‚¢æ§‹é€  / Via Formation         | Wãƒ—ãƒ©ã‚°ã¨Alé…ç·šã¯**åˆ¥å·¥ç¨‹**<br>Two-step               | **ä¸€æ‹¬å½¢æˆ**ï¼ˆVia+TrenchåŒæ™‚ï¼‰<br>Single-step (dual patterning) |
| å¹³å¦åŒ– / Planarization           | CMPä¸è¦ãªå ´åˆã‚‚ã‚ã‚Š<br>Sometimes etch-back only       | **CMPå¿…é ˆ**<br>CMP is mandatory for Cu                          |
| å®Ÿè£…ãƒ—ãƒ­ã‚»ã‚¹ / Process Scheme   | å¤šæ®µãƒ—ãƒ­ã‚»ã‚¹ï¼ˆãƒ—ãƒ©ã‚°+é…ç·šï¼‰<br>Separate plug + metal  | **ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³**<br>Dual Damascene integration             |
| æ¡ç”¨ãƒãƒ¼ãƒ‰ / Node Adoption       | 0.35Âµmã€œ0.18Âµmï¼š**å›½å†…ãƒ­ã‚¸ãƒƒã‚¯ä¸»æµ**<br>0.35â€“0.18Âµm mainstream in Japan | 0.13Âµmä»¥é™ã®**å…ˆç«¯ãƒ•ã‚¡ãƒ–é™å®š**<br>Advanced nodes (0.13Âµmâ€“45nm+) |
| å‚™è€ƒ / Notes                     | **è¨­å‚™ãƒ»ã‚³ã‚¹ãƒˆã«å„ªã‚Œã‚‹**ï¼ˆCMPä¸è¦ï¼‰<br>Cost-effective | **è¨­å‚™ãƒ»CMPæ¡ä»¶ãŒå³ã—ã„**<br>Needs CMP, high integration cost |

> ğŸ” å›½å†…ã§ã¯Cu/ULKå°å…¥ã¯é™å®šçš„ã§ã€å¤šãã¯Al/Wãƒ—ãƒ©ã‚°ã‚’ç¶™ç¶šæ¡ç”¨ã€‚  
> â†’ å›½å†…è¨­è¨ˆæ•™è‚²ã§ã¯**Al/Wã§ã‚‚ååˆ†ãªç†è§£ãŒå¯èƒ½**ã€‚

---

## ğŸ§  æŠ€è¡“é€²åŒ–ã®æ„ç¾©ï½œWhy Dual Damascene Matters

- ğŸ“‰ **RCé…å»¶ã®ä½æ¸›** â†’ ã‚¯ãƒ­ãƒƒã‚¯é«˜é€ŸåŒ–ï¼ˆGHzä¸–ä»£ï¼‰
- ğŸ”‹ **ä½æ¶ˆè²»é›»åŠ›åŒ–** â†’ Cã®å‰Šæ¸›ã«ã‚ˆã‚Šå……æ”¾é›»æå¤±ã‚’ä½æ¸›
- ğŸ§± **å¤šå±¤é…ç·šï¼ˆM6, M8, M10ï¼‰ã«å¯¾å¿œ**
- ğŸ’ª **EMä¿¡é ¼æ€§ã®å‘ä¸Š** â†’ é«˜ä¿¡é ¼ãƒ»é•·å¯¿å‘½LSI

> Dual damascene is essential for **modern SoC performance**,  
> enabling faster, denser, and more reliable interconnect schemes.

---

## ğŸ–¼ï¸ å›³è§£å€™è£œï¼ˆåˆ¥é€”ï¼‰ï½œSuggested Visuals (TBD)

| å›³ç•ªå· | å†…å®¹ / Description |
|--------|--------------------|
| Fig.1  | ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒã‚·ãƒ³å·¥ç¨‹æ–­é¢å›³ï¼ˆVia + Trenchï¼‰ |
| Fig.2  | Cué…ç·šã¨Alé…ç·šã®RCãƒ¢ãƒ‡ãƒ«æ¯”è¼ƒ               |
| Fig.3  | EMç ´å£Šä¾‹ã¨Cu/Alã®å¯¿å‘½å·®æ¯”è¼ƒ                |
| Fig.4  | CMPæ–­é¢æ§‹é€ ï¼ˆCu/ULKä¸Šã®ç ”ç£¨ä¾‹ï¼‰            |

---

## ğŸ“˜ é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Links

- [3.3 é…ç·šãƒ»CMPãƒ»RCé…å»¶ã®æŠ€è¡“é€²åŒ–ã¨è¨­è¨ˆå½±éŸ¿](../3.3_interconnect_and_litho.md)
- [A-3ï¼š0.13Âµm ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼](./0.13um_Logic_ProcessFlow.md)
- [A-4ï¼š90nm ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆNiSi, Strained-Siç­‰ï¼‰](./0.09um_Logic_ProcessFlow.md)

---

## ğŸ§¾ å‚™è€ƒï½œNotes

- æœ¬ä»˜éŒ²ã¯ã€**0.13Âµmä»¥é™ã«å°å…¥ã•ã‚ŒãŸCu/ULKæŠ€è¡“ã®ç†è§£**ã‚’æ”¯æ´ã—ã¾ã™ã€‚  
- æ•™æç”¨é€”ã¨ã—ã¦ã¯ã€**Al/Wã§ã‚‚ååˆ†ãªæ§‹é€ ç†è§£ã¨RCè§£æãŒå¯èƒ½**ã§ã™ã€‚  
- CMPå·¥ç¨‹ã®èª²é¡Œï¼ˆä¾‹ï¼šDishingã€Erosionï¼‰ã‚‚æŒ‡å°è£œè¶³å¯èƒ½ã§ã™ã€‚

> While Cu/ULK and dual damascene are dominant in cutting-edge fabs,  
> **Al/W interconnects remain pedagogically valuable** and accessible.

---
