-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Apr 18 12:43:33 2024
-- Host        : LAPTOP-PAB9V7VV running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_8_sim_netlist.vhdl
-- Design      : blk_mem_gen_8
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 5 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\ENOUT__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(1)
    );
\ENOUT__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(1),
      I2 => addra(2),
      O => ena_array(2)
    );
\ENOUT__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      O => ena_array(3)
    );
\ENOUT__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(4)
    );
\ENOUT__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(7),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(7),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(7),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(7),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(7),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[11]_0\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_1\(0),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[11]_2\(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[11]_3\(0),
      I3 => sel_pipe_d1(0),
      I4 => \douta[11]_4\(0),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(0),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(0),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(0),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(0),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(1),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(1),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(1),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(1),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(2),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(2),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(2),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(2),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(3),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(3),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(3),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(3),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(3),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(4),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(4),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(4),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(4),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(4),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(5),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(5),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(5),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(5),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => sel_pipe_d1(1),
      I3 => \douta[10]_0\(6),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(6),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \douta[10]_2\(6),
      I1 => sel_pipe_d1(1),
      I2 => \douta[10]_3\(6),
      I3 => sel_pipe_d1(0),
      I4 => \douta[10]_4\(6),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFBFDBFFFFF7FBFFFFFEEFF7FFFFFDFFFF8E1DFFFFFF",
      INIT_01 => X"7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDFFFFFFBFFDFFFFFFFFFFFFF87FFFFFF",
      INIT_02 => X"7FFFFFFFFFFFFFFFFFFC40007E0FFC04BFFFFFFE7FFFFFE9F2FFFFFFC47C071E",
      INIT_03 => X"FF7FFFF7FFFFFFFFFFF901C00FFFFFE7C0000794FFF63CFFFEEFFFFFFDBBFE0F",
      INIT_04 => X"C7FC1F47FFFFFFFFFFFFFFFFF3FFFFFC0FBF9FE3FFFFFF3BFFFFFFAA47FFFFFE",
      INIT_05 => X"6FFFFFFFFFFFFFC9FFFFFFFFFF3BE57FC6FFFBF7FFFFFF9FFF1F67FFC7F9FFFF",
      INIT_06 => X"FFCDFFFD7FFFFE4FFFFFFFFFFFFFFFFEFFFFFFFFF1BDFFB7FFFBFF79FFFFE7FF",
      INIT_07 => X"FFFEBFF9FFFFFFFFFFFFFE7FFFFFFFFFF7FFFFFFD2FFBFFFFFFFFEFFF5FFFBFC",
      INIT_08 => X"5FFC3FCFFB2FFFDFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFF67DFF0FFFFBFFC5F",
      INIT_09 => X"FBE3C7FFFFEBFFCFFFFFEFFFFFFFF1FFFFFFFFFF3FFFFBFDD7FFFFFFFFFFF0FF",
      INIT_0A => X"FFDF4FF5FFF7FD7FBCFFFDFFFFFFD7FFFFFFFFFFFFFFFF7FFFFFFFF7B9FFCFFF",
      INIT_0B => X"9BFF3FFFBF37BFFFFFBFFDFFFFFCA01FFFBF9FFFFFFFFFF3FFFFFFDF7FBFFFFF",
      INIT_0C => X"F83FFFFF71FCFF9FFF7FC7FBDFFFFEFCF2FEFFFFFFFFFFFFFFFFFBFC006DFF79",
      INIT_0D => X"FFFFF779BFC3FFFBFFFBFFFFF7FFA7FFFFFFFFF1F7F3FFFFFFFFFF36303FFDF7",
      INIT_0E => X"FCFFDF7FBFFFFFC79F4FF9FFE3FCFFFDFFFE77FFDFCFFFFFFFFFFFFFFFFE7FFF",
      INIT_0F => X"FFE7F8FFFFFF679FFD8FD037FFBFFFE1FFFF3FFFFCFCFFFC3BC7FFFFFFFFF33F",
      INIT_10 => X"FFA137FCFFFDD7F9B3FFFFF9F0FF9FFEBFCFFFDFF486F7FFEDBFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFF0F004FBF7F9FEFCFD037FDBFFF80774EBFFFFD070300F9A7FFFFF",
      INIT_12 => X"97FFFFFFFE03F071FFD97FA03FFFBFBF4FF9BFF3FC7FFDFF806E80BCF1FFFFFF",
      INIT_13 => X"9FFFFFFFFFFFFFFFE7FFFECFBF7D9FF82FCF5BFD3FFFAFF7F85FFFFD1FFFFCFF",
      INIT_14 => X"FFFFCFFFE7FFFFFFC7BF7FDFFD97FABFFFFF73FEFF9FFF7FCFFFDFF9CEFFFFD8",
      INIT_15 => X"EFD3FBFF1FFFFFFFFFFFFFFEAFFFFFFFF799FFFDACFFFFDBFFF9FFFFFBDFFFC3",
      INIT_16 => X"E3FFFC7FFFFCFFF03FFFFFFDFF5BEFFFDB7F9FFFFFF79FEFFDFFF7FCFFFDFFBF",
      INIT_17 => X"FFDFFBFFFBFFBFE4FFFFFFFFFFFFFFFF7FFFFFFF799FFFD04FFF75BFFF9FFFFF",
      INIT_18 => X"F9FFFFFB3FFFF7FFFFEBFEAFFFFFFFDFF7FBAFFDF7FDFFFFFF7DFEFFDFFC7FCF",
      INIT_19 => X"FFC7FCFFFDFFBFFFFFEFFF1FFFFFFFFFFFFFFEFFFFFEFFF799FFFDBCFFF75BFF",
      INIT_1A => X"FFF5BFFF9C0003F3FFFD1FFC3E3FEEBFFFFFFDFFFBFFFFDF7F9FFFFFB7DFEFFD",
      INIT_1B => X"7FFCFFDFFC7FCFFFDFFBFEFFFEFFE3FFFFFFFFFFFFFFEFB7FFCFFF7D9FFFD8FF",
      INIT_1C => X"FFFDBCFFFF7BFFF9C7FFBA3FFFFFBFFFFFFEFFFFFFFFDFFFBE7FFDF7F9D9FFFB",
      INIT_1D => X"FE3FCE07FF4FFDFFC7FCFFFDFFBFEF3FFFFF9FFFFFFFFFFFFFFFED87C4DFF7D9",
      INIT_1E => X"FDFF7F9FFFFE5FFFF7BFE1BFFBFFFDFFFDFFFFFFFBEFFFFFFFFDFFFDFDFFDF7F",
      INIT_1F => X"DFFDF7FFD7FFFF7FF4FFDFFC7FCFFFDFFBFEF5FFFFF3FFFFFFFFFFFFFFEFFFFF",
      INIT_20 => X"FFFFFFFFDFF7F9FFFE707FFF7BFFE3F3FFFDEBFFFFFFFFFBFEFFFFFFFFDFFE8F",
      INIT_21 => X"FFFFEBFF7FDF7FFFFFFFE7FF4FFDFFC7FCFFFDFFBFEF3FDFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFDBFFFFFF7F9FFFFF7FFFFFBFF7FF3FFFF97FFFFFFFFF3FEFFFFFFF",
      INIT_23 => X"FFFFFFFFFFF6DFF7FDF7FFE7FFFF7FF4FFDFFC7FCFFFDFFBFEF3FDFFFBFFFFFF",
      INIT_24 => X"BFFFFFFFFFFFFFFFFDFFFFFFF7F9FFFFFFFF7FFBFF7FF7F6DFF67FFFFFFFF3FE",
      INIT_25 => X"FFFF3FEFFFFFFFFFFFF9FE7FDF7FFE7FFFFDFF4FFDFFC7FCFFF5FFBFEF3FDFFF",
      INIT_26 => X"FBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFFE7FFBFE7FFF9EFFF9BFFFF",
      INIT_27 => X"FCBFFFFFFFFFFEFFFFFFFFDFF7BFE7FDF7FFF7FFFFDFF4FFDFFC7FCFFF5FFBFE",
      INIT_28 => X"F5FFBFEFBFDFFFBFFFFFFFFFFFFFFFFFFFFFFFF7F9FFFFFFFFFFFBFF7FFFFFFF",
      INIT_29 => X"FEF7FFFE77FFFFFFFFFFEFFFFFFFFDFF79FF7FDF7FFE7FFFFFFFCFFDFFC7FCFF",
      INIT_2A => X"FC7FCFFF5FFBFEEBFDEFFBFFFFFFFFFFFFFFFFDE7FF3FF7F9FF227BB9FFFBFF7",
      INIT_2B => X"FFFBFF7FCB00FFFF7FFFFFFFFFBEFFFFFFFFDE73BFF7FDF7FFE3FFF87FFCFFDF",
      INIT_2C => X"FF4FFDFFC7FCFFF5FFBFEEBFDCFFBFFFFFFFFFFFFFFFFDFFFFBFF7F9FEBE71BB",
      INIT_2D => X"FAF7FCDFFFBFF7FEE81BFFF7FFFFFFFF7FEFFFFFFFFDE3E5FF7FDF7FFE7FFFEF",
      INIT_2E => X"E5FC067FF4FFDFFC7FCFFF5FFBFEEBFDFFFBFFFFFFFFFFFFFFFFFFFDFFFF7FBF",
      INIT_2F => X"FFF7D9FFFFBFADFF7BFF7FE1FF1FFF7FEBFFC7FFFEFFFFFFFF9F323FF7FDF7FF",
      INIT_30 => X"FFDF7FFE7FFFF7FFCFFDFFC7FCFFF5FFBFEFBFDFFFBFFFFFFFFFFFFFFFFC7FFF",
      INIT_31 => X"FFC1FE4FFF7D9FFFFBFEDFF7BFF7FEAFF5FFF3FCFFFC7F7FEFFFFFFFFD737787",
      INIT_32 => X"F1B33FF7FDF7FFEFFFFBFFFCFF5FFC7FCFFB5FFBFEFBFDFFFBFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFE3FD1E2CADA29EFC3EAB8DBFE83EEFF07857FCFFF5FBE01CFFFFFFF",
      INIT_34 => X"FFFFFFF9F8F87F1E2F7FFEFFFFA0B32FF719C3FCBFF1FF8436BFDF25BFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFCFFF6BFEA9ABFDFFFD2FFDBFEFFEEFF07DD7FCE340A33FF8",
      INIT_36 => X"0CFFFDCFFFFFFFDF7F81F7F8D7FFEFFFFE3FBCFF3FF6BFCFFF5FFBFF63FCFF1B",
      INIT_37 => X"3FFF35BFFFFFFFFFFFFFFFFCFFF9B1EA7BBFFFFB687C1BFEE3CCFF0FFD7FC80E",
      INIT_38 => X"77FC80F8C7F9DEFFFFFFFFD7D0007F8D7FFF7FFFF2FB0FF20243FCD05DFFAEB6",
      INIT_39 => X"FFFBFD6BFF831BFFFFFFFFFFFFFFFFCFFFBFFCA9B8DF5FA2AFCDBFFC1FCFF2E1",
      INIT_3A => X"CCFF2F157FD80F843FBDEFFFFFFFF85C1E77B2D7FFEFFFFE0608FFB385BFC3BD",
      INIT_3B => X"2BFD301DFF2E363FF855BFFFFFFFFFFFFFFFFF000001CA9A3DFCB242201BFEE1",
      INIT_3C => X"09BFEC0FDFF24157FD80F87FB106FFFFFFFC2887E3FFAD7FFE00001D708FFB38",
      INIT_3D => X"08FFB79F7FDB21DFF3FF63FF035BFFFFFFFFFFFFFFFFF8000FBEB9A05F88286B",
      INIT_3E => X"F7FFBE00DBFEE0FFF9E7157FC82FFFBB94EFFFFFFFE0F87C1F10D7FFE80001D0",
      INIT_3F => X"FFFFFD408FF49CADF73FF9FF2E863FFF75BFFFFFFFFFFFFFFFFDFFFFF0039A0D",
      INIT_40 => X"3C39A0073B79A00DBFEE0FFB9E7157FC80F5FFB1C6FFFFFFFFFE07FFF00D7FFF",
      INIT_41 => X"00F7FFFFFFFEE038FF61DEFB7381DFF25F63FFFF1BFFFFFFFFFFFFFFFFFFFFFC",
      INIT_42 => X"FFFFFFC1039A08633F9A08DBFEF0FFEF8FB57FC8057FBF0D4FFFFFFFFFE0F9F5",
      INIT_43 => X"FE8BBE000F7FFFFFFFE7530FF45DFFFF39FCFF2C163FCFA53FFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFC1839A0A6B3F9F0EDBFEF0F8830FB57FCE01FFBA0D8FFFFFFFF",
      INIT_45 => X"FFFFFFFF60BBE000F7FFFFFFFE71F4FF5FB3C063BFFFF2C16BFFEBF3FFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFC1C39A0A5BBF990FDBFEF0FC83AFB57FCE35FE3A884F",
      INIT_47 => X"E3E1FCFFFFFFFFFFC27E410F7FFFFFFFE43F4FFDE0FC0637DDFFA497BFF0059F",
      INIT_48 => X"FF0151FFFFFFFFFFFFFFFFFFFFFC1C39A0A770F9B2FDBFEE0C000FFF57FCF31F",
      INIT_49 => X"7FCE37603E7E6FFFFFFFFF4407F012F7FFFFFFFE4BF4FFFE03E0737FDFFA5B6B",
      INIT_4A => X"FF2E14BFF1B1BFFFFFFFFFFFFFFFFFFFFFC1C39A0A73007B2EDBFE86FFFFFFB5",
      INIT_4B => X"07CFEB57FC83F70305C6FFFFFFFFFC7079E12F7FFFFFFFE63F4FF400FF0F1F82",
      INIT_4C => X"F0F0F20FF6E963FF1C1BFFFFFFFFFFFFFFFFFFFFF89E39A087F8FBB0EDBFE86E",
      INIT_4D => X"5BFE863FFF80357FD81FFFDFFFEFFFFFFFFFCF047E3AE7FFFFFFFE83FCFF87C3",
      INIT_4E => X"CFF8278603BB00FF3F934FF1FFBFFFFFFFFFFFFFFEF3FFFC29EB9A0863801B0E",
      INIT_4F => X"3FFF97ED3FE87181F80357FD83F844CE0FFFFFFFFACC3AC763AE7FF9FFC30C1F",
      INIT_50 => X"000181FCFFFF882C3F2FFFF0330C2B183BFFFFFFFFFFFFFFF80003069EA9A084",
      INIT_51 => X"C2DBF873FFFB7CF7FECFCB7F62067FCA1FFFFFE5FFFFFFFFE0CA7C663AF7FE00",
      INIT_52 => X"EF7FBFFFFFFF9B0FFFF30783F3FFFFBABFFFF0879FFFFFFFFFFFFFFF7FFFFFC3",
      INIT_53 => X"8000003C6DBF877FFFBFCF7FECFCFFE32167FCA08C028EFFBFFFFFFDFC2FE743",
      INIT_54 => X"02FEF03EB7FA000000FF10FFFF7C383FFFFFF1A08C2A0BFBFFFFFFFFFFFFFFF0",
      INIT_55 => X"FFFFFE0800000002DA78F3FFFA38F7FE810FFEE0163FCA0CC0009FEFFFFFFFC0",
      INIT_56 => X"FFFFFDC8FECF83AF7FA3C00003E30FFFF7FFDA7FFFFF33001FA09DBFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFE8FC0000002DA00D3FFFA10FBFE800FC080363FCA0C00003F8FF",
      INIT_58 => X"FFEFEBFFFFFFC1CBF8F83AF7FA7C00000010FFFFFC67E367FFFC2380C20BFBFF",
      INIT_59 => X"FABFBFFFFFFFFFFFFFFF1FFFFFFFF27BFFD3FFFBFFF7FEBC1B61BFF67FCFFFFF",
      INIT_5A => X"FCFBFFFFC0C13FFFFFFC1EAFE7FFED7FA7FFFFFFF90FFFF3473A50FFFFC2FFFF",
      INIT_5B => X"F847FFFF0985FFFFFFFFFFFFFFF047FFFEFC27A7FD3FFFB0CF7FEBC184087C37",
      INIT_5C => X"C1C0077FCF080000390BFFFFFFC082C9FBF8D7FA43FFFFFF80FFFE44703ED7FF",
      INIT_5D => X"C380FFFFC730C010643FFFFFFFFFFFFFFE00000000039A01F3FFFB00E7FEFC18",
      INIT_5E => X"7FF43F1FF9FFF7FE5F7FFFFF9FFFFFFFFC0EBC07B30F7FAE80000000CFFFE83F",
      INIT_5F => X"FFFFFE81FBFFFFFFE7FFFFF8FFFFFFFFFFFFFFFFF7FFFFFFFFF99FFF7FFF9FFE",
      INIT_60 => X"FFFEFFF7FF33F0FF4BDE7FD4F7FFFFF9FFFFFFFFEF3F9FF7FFE7F81FFFFFFFFC",
      INIT_61 => X"FFFFFFCFFFFFFF8FBFFFFFFE7FFFFFE7FFFFFFFFFFFFFFFFF3FFFFFFFF9DFFF7",
      INIT_62 => X"F9C7FF7FFFEFFF7FF7FCCFF4FFE7FC3F7FFFFF9FFFFFFFFA70FFFEFFFC7FE03F",
      INIT_63 => X"F7F8FFFFFFFFFCFFFFFFFCFBFFFFFFF7FBFFFE7FFFFFFFFFFFFFFFFFBBFFFFFF",
      INIT_64 => X"FFFFFFFFBDFFF7FFFE7FD3FE9FFCFF5FFF7FCBFFFFFFF9FFFFFFFFAB7FFFEFFF",
      INIT_65 => X"E5FFFFFF7F9FFFFFFFFFCFFFFFFFCF9FFFFFFF7F3FFFEFFFFFFFFFFFFFFFFF7F",
      INIT_66 => X"FFFFFFFFFFFFFFF9DFFE3FFFC7FFBFEDFFDFF5FFE7FCDFFFFFFF9FFFFFFFFEFF",
      INIT_67 => X"FFFFF7FE1FFFFDB7F9F7FFFFFFFCFFFFDFFFFBFFFFFFEFFFFFFEFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFF99FFC3FFFDFFF7FF7FFDFF5FFC7FDFFFFFFFF3FFFF",
      INIT_69 => X"027FFFFFFFFB77F9FFFFFE7F9F7FFFFFFFCFFFFFEFFFBFFFFFFEFFFFFFE7FFFF",
      INIT_6A => X"007FFFFFFFFFFFFFFFF00000000007C003FFFFE0019FE8022FF8207BFF000000",
      INIT_6B => X"E0E100000BFFFFFFFF83E05FE00397FE0000000003FFFFF9F035FFFFFFF80000",
      INIT_6C => X"FE03015517FFFFFFFFFFFFFFFF0000000000790017FFF98001FF8385FF30403F",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFC8183FF8C007F90000001F03FFFFFC0E0BFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFF0000000003F8007FFFF8007FFFFFF000FFFFFFE00000003FFFFFF",
      INIT_01 => X"5FFFFFFFFFFF00000000FFF8000000000FFF8007FFE001FFFFE000000FFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFEFC40007E0FFC04FFFFFFFE3FFFFFF9F37FFFFFE47C071E",
      INIT_03 => X"FFFFFFF9FFFFFFFFFFF901C00FFFFFE7C0000796FFFE3CBFFDEFFFFFFFBBFE0F",
      INIT_04 => X"EFFFFFEFFFFFFFFFFFFFFFFFE7FFFFFFFF3FBFF7FFFFDFF7FFFFFFFFEFFFFFFC",
      INIT_05 => X"7FFFFFDFFFFFFF8FFFFFFFFFFF7FFFFFFCFFF9FFFFFFFFCFFFBFF3FFEFFDFFFF",
      INIT_06 => X"FFCFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFF9DFFF3FFFF9FFBFFFFFF7FE",
      INIT_07 => X"FFFFFFE1FFFFFDFFFFFFF87FFFFFFFFFF7FFFFFFE37F9FFFFFFFFCFFFFFF3BFE",
      INIT_08 => X"FFF03FEFFC2FFFF7FFFFE17FFFFFFFFFFFFFFFEFFFFFFFFF85FFF0FFFF9FF07F",
      INIT_09 => X"F9FF07FFFFFFFE0FFFFFCFFFFFFF81FFFFFFFFFF7FFFFFFE1FFDFFFFFFFFC0FF",
      INIT_0A => X"FFFC0FFFFF03FFFFC0FFFF7FFFFE17FFFFFFFFFFFFFFFE7FFFFFFFF81BFF0FFF",
      INIT_0B => X"BFF03FFF9FF83FFFFFFFE1FFFFFE5FE000781FFFFFFFFFF7FFFFFFE1FF9FFFFF",
      INIT_0C => X"F9C00000FFC0FFBFF03FEFFC0FFFF7030DE07FFFFFFFFFFFFFFFEC03FF93FF83",
      INIT_0D => X"001FF85BFF03FFF9FF03FFFFF7FE07FFFFE000000381FFFFFFFFFF79CFC7FE1F",
      INIT_0E => X"007FE1FF8000000FFC0FFBFF03FEFFC0FFFEE0000E07FFFFFFFFFFFFFFFF0000",
      INIT_0F => X"FFF0070001FF85BFF23FEF9FF03FFF9EFFE05FFFFE030000381FFFFFFFFFF780",
      INIT_10 => X"FFDE780307FE1FF84C0000FFC0FFBFF0BFEFFC0FFB6F0800E25FFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFE8000001FF85BFF00FF01FF03FFF807FE13FFFFF0000003847FFFFF",
      INIT_12 => X"67FFFFFFFA0780007FE1FFA000000FFC0FFBFF03FEFFC0FF00F0000E01FFFFFF",
      INIT_13 => X"1FFFFFFFFFFFFFFFF0000001FF87BFF7CFE0BFF03FFF907FE79FFFFF00000038",
      INIT_14 => X"000003FE17FFFFFF98780007FE1FFA000000FFC0FFBFF03FEFFC0FF23F0000E7",
      INIT_15 => X"F0000FF8DFFFFFFFFFFFFFFF8000001FF83BFFFE4EFFFF03FFF9FFFFFC1FFFE0",
      INIT_16 => X"83FFFE0000003FE0FFFFFFF9FFA0007FE1FF8000000FFC0FFFFF03FEFFC0FF3F",
      INIT_17 => X"FC0FF3FE0000FF87FFFFFFFFFFFFFFE8000001FF83BFFFE1EFFFF83FFF9FFFFF",
      INIT_18 => X"F9FFFFFC3FFFD0000007FF0FFFFFFF9FF80417FE1FFC000000FFC0FFFFF03FEF",
      INIT_19 => X"FF03FEFFC0FF3FE0001FF83FFFFFFFFFFFFFFF8000001FF83BFFFE1EFFFF83FF",
      INIT_1A => X"FFF83FFF9FFFFF83FFFF000000FFF0FFFFFFF9FF80007FE1FF8000000FFC0FFF",
      INIT_1B => X"FFC0FFFFF03FEFFC0FF3FF0001FF83FFFFFFFFFFFFFFF8000001FF87BFFFE0EF",
      INIT_1C => X"FFFE1EFFFF83FFF9C0003C3FFFDFBFFFF3FF0FFFFFFF9FF80007FE1FF8000000",
      INIT_1D => X"FE00000FFC0FFFFF03FEFFC0FF3FF03FCFF83FFFFFFFFFFFFFFEEC00001FF87B",
      INIT_1E => X"01FF85BFFFC0EFFFF83FFF9C040381FFFE0000003FF0FFFFFFF9FF81FC7FE1FF",
      INIT_1F => X"27FE1FF8200000FFC0FFFFF03FEFFC0FF3FF0200FF83FFFFFFFFFFFFFFF00000",
      INIT_20 => X"FFFC00001FF85BFFFC00FFFF83FFE1C000380FFFFFFFFFF3FF0FFFFFFF9FF810",
      INIT_21 => X"FBFF81FE7FE1FFFF00000FFC0FFFFF03FEFFC0FF3FF07FCFF83FFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFC40001FF85BFFFC00FFFF03FF01C0003867FFFFFFFFF3FF0FFFFFF",
      INIT_23 => X"0FFFFFFFBFF85FE7FE1FFFF00000FFC0FFFFF03FEFFC0FF3FF07FCFF83FFFFFF",
      INIT_24 => X"3FFFFFFFFFFFFFFFFCFFFFFFF85BFFFFFFFFFF03FFFFC0003FF13FFFFFFFF3FF",
      INIT_25 => X"FFFF3FF0FFFFFFFBFF81FE7FE1FFFF7FFFFFFC0FFFFF03FEFFC0FF3FF07FCFF8",
      INIT_26 => X"0FFCFF83FFFFFFFFFFFFFFFFEFFFFFFF85BFFFFFFFFFF03FEFFC0003FF1BFFFF",
      INIT_27 => X"F0BFFFFFFFF3FF0FFFFFFF9FF81FE7FE1FFFE7FFFFFFC0FFFFF03FEFFC0FF3FF",
      INIT_28 => X"C0FF3FF0FFCFF83FFFFFFFFFFFFFFFFEFFFFFFF85BFFFFFFFFFF03FFFFC0003F",
      INIT_29 => X"FD0003FF03FFFFFFFF3FF0FFFFFFF9FF81FE7FE1FFFF7FFFFFFC0FFFFF03FEFF",
      INIT_2A => X"F03FEFFC0FF3FF0FFCFF83FFFFFFFFFFFFFFFFCFFFFFFF85BFFFFFFFFFF03FFF",
      INIT_2B => X"FF03FFFFF4003FF03FFFFFFFF3FF0FFFFFFF9FF81FE7FE1FFFF7FFFFFFC0FFFF",
      INIT_2C => X"FC0FFFFF03FEFFC0FF3FF0FFCFF83FFFFFFFFFFFFFFFFC00001FF85BFF003801",
      INIT_2D => X"F103833FF03FFFFD0003FF03FFFFFFFF3FF0FFFFFFF80785FE7FE1FFFF000007",
      INIT_2E => X"F203F8FFC0FFFFF03FEFFC0FF3FF0FFCFF83FFFFFFFFFFFFFFFFC00201FF85BF",
      INIT_2F => X"1FF87BFF007803FF83FFFFD0FFBFF03FC00003F3FF0FFFFFFFC0781FE7FE1FFF",
      INIT_30 => X"7FE1FFFF00000FFC0FFFFF03FEFFC0FF3FF0FFCFF83FFFFFFFFFFFFFFFFC0000",
      INIT_31 => X"FFC00001FF87BFF007803FF83FFFFD2FFFFF03FE00003F3FF0FFFFFFF8078800",
      INIT_32 => X"A078C00FFE1FFFF80000FFC0FFFFF03FEFFC0FF3FF0FFCFF83FFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFE00001D3479D6003C054703FE7C12FFB8783FE000A3F1FE0FFFFFFF",
      INIT_34 => X"FFFFFFFC070780E1D1FFFF80001F4C0FFCE603FE4000FF3BC8FFC0DA3FFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFC00004014394000000D0003FE0012FFB8203FE1CBF3F0000",
      INIT_36 => X"F0F0020FFFFFFF80807E08071FFFF80001C040FF8008BFE0000FF00087FC00E3",
      INIT_37 => X"7FC0CA3FFFFFFFFFFFFFFFFC00004E14584000040783C3FE1C30FFB0003FE7F1",
      INIT_38 => X"83FE7F07070620FFFFFFFA082FFF8071FFFF00000D040FF9FD83FE2FA0FF1148",
      INIT_39 => X"0FF0028FFC7CE3FFFFFFFFFFFFFFFFC0000003438720004050303FE3E00FF91E",
      INIT_3A => X"30FF90E83FE7F07830420FFFFFFFA0A3E1884D1FFFF80001F9F0FF8C78BFEC42",
      INIT_3B => X"CBFECFE0FF91C87FC7AA3FFFFFFFFFFFFFFFFF00007E3439C2004C05DFC3FE1E",
      INIT_3C => X"F43FE3F00FF9BE83FE7F07830EF8FFFFFFFA27781C0051FFFF8000028F0FF8C7",
      INIT_3D => X"F0FF88603FE4DE0FF80087FCFCA3FFFFFFFFFFFFFFFFF8000041439FA007C014",
      INIT_3E => X"030019FF03FE1F000018E83FE7D000306B0FFFFFFFA00783E0EF1FFFF800002F",
      INIT_3F => X"FFFFE2BF0FFC035200C000FF91787FC08A3FFFFFFFFFFFFFFFFFFFFF8FFC39F2",
      INIT_40 => X"C3C39FF830019FF03FE1F000018E83FE7F00030E38FFFFFFFFF1F8000FF1FFFF",
      INIT_41 => X"FF1FFFFFFFFE1FC0FFE021000C000FF9A087FC00E3FFFFFFFFFFFFFFFFFFFFF9",
      INIT_42 => X"FFFFFF9EFC39F7830019F703FE0F001070483FE7FA0030F28FFFFFFFFF1F000A",
      INIT_43 => X"F17401FFF1FFFFFFFFE0AC0FFC020000C000FF93E87FC05A3FFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFF9E7C39F58B0018F103FE0F077CF0483FE1FE0031F20FFFFFFFF",
      INIT_45 => X"FFFFFFFF1F401FFF1FFFFFFFFE0E00FFC04C3F9C000FF93E8FFC1403FFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFF9E3C39F58B0018F003FE0F037C50483FE1CA0031778F",
      INIT_47 => X"031E00FFFFFFFFF03D81BEF1FFFFFFFFE3C00FFC1F03F9C820FF1B68FFCFFA3F",
      INIT_48 => X"FCFEA3FFFFFFFFFFFFFFFFFFFFF9E3C39F5830018D003FE1F3FFF00083FE0CE0",
      INIT_49 => X"3FE1C80031818FFFFFFFFF3BF80FED1FFFFFFFFE3400FFC1FC1F8C800FF1A48F",
      INIT_4A => X"FF91E8FFCE4E3FFFFFFFFFFFFFFFFFFFFF9E3C39F5830078D103FE7900000048",
      INIT_4B => X"F8301483FE7C0003FA38FFFFFFFFF38F801ED1FFFFFFFFE1C00FFC1F00F0E002",
      INIT_4C => X"0F0F03EFF91687FCE3E3FFFFFFFFFFFFFFFFFFFFFD61C39F783FFF8F103FE791",
      INIT_4D => X"83FE79C0007FC83FE7E00020000FFFFFFFFF30F861C50FFFFFFFFE7C00FF7E3C",
      INIT_4E => X"0FFFE079FC407FFF806C300E003FFFFFFFFFFFFFFF0C0003961439F783FFF8F1",
      INIT_4F => X"3FFF88103FE78E0007FC83FE7C07B83000FFFFFFFD33C5061C50FF86003CE3E0",
      INIT_50 => X"00007E00FFFF87D3C00FFFF80CF028E003FFFFFFFFFFFFFFE800030161439F78",
      INIT_51 => X"3C780783FFF88307FE3030009DF83FE5E00000000FFFFFFFA0340071C51FFE00",
      INIT_52 => X"11FF80000000640FFFF0787C00FFFF0140000F003FFFFFFFFFFFFFFE0000003C",
      INIT_53 => X"7FFFFFC38780783FFF80307FE303000CDE83FE5F73FD7000FFFFFFF803C0063C",
      INIT_54 => X"FC00E7C11FF9FFFFFF00E0FFFF03C7C00FFFF81F73D5F003FFFFFFFFFFFFFFE7",
      INIT_55 => X"FFFFFF77FFFFFFFC798703FFF9C707FE7EF0001FE83FE5F33FFF600FFFFFFF9F",
      INIT_56 => X"FFFFF837000E7C51FF9C3FFFFC1C0FFFF0002400FFFF80FFE05F023FFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFF703FFFFFFC79FF03FFF9EF03FE7FF0007FC83FE5F3FFFFC00FF",
      INIT_58 => X"00000FFFFFFF9E3400E7C51FF983FFFFFFE0FFFF83980007FFF41C7F3DF003FF",
      INIT_59 => X"05003FFFFFFFFFFFFFFE600000000C580003FFF80007FE43E00040083FE00000",
      INIT_5A => X"FE0400003E01FFFFFFF9E140060011FF98000000060FFFF038C400FFFF410000",
      INIT_5B => X"F4580000F007FFFFFFFFFFFFFFE7B8000103C598003FFF8F307FE43E040783C3",
      INIT_5C => X"003FF83FE0F7FFFFC00FFFFFFF9F7C09E4071FF9BC00000070FFFFC38FC0DFFF",
      INIT_5D => X"3C00FFFF40CF3FEF803FFFFFFFFFFFFFFF7FFFFFFFFC39FE03FFF8FF07FE03E0",
      INIT_5E => X"7FF0000FF80003FC000000001FFFFFFFF9F141064CF1FF917FFFFFFF0FFFE800",
      INIT_5F => X"FFFFFE0001FFFFFFE00000007FFFFFFFFFFFFFFFE0000000000380003FFF8000",
      INIT_60 => X"FFFE0007FF0000FFC0003FF000000001FFFFFFFFA0003FE0000FF80000000000",
      INIT_61 => X"0000000FFFFFE0001FFFFFFE00000007FFFFFFFFFFFFFFFE80000000003C0003",
      INIT_62 => X"03C0003FFFE0007FF0000FFC0003FE000000001FFFFFFFFA0005FE8000FFE000",
      INIT_63 => X"1FF80000000000FFFFFE0001FFFFFFF00000007FFFFFFFFFFFFFFFE800000000",
      INIT_64 => X"000000001C0003FFFE0023FE6000FFC0003FE000000001FFFFFFFFA0005FE800",
      INIT_65 => X"05FE8001FF80000000000FFFFFE0001FFFFFFF00000007FFFFFFFFFFFFFFFE00",
      INIT_66 => X"FFFFE80000000003C0003FFFC0003FE2000FFC0003FE000000001FFFFFFFFA00",
      INIT_67 => X"FFFFA0001FE8001FF80800000000FFFFFE0001FFFFFFE00000007FFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFE8000000000380003FFFC0007FF0000FFC0003FF000000003FFFF",
      INIT_69 => X"027FFFFFFFFA0001FE8000FF80800000000FFFFFE0001FFFFFFE00000007FFFF",
      INIT_6A => X"017FFFFFFFFFFFFFFFE80000000005C003FFFFE001FFF8022FF4207BFD000000",
      INIT_6B => X"C000000001FFFFFFFFA3E05FE8039FFE0000000003FFFFFFF035FFFFFFF80000",
      INIT_6C => X"FE00000017FFFFFFFFFFFFFFFE0000000000580003FFF80003FF8000FF80003F",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFF80001FE8000FF80000000000FFFFFC0001FFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFF03BFFF81F3FBFB7FFFF801FFFFFFF60CFFFFFFFB83F8E1",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFF6FE3FF00FFF983FFFF869FFF9C37FFE101FFFFE4401F0",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFF",
      INIT_05 => X"87FFFFEFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFF0FFFEFFFFFF87FFFFFFFFFFFFFFFF7FFFFFFFFE3BFFC3FFFFFFC3FFFFFFFF",
      INIT_07 => X"FFFF7FFE7FFFFEFFFFFFFF9FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF0FFBFFC7FF",
      INIT_08 => X"BFFFFFFFFFDFFFEFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFBBFFF3FFFFFFFBF",
      INIT_09 => X"FFFFFBFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFBFFFFFEFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFF7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INIT_0D => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_0E => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFF7FFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFDFFFFEFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFDFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFBFFFFFFFFFFFFBFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFDFFFEFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFB",
      INIT_1B => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFF",
      INIT_1C => X"FFFFEFFFFFFFFFFFFFFFFFDFFFE040000FFFF7FFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_1D => X"81FFFFFFFFFFFBFFFFFFFFFFFFFFFFC03FFFDFFFFFFFFFFFFFFF13FFFFFFFFBF",
      INIT_1E => X"FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE03FFFEFF",
      INIT_1F => X"FFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFE1FFFFFFFF7FFFFFFFFFFFFF7FFFFFFFFFFFF",
      INIT_21 => X"FDFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_23 => X"F7FFFFFFDFFFBFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_24 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFF7FFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"F7FFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF",
      INIT_27 => X"FF7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFEF",
      INIT_2B => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBF",
      INIT_2C => X"FFFFFBFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFFFEFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFF",
      INIT_2F => X"FFFFBFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFF",
      INIT_30 => X"FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFBFFFFFFFFFFFFFFEFFFDFFBFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_32 => X"DFFFFFFFFFEFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFDFFFFFFFFBFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_34 => X"7FFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFDFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFC3FFFF",
      INIT_36 => X"FF3FFFF7FFFFFFFFFFFFFFFFEFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFD",
      INIT_37 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFBFFFF7FFFFFFDFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFEFFFF7FFFFFFFFFFFFFF7FFFFF",
      INIT_3B => X"F7FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDDFFFFFFFFEFFFF7FFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFEFFFF7FFFFFF",
      INIT_3F => X"FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFF",
      INIT_41 => X"FFEFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_47 => X"FFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFDF",
      INIT_48 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7",
      INIT_4A => X"FFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFFD",
      INIT_4C => X"FFFFFC1FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFF81FF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFE7FFFFFF7FFFFFFFFD7FFFDFFFFFFFFFFFFFFF7FFFCFFFFFFFFFF",
      INIT_51 => X"FFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFEFF9FF",
      INIT_52 => X"FEFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
      INIT_54 => X"FFFF7FFFEFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_56 => X"FFFFFFFFFFF7FFFEFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_58 => X"FFFFF7FFFFFFFFFFFF7FFFEFFFFFFFFFFFFFFFFE7FFFFFFFFFFBFFFFFFFFFDFF",
      INIT_59 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFE7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFEFFFFFFF7FFFBFFFFF",
      INIT_5B => X"FBBFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFBFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF67FFFEFFFFFFFFFFFFFFFFE3FFFFF27FF",
      INIT_5D => X"FFFF7FFFBFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INIT_5E => X"BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FF",
      INIT_5F => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFF9FFFBFEFFFFFFBFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFBFFFF",
      INIT_62 => X"FFBFFFFFFF9FFFBFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDFFFBFF7FFFFF9FFF",
      INIT_63 => X"EFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_64 => X"FFFFFFFFFBFFFFFFF9FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDFFFBFF7FF",
      INIT_65 => X"FBFF7FFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFF7FFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_67 => X"FFFFDFFFFFF7FFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFFBFEFFFFFFBFFFFFEFFFFFFFFDFFFF",
      INIT_69 => X"FD9FFFFFFFFDFFFFFF7FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FEFFFFFFFFFFFFFFFFF7FFFFFFFFFBBFFC3FFF9FFE3FE7FDDFFBDF87FEFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFDC1FBFF7FC6FF9FFFFFFFFFCFFFFFC0FCBFFFFFFE7FFFF",
      INIT_6C => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE7FFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"0FFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFE1FFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF87FFFFFF83FFFFFFFF",
      INITP_07 => X"FFFFFFF0FFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF1FFFFF87FF",
      INITP_08 => X"FFF87FFFFE1FFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF87FFFFFF83F",
      INITP_09 => X"FFFF83FFFFFFFF0FFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFF0FFFFFFFFFFFE0FF",
      INITP_0A => X"FFFE0FFFFF87FFFFE1FFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF87FF",
      INITP_0B => X"FFF83FFFFFF83FFFFFFFF07FFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFF0FFFFFFFF",
      INITP_0C => X"FFFFFFFFFFE0FFFFF87FFFFE1FFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC3",
      INITP_0D => X"007FFC3FFF87FFFFFF83FFFFFFFF0FFFFFE000000FC3FFFFFFFFFFFFFFFFFE0F",
      INITP_0E => X"00FFE0FFE000000FFE0FFFFF87FFFFE1FFFFF8007F0FFFFFFFFFFFFFFFFF0000",
      INITP_0F => X"FFF0000003FFC3FFF87FFFFFF83FFFFFFFF8FFFFFE000000FC1FFFFFFFFFFFA0",
      INIT_00 => X"597959595959BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFF9B59795959595959595959595959595959595959595959595959",
      INIT_02 => X"595959577979595959577979BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"59795959599BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD",
      INIT_04 => X"59595979599DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF79595959595979",
      INIT_05 => X"595959595959595959595959595959595979DFFFFFFFFFFFBD79795959595959",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFBD5959595959595959595959595959595959595959",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"595959599DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFBD795959595959595979595959595959595959595979",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFBD797959595959595959595959BDFFFFFFFFFFFFFFFF",
      INIT_0B => X"5979799BFFFFFFFFFFFFFFFFFFFFFFFFBD7959595959595959595959599BFFFF",
      INIT_0C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0D => X"59595959595959595959797959595979DFFFFFFFFFFFFFFFFFFFFFFFDF795959",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF59595959595959595959595959595959",
      INIT_0F => X"15F379DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFF791315151515151515151515151515151515151515151515151515151515",
      INIT_11 => X"15151515151515137BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"F537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B13151513",
      INIT_13 => X"F359FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF151515F515151515151515",
      INIT_14 => X"1515151515151515151515151515BDFFFFFFFFFF9B1315151515151515151535",
      INIT_15 => X"FFFFFFFFFFFFFF79131515151515151515151515151515151515151515151515",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"59DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFF9B15151515151515151515151515151515151515153515151513",
      INIT_19 => X"FFFFFFFFFFFF79F315151515151515151515159DDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"DFFFFFFFFFFFFFFFFFFFFFFF9B13151515151515151515151359DFFFFFFFFFFF",
      INIT_1B => X"1515151515151515151515151515151515151515151515151515151515351357",
      INIT_1C => X"151515151515151515151515BFFFFFFFFFFFFFFFFFFFFFFFDF35151515151515",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFBD1515151515151515151515151515151515151515",
      INIT_1E => X"BFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B591759BF",
      INIT_20 => X"7B7B7B1559BFBFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5915",
      INIT_21 => X"BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D15597B7B9B7B7B7B",
      INIT_22 => X"DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF15397B7B7B7B7B7B7B7B7B1739BFBF",
      INIT_23 => X"7B7B7B7B7B7B7B7B37159DBFBFDFDFFF9B15797B9B7B7B7B7B7B7B7B1559BFBF",
      INIT_24 => X"FFFFFF7935797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFF9B15597B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B7B9B7B1559BFBFDF",
      INIT_28 => X"FFFF7915797B7B7B7B7B7B7B7B7B157DBFBFDFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFF9B15597B7B7B7B7B7B9B7B791559BFBFDFDFFFFFFFFFFFFF",
      INIT_2A => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B7B3559BFBFDFDF",
      INIT_2B => X"7B7B7B9B7B7B59159DBFBFDFFFFFFFFFFFFFFFFFDF37377B7B7B7B7B7B7B7B7B",
      INIT_2C => X"FFFFFFFFFFFFFFBD15397B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDF9B37F5D3F3F113DF",
      INIT_2F => X"F5D3D3D315DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBFBDBD",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B157BBFBFBDBDBDBDBDBD9B15",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFDF15599DBDBDBDBDBDBDBD9D37F5D3D3D3F3BDFF",
      INIT_32 => X"BDBDBDBF5915F3D3D3D359DF9B157BBDBDBDBDBDBDBDBD9D17F5D3D3D315DFFF",
      INIT_33 => X"159BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"79BFBDBD9D9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7D17F5D3D3D135DFFFFF",
      INIT_37 => X"9DBDBDBDBDBDBDBDBD7B15F5D3D3D135FFFFFFFFFFFFFFFFFFFFFFFFFFFF9D15",
      INIT_38 => X"FFFFFFFF9B157BBDBDBDBDBDBDBDBD9B15F5D3D3D115DFFFFFFFFFFFFFFF7915",
      INIT_39 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9D3715D3D3D313DDFFFFFF",
      INIT_3A => X"BDBD5915D3D3D3D179FFFFFFFFFFFFFFDF3557BF9DBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3B => X"FFFFFFBD155BBFBDBDBDBDBDBDBDBDBDBDBDBFBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B37F5D3D3D313BFFFFFFFFF",
      INIT_3E => X"15DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBDBDBDBDBDBDBD",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D157BBDBDBDBDBDBDBDBD9B17F5D3D3D3",
      INIT_40 => X"FFFFFFFFFFFFFFFFBF3759BF9DBDBDBDBDBDBD9D37F5D3D3D3D3BDFFFFFFFFFF",
      INIT_41 => X"5915F3D3D3D359DF9B157BBDBDBDBDBDBDBDBD9B17F5D3D3D315DFFFFFFFFFFF",
      INIT_42 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBDBDBF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBDBD",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBF7B17F5D3D3D315DFFFFFFFFFFFFF",
      INIT_46 => X"BDBDBDBDBD7B15D5B3D3D335FFFFFFFFFFFFFFFFFFFFFFFFFFFF9B1579BDBDBD",
      INIT_47 => X"9B157BBDBDBDBDBDBDBDBD9B15F5D3D3D115DFFFFFFFFFFFFFFF79159BBDBDBD",
      INIT_48 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9D37F5D3D3D3F3BDFFFFFFFFFFFFFF",
      INIT_49 => X"D3B3D3D379FFFFFFFFFFFFFFDF3537BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4A => X"1559BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD5915",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD",
      INIT_4C => X"BDBDBDBDBDBDBDBDBDBD9D9DBDBDBDBD9B17F5B3D3D3F3BDFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59177D9D9D9D9D9D9DBDBDBDBDBD",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B17F5B3D3D315DFFFFF",
      INIT_4F => X"FFFFFFFFDF3559BDBDBDBDBDBDBDBDBD37F5D3B3D3D3BDFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"B3B359DF9B157BBDBDBDBDBDBDBDBD9D17F5B3B3D315DFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD5915D5D3",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79357D9D9DBDBDBDBD",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"BDBD9D9DBDBDBDBDBDBDBDBD9DBD7B17F5B3D3B315DFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"BD7B15D5B3B3D315FFFFFFFFFFFFFFFFFFFFFFFFFFFF9B1579BDBDBD9D9D9D9D",
      INIT_56 => X"BDBDBDBDBDBDBD9B15F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBD",
      INIT_57 => X"BDBDBD9DBDBDBDBDBDDDBDBDBD9D17F5B3B3D3F3BDFFFFFFFFFFFFFF9B157BBD",
      INIT_58 => X"7BFFFFFFFFFFFFFFDF35379D9D9D9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_59 => X"BDBDBDBDBDBDBDBDBD9DBDBDBD9DBDBDBDBDBDBDBDBDBDBDBDBD5915D5B3D3D3",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD15599DBD",
      INIT_5B => X"37373737373737373759BDBD9D17F5B3D3D3F3BFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF591537393737373937373737373737373737",
      INIT_5D => X"FFFFFFFFFFFFFFBD157BBDBDBDBDBDBDBDBD9D17F5D3B3D3F5DFFFFFFFFFFFFF",
      INIT_5E => X"DF1557BDBDBDBDBDBDBDBDBD37F5B3B3B3D39DFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"9D157BBDBDBDBDBDBDBDBD9D17D5B3B3D3F5BFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"3737373737373737373737373737599DBDBDBDBDBDBDBDBD5915D5B3B3B359DF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B153937373737373737373737",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"3737373737375779BDBF7B17F5B3D3D317BFDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"B3B3B315FFFFFFFFFFFFFFFFFFFFFFFFFFFF9B1579BDBD793737373737373737",
      INIT_65 => X"BDBDBD9B15F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7B15D5",
      INIT_66 => X"7BBDBDBDBDBDBDBD9D9D17F5B3B3B3F3BDFFFFFFFFFFFFFF9B157BBDBDBDBDBD",
      INIT_67 => X"FFFFFFFFDF371539373937373737373737373737373737373737373737373937",
      INIT_68 => X"373737373737373737373737599DBDBDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD1559BDBD7B593737",
      INIT_6A => X"F5F5F7F515379DBD9D17D5D3D3D315BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFF5BF5F5F7F5F5F5F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_6C => X"FFDFDF9D157BBDBDBDBDBDBDBDBD9B15F5D3D3D315BFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"BDBDBDBDBDBDBDBD37F5B3B3B3D3BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"BDBDBDBDBDBDBD7D17F5B3B3D315BFFFFFFFFFFFFFFFFFFFFFFFFFDFBF1559BD",
      INIT_6F => X"F5F5F5F5F5F5F5F5F515177BBFBDBDBDBDBDBDBD5915D5B3B3B359DF9D157BBD",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"F5151537BDBF7B17F5D3B3B317BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFF9D1579BDBD5915F5F5F5F5F5F5F5F5F5F5F5",
      INIT_74 => X"17F5B3B3D315DFFFFFFFFFFFFFFF7B159DBFBDBDBDBDBDBDBD7B15D5B3B3B315",
      INIT_75 => X"BDBDBDBDBD9D17F5B3B3B3F3BDFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B",
      INIT_76 => X"DF1715F7F5F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5599DBDBD",
      INIT_77 => X"F7F5F5F5F5F5F5F5179DBDBDBDBDBDBDBDBD59F5D3B3D3D37BFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDF9D1559BFBF59F515F5F5F5F5F5",
      INIT_79 => X"15179DBD9D17F7F5F5F5F5597BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFF59D5F5F5F5F5D5D5D5D5D5D5D5F5F5F5F5F5D5F5F5F5F5F5D5F5",
      INIT_7B => X"157BBDBDBDBDBDBDBDBD9D3715F5F5F515799BDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"BDBDBD9D37F5B3B3B3D3BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B797B797B7957",
      INIT_7D => X"BDBDBD9D17F5F5F5F515597BDFFFFFFFFFFFBD7979797B79591559BDBDBDBDBD",
      INIT_7E => X"F5F5D5D5F5F5379DBFBDBDBDBDBDBDBF5915D5B3B3D359DF9D157BBDBDBDBDBD",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFF7BF5F5D5D5F5F5F5D5D5D5F5F5F5F5F5F5F5F5F5F5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFC001FFF0FFC000001FFE0FFFFF87FFFFE1FFFFF8003F0FFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFF0000003FFC3FFFFFFFFBFF83FFFFFFFF87FFFFE000000FC7FFFFFF",
      INITP_02 => X"FFFFFFFFFFFFC001FFE0FF8000001FFE0FFFFF87FFFFE1FFFEF8001FCFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFF0000003FFC3FFFFFFFFFFF83FFFFFFFFFFFFFFE0000007F",
      INITP_04 => X"000007FFFFFFFFFFFFF8000FFE0FF8000001FFE0FFFFF87FFFFE1FFFFF0001FF",
      INITP_05 => X"F8001FFFFFFFFFFFFFFFFFFF0000003FFC3FFFFFFFFFFF83FFFFFFFFFFFFFFE0",
      INITP_06 => X"C1FFFE0000007FF07FFFFFFFFF8000FFE0FF8000001FFE0FFFFF87FFFFC1FFFF",
      INITP_07 => X"FC1FFFFF0001FFC1FFFFFFFFFFFFFFF0000003FFC3FFFFE0FFFFF83FFFFFFFFF",
      INITP_08 => X"FFFFFFFE1FFFE0000007FF87FFFFFFFFF8000FFE0FF8000001FFE0FFFFF87FFF",
      INITP_09 => X"FF87FFFFC1FFFFF8001FFE1FFFFFFFFFFFFFFF0000003FF83FFFFF0FFFFF83FF",
      INITP_0A => X"FFF83FFFFFFFFFC1FFFE0000007FF87FFFFFFFFF8000FFE0FF8000001FFE0FFF",
      INITP_0B => X"FFE0FFFFF87FFFFC1FFFFF8001FFC1FFFFFFFFFFFFFFF0000003FF83FFFFE0FF",
      INITP_0C => X"FFFE0FFFFF83FFFFFFFEFE1FFFE0000007FF07FFFFFFFFF8000FFE0FF8000000",
      INITP_0D => X"8000000FFE0FFFFF87FFFFC1FFFFF0001FFC1FFFFFFFFFFFFFFF0000003FF83F",
      INITP_0E => X"03FF83FFFFF0FFFFF83FFFFF0007E1FFFFFFFFFFFFF87FFFFFFFFF8000FFE0FF",
      INITP_0F => X"FFFE0FFFF00001FFE0FFFFF87FFFFC1FFFFF03FFFFC1FFFFFFFFFFFFFFFFC000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"9D9D7B15F5F5F5F515597BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFF9B797B79797B59157BBFBD5917F5F5D5F5D5F5F5F5F5F5F5F5F51737",
      INIT_03 => X"D315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7B15D5B3B3B315FFFFFFFF",
      INIT_04 => X"BD9D17F5D3B3B3F3BDFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B17F5B3B3",
      INIT_05 => X"D5F5F5D5F5F5F5F5D5F5D5F5D5F5D5F5D5F5D5F5D5F5F5175B9D9DBDBDBDBDBD",
      INIT_06 => X"D5F5F517179DBDBDBDBDBDBDBDBD5915D5B3D3D37BFFFFFFFFFFFFFFBF15F5D5",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFBD79797B7B7B5915599DBF7B15F5F5F5F5F5F5D5D5F5F5",
      INIT_08 => X"9B17F5F5F515151537DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFF59D3D3D3D3D3B3B3B3B3B3B3B3B3D3B3B3B3B3B3B3B3B3B3B3D515179DBD",
      INIT_0A => X"BDBDBDBDBDBD9B1515F5F5F7F51515BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"37F5D3B3B3D3BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF37151515151515157BBDBD",
      INIT_0C => X"3515151515151537BFFFFFFFFFFF9B351515151515F559BDBDBDBDBDBDBDBDBD",
      INIT_0D => X"D5F5179DBDBDBDBDBDBDBDBF5915D3D3B3D359FF9B157BBDBDBDBDBDBDBDBD9B",
      INIT_0E => X"FFFFFFFFFFFFFF59D3B3B3B3B3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3B3B3",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"1515F5F5151537DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"59151515151515F559BDBD5915F5D3B3B3B3B3B3B3B3B3B3B3D3F537BFBD7B15",
      INIT_12 => X"FFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7B15D5B3B3B315FFFFFFFFFFFFFFFF",
      INIT_13 => X"D3B3B3F5BDFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B17F5B3B3D315DFFF",
      INIT_14 => X"D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F515599DBDBDBDBDBDBDBD9D17F5",
      INIT_15 => X"179D9DBDBDBDBDBDBDBD59F5D5B3D3D37BFFFFFFFFFFFFFFBFF5D3D3B3B3D3B3",
      INIT_16 => X"FFFFFFFFFF791315151515151559BDBD7B15D5D3D3D3D3D3B3B3B3D3B3D3D315",
      INIT_17 => X"37373937159DDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"D3D3D3D3B3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F537BDBD9B593939",
      INIT_19 => X"BDBD9D3739393939371715BFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57D1",
      INIT_1A => X"B3D3BDFFFFFFFFFFFFFFFFFFFFFFFFFFDF35173937373757379DBD9DBDBDBDBD",
      INIT_1B => X"39391715BDDFDFDFFFFF79153759375739377BBDBDBDBDBDBDBDBD9D37F5D3B3",
      INIT_1C => X"BDBDBDBDBDBDBDBD5915D3D3D3D379FF9B157BBDBDBDBDBDBDBDBDBD57573737",
      INIT_1D => X"FFFFFF59D3B3B3B3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D5F537BD",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"371515BFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"593739397B9DBD59F5D5B3B3B3B3B3B3B3B3B3B3B3D3F537BDBD9B5937373737",
      INIT_21 => X"FFFF79159BBDBDBDBDBDBDBDBD7B15D5B3B3B315FFFFFFFFFFFFFFFF59153937",
      INIT_22 => X"BDFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B17F5B3D3D315DFFFFFFFFFFF",
      INIT_23 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3F31559BDBDBDBDBDBDBDBD9D17F5D3B3B3F5",
      INIT_24 => X"BDBDBDBDBDBD59F5D5B3D3D37BFFFFFFFFFFFFFFBFF5D3B3B3B3D3D3D3B3B3B3",
      INIT_25 => X"FF79153739373937377BBDBD7BF5F5D3B3D3D3B3B3B3B3D3B3D3D3F5179DBDBD",
      INIT_26 => X"1717173717BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3D3F537BDBDBDBDBDBDBDBDBD59",
      INIT_28 => X"9D9DBDBDBF571517171737BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF39D3D3D3D3D3",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFDF37379DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2A => X"17373737DDFF7B157BBFBDBDBDBDBDBDBDBDBDBDBDBDBDBD37F5D3D3B3D3BDFF",
      INIT_2B => X"BDBDBDBD5915D5B3D3D359FF9B157BBDBDBDBDBDBDBDBDBDBDBDBDBDBF9D3915",
      INIT_2C => X"D1D3B3B3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5379DBDBDBDBD",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79",
      INIT_2E => X"173735DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"BDBDBD5917D5B3B3B3B3B3D3B3B3B3B3B3D3F539BDBDBDBDBD9D9DBDBD371717",
      INIT_30 => X"9BBDBDBDBDBDBDBDBD7BF5D5B3B3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBD",
      INIT_31 => X"FFFFFFFF9B157BBDBDBDBDBDBDBDBD9B17F5B3D3D315DFFFFFFFFFFFFFFF7915",
      INIT_32 => X"B3B3B3B3B3B3B3B3B3B3F51579BDBDBDBDBDBDBDBD9D17F5D3B3B3F5BFFFFFFF",
      INIT_33 => X"BDBD59F5D3B3B3D37BFFFFFFFFFFFFFFBFF5B3D3B3B3D3B3B3B3B3B3B3B3B3B3",
      INIT_34 => X"BDBDBDBDBDBDBDBD7BF5D5B3B3B3B3D3B3B3B3B3B3B3D3F5379DBDBDBDBDBDBD",
      INIT_35 => X"D17BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79359D",
      INIT_36 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3D3F5179DBDBDBDBDBDBDBDBF59F5D3B3B3",
      INIT_37 => X"BD57F5D3B3B3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFF39B3D3D3B3B3B3B3B3B3",
      INIT_38 => X"FFFFFFFFFFFFFFFFDF3735BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_39 => X"9BFF59157BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD37F5D3D3B3D3BDFFFFFFFFFF",
      INIT_3A => X"5915D5B3D3D359FF9D157BBDBDBDBDBDBDBDBDBDBDBDBDBD9D9D37F5D3D3D3D1",
      INIT_3B => X"B3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5379DBDBDBDBDBDBDBDBD",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79D1D3B3B3",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"F5D3B3B3B3B3D3D3B3B3B3B3B3D3F539BDBDBDBDBDBDBDBDBD37F5D3B3D3D19B",
      INIT_3F => X"BDBDBDBDBD7BF5D5B3B3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD59",
      INIT_40 => X"9B157BBDBDBDBDBDBDBDBD9B15F5B3D3B315DFFFFFFFFFFFFFFF79159BBDBDBD",
      INIT_41 => X"B3B3B3B3B3B3D31559BDBDBDBDBDBDBDBD9D17F5B3B3B3F3BFFFFFFFFFFFFFFF",
      INIT_42 => X"D3B3B3D37BFFFFFFFFFFFFFFBFF3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_43 => X"BDBDBDBD7BF5D5B3B3D3D3B3B3B3B3B3D3B3B3F5379DBDBDBDBDBDBDBDBD59F5",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBDBDBDBD",
      INIT_45 => X"B3B3B3B3B3B3B3B3B3B3B3B3F5179DBDBDBDBDBDBDBDBD5915D3B3D3D37BFFFF",
      INIT_46 => X"B3B3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFF39B3D3D3B3B3B3B3B3B3B3B3B3B3",
      INIT_47 => X"FFFFFFFFDF37379DBDBDBDBD9DBDBDBDBDBDBDBDBDBDBDBFBDBDBDBDBD5715D5",
      INIT_48 => X"9BBDBDBDBDBDBDBDBDBDBDBDBDBDBD9D37F5D3D3B3D3BDFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"B3D359FF9D157BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBF3915D5B3D5D39DDF5915",
      INIT_4A => X"B3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5379DBDBDBDBDBDBDBDBD59F5D5B3",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79B3B3B3B3B3B3B3B3",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"B3B3B3B3B3B3B3B3B3D3F539BDBDBDBDBDBDBDBD9D3717D3D3D3D19DFFFFFFFF",
      INIT_4E => X"BD7BF5D5B3B3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD5915D5B3B3",
      INIT_4F => X"BDBDBDBDBDBDBD9B15F5B3D3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBD",
      INIT_50 => X"B3B3D51579BDBDBDBDBDBDBDBD9D17F5D3B3B3F3BFFFFFFFFFFFFFFF9B157BBD",
      INIT_51 => X"7BFFFFFFFFFFFFFFBFF5B3B3B3B3B3B3B5B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_52 => X"7BF5D5B3B3B3B3B3B3B3B3B3B3B3B3D5179DBDBDBDBDBDBDBDBD59F5D3B3B3D3",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBDBDBDBDBDBDBDBD",
      INIT_54 => X"D3B3B3B3B3B3D3D3F7179DBDBDBDBDBDBDBDBD5915D5D3B3B17BFFFFFFFFFFFF",
      INIT_55 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFF39B3D3D3B3B3B3D5D3D3D3D3D3D3B5D3B3D3",
      INIT_56 => X"FF3737BDBD9D595959595959595979597959595959599DBDBD37F5D5B3D3D39D",
      INIT_57 => X"BDBDBDBDBDBDBDBDBDBDBD9D37F5D3B3B3D3BDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"9D157BBDBDBDBDBDBDBDBDBDBDBDBDBDBD9D39F5D5B3B3D39DDF79157BBDBDBD",
      INIT_59 => X"B3B3B3B3B3B3B3D3D3B3B3B3D3F5379DBDBDBDBDBDBDBDBD59F5D5B3B3D359DF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59B3B3B3B5D3D3B3B3B3B3D3D3",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"D3B3B3B3D3D3F517BDBDBDBDBDBDBDBD9D37F5D3B3D3D39DFFFFFFFFFFFFFFFF",
      INIT_5D => X"B3B3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD5915D5B3B3B3B3D3D3",
      INIT_5E => X"BDBDBD9B15F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5",
      INIT_5F => X"59BDBDBDBDBDBDBDBD9D17F5D3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBD",
      INIT_60 => X"FFFFFFDFBFF3D3D3D3D3B3D3B5B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D5F5",
      INIT_61 => X"B3B3D3B3B3B3D3B3B3D3D3F5179DBDBDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBDBDBDBDBDBDBDBD7BF5D5B3",
      INIT_63 => X"B3B3B1D3F5179DBDBDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFF37B3B1B3B1B3B3B3B3B3B1B1B1B1B3B1B3D3D3D3B3B3",
      INIT_65 => X"BD9B15151517171515151515151717F515159BBD9D3915D5B3D3D39DDFFFFFFF",
      INIT_66 => X"BDBDBDBDBDBDBD9D37F5D3B3B3D3BDFFFFFFFFFFFFFFFFFFFFFFFFFFDF37159D",
      INIT_67 => X"BDBDBDBDBDBDBDBDBDBDBDBDBD9D59F5D5B3B5B37DDF59159BDDBDBDBDBDBDBD",
      INIT_68 => X"B3B3B3B3B3B3B3B3D5F5179DBDBDBDBDBDBDBDBD59F5D5B3B3D359DF9D157BBD",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59D1B3B3B3D3B3D3B3D3B3B3B3B3B3B3B3",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"D1D1F537BDBDBDBDBDBDBDBDBD37F7D5B3D3D19DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD59F5D5B3B3B3B3B1B1B1B1B1B1",
      INIT_6D => X"15F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3B3B315",
      INIT_6E => X"BDBDBDBDBD9D17F5D3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B",
      INIT_6F => X"BDF3D1B1B1B3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D5F559BDBDBD",
      INIT_70 => X"B1D3B1D3B3B1D3F5379DBDBDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF79359DBDBDBDBDBDBDBDBD5BF5D5B3D3B3D3B1",
      INIT_72 => X"1517BDBDBDBDBDBDBDBDBD5915D5B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFF7B37373737373737373737373737373737373737373737373737",
      INIT_74 => X"F5F5F5F5F5F5F5F5F5F5F5F5F5177BBFBD5915F5F5F5F55B9BDDFFFFFFFFFFFF",
      INIT_75 => X"BDBDBD9D37F5D3B3B3D3BDFFFFFFFFFFFFFFDF9B9B9B9B9D7B17379DBD9D1515",
      INIT_76 => X"BDBDBDBDBDBDBDBDBDBD3715F5D5F5D5599D39159BBDBDBDBDBDBDBDBDBDBDBD",
      INIT_77 => X"F5F5F5D5F5F5179DBDBDBDBDBDBDBDBD59F5D5B3B3D359FF9D157BBDBDBDBDBD",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFBB573737373717F5D5D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"BDBDBDBDBDBDBDBDBD37F5D3B3B3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFF59159DBDBDBDBDBDBDBDBD59F5D5B3B3B3F537373737373757371737",
      INIT_7C => X"B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3B3B315FFFFFFFF",
      INIT_7D => X"BD9D17F5D3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B15F5B3B3",
      INIT_7E => X"37373717D3D5D5D5D5D5D5D5D5D5F5F5F5F5F5F5D5F5F51559BDBDBDBDBDBDBD",
      INIT_7F => X"37373915379DBDBDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFFFFFFFFFFDF793737",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFE1F047FF83FFFFF7FFFFF83FFFFE0007FFFFFFFFFFFFFFF07FFFFFFFFF81F",
      INITP_01 => X"FFFF83FFFFE0FFFFFFD57FFE0FFFFF87FFFFC1FFFFF87FFFFC1FFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFF83FFFFFFFFFFF83FFFFE0007FFFFFFFFFFFFFFF07FFFFF",
      INITP_03 => X"07FFFFFFFFF83FFFFE0FFFFFFFFFFFE0FFFFF87FFFFC1FFFFF07FFFFC1FFFFFF",
      INITP_04 => X"1FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFF83FFFFE0007FFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFF07FFFFFFFFF83FFFFE0FFFFFFFFFFFE0FFFFF87FFFFC1FFFFF87FFFFC",
      INITP_06 => X"07FFFFC1FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFF83FFFFE0007FF87FFFF",
      INITP_07 => X"F87FFFFFFFFFFF07FFFFFFFFF83FFFFE0FFFFFFFFFFFE0FFFFF87FFFFC1FFFFF",
      INITP_08 => X"C1FFFFF07FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFF83FFFFE0007F",
      INITP_09 => X"FE0007FF07FFFFFFFFFFF07FFFFFFFFF83FFFFE0FFFFFFFFFFFE0FFFFF87FFFF",
      INITP_0A => X"F87FFFFC1FFFFF07FFFFC1FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFF83FFF",
      INITP_0B => X"FF83FFFFE0007FF87FFFFFFFFFFF07FFFFFFFFF83FFFFE0FFFFFFFFFFFE0FFFF",
      INITP_0C => X"FE0FFFFF87FFFFC1FFFFF07FFFFC1FFFFFFFFFFFFFFFFEFFFFFFF83FFFFFFFFF",
      INITP_0D => X"FF07FFFFF83FFFFE001FFF07FFFFFFFFFFF07FFFFFFDFFC3FFFFE0FFFF7FFFFF",
      INITP_0E => X"F003FFFFE0FFFFF87FFFFC1FFFFF07FFFFC1FFFFFFFFFFFFFFFFE00007FF83FF",
      INITP_0F => X"3FF83FFF807C03FF83FFFFE1FFFFF07FFFFFFFFFFF07FFFFFFC3783FFFFE0FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFF79359DBDBDBDBDBDBDBDBD5BF5D5B3D3B3F33737393737",
      INIT_01 => X"BDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3735BDBD",
      INIT_03 => X"B3B3B3D3D3D3D3D3F5157BBFBD57151515151515159BFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"37F5D3B3B3D3BDFFFFFFFFFFFFFFBD35151515151515379D9D9D15F5D3D3D3D3",
      INIT_05 => X"BDBDBDBDBDBD3715F5151515151515159BDDBDBDBDBDBDBDBDBDBDBDBDBDBD9D",
      INIT_06 => X"F515379DBDBDBDBDBDBDBDBD59F5D5B3B3D359FF9D157BBDBDBDBDBDBDBDBDBD",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBF17F5F7F7F71717171717F7F7F7F5F717F7F5",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"BDBDBDBDBD37F5D5B5D5D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"59159DBDBDBDBDBDBDBDBD5915D5B3B3B339DFFFFFFFFFFFFFDF3737BDBDBDBD",
      INIT_0B => X"FFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3B3B315FFFFFFFFFFFFFFFF",
      INIT_0C => X"D3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B15F5B3B3B315DFFF",
      INIT_0D => X"15171717171717171717F515F515F515F515151579BDBDBDBDBDBDBDBD9D17F5",
      INIT_0E => X"37BDBDBDBDBDBDBDBDBD59F5D3B3B3D37BFFFFFFFFFFFFFFFFFFFFDFDFDFDF7B",
      INIT_0F => X"FFFFFFFFFF79359BBDBDBDBDBDBDBDBD5BF5D5B3D3D337DFDFDFFFFFDFDFBF39",
      INIT_10 => X"BDBDBD59F5D3B3B3B37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3737BDBDBDBDBDBD",
      INIT_12 => X"B3B3B3D3F5177BBDBD79373737373717159BDFDFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"B3D3BDFFFFFFFFFFFFFFBD3537373737373737BDBD9B17F5D3B3B3B3B3B3B3B3",
      INIT_14 => X"BDBD793737373737373737379BBDBDBDBDBDBDBDBDBDBDBDBDBDBD9D37F5D3B3",
      INIT_15 => X"BDBDBDBDBDBDBDBD59F5D5B3B3D359FF9D157BBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFDF151717171737373737373737373737373737373757BD",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"BD37F5D3B3B3D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"BDBDBDBDBDBDBD59F5D5B3B3B359FFFFFFFFFFFFFFDF3737BDBDBDBDBDBDBDBD",
      INIT_1A => X"FFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3B3B315FFFFFFFFFFFFFFFF59159DBD",
      INIT_1B => X"BFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B15F5B3B3B315DFFFFFFFFFFF",
      INIT_1C => X"373737373737373737373737373737377BBDBDBDBDBDBDBDBD9D17F5D3B3B3F3",
      INIT_1D => X"BDBDBDBDBDBD59F5D3B3B3D37BFFFFFFFFFFFFFFFFFFFFFFDFFFFF9B15173737",
      INIT_1E => X"FF79359BBDBDBDBDBDBDBDBD7BF5D5B3D3D317DFDFFFFFFFFFDFDF37359DBDBD",
      INIT_1F => X"F5D3B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF37379DBDBDBDBDBDBDBDBD59",
      INIT_21 => X"F5157BBDBDBD9D9D9D9D9D7B151737393779FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFBD15799DBDBD9D9DBDBDBD9B17F5D3B3B3B3D3B3B3B3B3D3D3D3",
      INIT_23 => X"BD9B9D9D9D9D9D9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD37F5D3B3B3D3BDFF",
      INIT_24 => X"BDBDBDBD59F5D5B3D3D379FF9D157BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_25 => X"FFFFFFFFFFDF37399D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DBDBDBDBDBD",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"B3B3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"BDBDBD5915D5B3B3B359FFFFFFFFFFFFFFDF3737BDBDBDBDBDBDBDBDBD37F5D3",
      INIT_29 => X"9BBDBDBDBDBDBDBDBD7BF5D5B3D3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBD",
      INIT_2A => X"FFFFFFFF9B157BBDBDBDBDBDBDBDBD9B15F5B3B3B315DFFFFFFFFFFFFFFF7915",
      INIT_2B => X"9D9D9D9D9D9D9D9D9D9D9D9DBDBDBDBDBDBDBDBDBD9D17F5D3B3B3F3BFFFFFFF",
      INIT_2C => X"BDBD59F5D3B3B3B37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B157B9D9D9D9D9D9D",
      INIT_2D => X"BDBDBDBDBDBDBDBD7BF5D5B3B3B317DFFFFFFFFFFFFFDF3737BDBDBDBDBDBDBD",
      INIT_2E => X"D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79359B",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF37179DBDBDBDBDBDBDBDBD59F5D3B3B3",
      INIT_30 => X"BDBDBDBDBDBDBD7B15F5D3D3D315FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFBD157BBDBDBDBDBDBDBDBF9B17F5D3B3B3B3B3B3B3B3B3D3D3D3F5179BBD",
      INIT_32 => X"BDBD9D9D9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD37F5D3B3B3D3BDFFFFFFFFFF",
      INIT_33 => X"59F5D5B3D3D379FF9D157BBDBDBDBDBDBDBDBDBDBDBDBD9DBDBDBDBDBDBDBDBD",
      INIT_34 => X"FFDF35599D9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"F5D5B3B3B359FFFFFFFFFFFFFFDF37379D9DBDBDBDBDBDBDBD37F5D5B3D3D19D",
      INIT_38 => X"BDBDBDBDBD7BF5D5B3D3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD59",
      INIT_39 => X"9B157BBDBDBDBDBDBDBDBD9B15F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBD",
      INIT_3A => X"BDBDBDBDBDBD9DBDBDBDBDBDBDBDBDBDBD9D17F5B3B3B3F3BFFFFFFFFFFFFFFF",
      INIT_3B => X"D3B3B3B37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B157DBDBDBDBDBDBDBDBDBDBD",
      INIT_3C => X"BDBDBDBD7BF5D5B3B3D337FFFFFFFFFFFFFFDF59379DBDBDBDBDBDBDBDBD59F5",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79359DBDBDBDBD",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFDF37179DBDBDBDBDBDBDBDBD59F5D5B3D3D37BFFFF",
      INIT_3F => X"BDBDBD7B15F5D3B3B317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"7BBFBDBDBDBDBDBDBD9B15F5B3B3B3B3B3B3B5B3B3B3B3B3F5177BBDBDBDBDBD",
      INIT_41 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD37F5D3B3B3D3BDFFFFFFFFFFFFFFBD15",
      INIT_42 => X"D3D379FF9D157BBDBDBDBDBDBDBDBDBDBDBFBDBDBDBDBDBDBDBFBDBDBDBDBDBD",
      INIT_43 => X"BFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD5915D5B3",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3559",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"D359DFFFFFFFFFFFFFDF3737BDBDBDBDBDBDBDBDBD37F5D5B3D3D39DFFFFFFFF",
      INIT_47 => X"BD7BF5D5B3D3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD59F5D5B3B3",
      INIT_48 => X"BDBDBDBDBDBDBD9B17F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBD",
      INIT_49 => X"BDBDBDBFBDBDBDBDBDBDBDBDBD9D17F5B3B3B3F3BFFFFFFFFFFFFFFF9B157BBD",
      INIT_4A => X"7BFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4B => X"5BF5D5B3B3B335FFFFFFFFFFFFFFDF59359DBDBDBDBDBDBDBDBD59F5D3B3B3B3",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79159DBDBDBFBDBDBDBDBF",
      INIT_4D => X"FFFFFFFFFFFFFFDF37179DBDBDBDBDBDBDBDBD59F5D5B3D3D37BFFFFFFFFFFFF",
      INIT_4E => X"F5F5D3B3B317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"BDBDBDBDBD9B17F5B3B3B3B3B3B3B3B3B3B3D3D3F5177BBDBDBDBDBDBDBDBD7B",
      INIT_50 => X"7B7B9BBDBDBDBDBDBDBDBDBD37F5D3B3B3D3BDFFFFFFFFFFFFFFBD157BBDBDBD",
      INIT_51 => X"9D157BBDBDBDBDBDBDBDBDBD7B7B7B7B7B7B7B7B7B9DBDBD9D7B7B7B7B7B7B7B",
      INIT_52 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B9BBDBDBDBDBDBDBDBDBD59F5D5B3D3D379FF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF35375B7B7B7B",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFDF3737BDBDBDBDBDBDBDBDBD37F5D3B3D3D39DFFFFFFFFFFFFFFFF",
      INIT_56 => X"B3D3B315FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD59F5D5B3D3D359DFFF",
      INIT_57 => X"BDBDBD9B17F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5",
      INIT_58 => X"9BBDBDBDBDBDBDBDBD9D17F5D3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBD",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFF9B15397B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B5B7B",
      INIT_5A => X"B3D337FFFFFFFFFFFFFFDF57359DBDBDBDBDBDBDBDBD59F5D3B3B3B37BFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7915597B7B7B7B7B9DBDBD59F5D5B3",
      INIT_5C => X"FFFFFFDF37179DBDBDBDBDBDBDBDBD59F5D5B3D3D37BFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"B315FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"BD9B17F5B3B5B3B3B3B3B3B3D3D3B3B3F5177BBDBDBDBDBDBDBDBD7B17F5D3B3",
      INIT_5F => X"BDBDBDBDBDBDBDBD37F5D3B3B3D3BDFFFFFFFFFFFFFFBD157BBDBDBDBDBDBDBD",
      INIT_60 => X"BDBDBDBDBDBDBD7B37151515171717151557DDDD7B171515151515151515599D",
      INIT_61 => X"15151515151515151515379BBDBDBDBDBDBDBDBD59F5D5B3B3D359DF9D157BBD",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF17F51715151515151515",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFDF3737BDBDBDBDBDBDBDBDBD37F5D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFF59159DBDBDBDBDBDBDBDBD59F5D5B3D3D359FFFFFFFFFFFF",
      INIT_66 => X"17F5B3B3B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3D3B315",
      INIT_67 => X"BDBDBDBDBD9D17F5B3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B",
      INIT_68 => X"FFFFFFFFFFFFFF7BF51715151515151515151515151515151515171579BDBDBD",
      INIT_69 => X"FFFFFFFFFFFFDF59379DBDBDBDBDBDBDBDBD59F5D3B3B3B37BFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF59F517171515151579BDBD7B17F5D3B3B317DF",
      INIT_6B => X"37179DBDBDBDBDBDBDBDBD59F5D5B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDF",
      INIT_6D => X"B3B3B3B3F5F5F5F5F5F5F51515157BBDBDBDBDBDBDBDBD7BF5D5B3B3B315FFFF",
      INIT_6E => X"BDBDBD9D37F5D3B3B3D3BDFFFFFFFFFFFFFFBD157BBFBDBDBDBDBDBDBD9B15D5",
      INIT_6F => X"BDBDBD9B37151515F7F5F5F5F539BDBD7B15151517171715171559BDBDBDBDBD",
      INIT_70 => X"F5F7F7F7F717379DBDBDBDBDBDBDBDBD59F5D5B3B3D359DF9D157BBDBDBDBDBD",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF17F5F5F7F7F7F7F7F7F7F7F7F7F5",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"BDBDBDBDBDBDBDBDBD37F5D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF59159DBDBDBDBDBDBDBDBD59F5D5B3D3D359FFFFFFFFFFFFFFDF3737",
      INIT_75 => X"B315DFFFFFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3D3B315FFFFFFFF",
      INIT_76 => X"BD9D17F5D3B3B3F3BFFFFFFFFFFFFFFF9B157BBFBDBDBDBDBDBDBD9B17F5B3B3",
      INIT_77 => X"FFFFFF7BF5F5F7F5F5F5F5F5F5F51717171717171717151579BDBDBDBDBDBDBD",
      INIT_78 => X"DFBFBD37379DBDBDBDBDBDBDBDBD59F5D3B3B3B37BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFF79F5F7F5F51717F559BD9D59F5F5D5D3D317BFDFDFDFDF",
      INIT_7A => X"BDBDBDBDBDBDBD39F5D5B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFF7935373737373737373737373737373737373759DFFFFFFFFFDF37179DBD",
      INIT_7C => X"BFBFDFDFDFDFDFBF59159BBDBDBDBDBDBDBDBD7BF7D5D3D3D315FFFFFFFFFFFF",
      INIT_7D => X"37F5D3B3B3D3BDFFFFFFFFFFFFFFBD157BBDBDBDBDBDBDBDBF9D17F5B3B3D315",
      INIT_7E => X"37F5D3D3D5D5D3F5F539BDBD7B17F5D3D3D3D3D3F5F5599DBDBDBDBDBDBDBD9D",
      INIT_7F => X"D5F5379DBDBDBDBDBDBDBDBF59F5D5B3B3D359DF9D157BBDBDBDBDBDBD9DBD7B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFE0FFFF00001FFE0FFFFF87FFFFC1FFFFF07FFFFC1FFFFFFFFFFFFFFFFC0000",
      INITP_01 => X"FFC00003FF83FFF807C03FF83FFFFC1FFFFF07FE97F3FFFFF07FFFFFFC07E1FF",
      INITP_02 => X"C07E0DEFFE0FFFF00000FFE0FFFFF07FFFFC1FFFFF07FFFFC1FFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFC00003FFC3FFF807803FF83FFFFC1FFFFF07FEC7FBFFFFF07FFFFFF",
      INITP_04 => X"7FFFFFFC07F1FFFFE0FFFF00000FFE0FFFFF07FFFFC1FFFFF07FFFFC1FFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFC00001FF03FFF807001FF03FFFFC1FFBFF07FFFFFF83FFE0",
      INITP_06 => X"F03FFF07FFFFFFC03FFFFFFE0FFFF000007FC0FFFFE07FFFF81FFFFF07FFFF81",
      INITP_07 => X"7FFFF81FFFFFFFFFFFFFFFFC00001FF03FFF807003FF03FFFFE1FFBFF07FFFFF",
      INITP_08 => X"07FFFFF003FFE07FFFFFFC03FFFFFFE0FFFF000007FC0FFFFE07FEFFC1FFFFF0",
      INITP_09 => X"1FFFFF07FFFF81FFFFFFFFFFFFFFFFC00001FF03FFF003001FF03FFFFC1FFFFF",
      INITP_0A => X"E0FFBFF07FFFFE003FFE07FFFFFFC03FE7FFFC0FFFF00001FFC0FFE7E07FEFC2",
      INITP_0B => X"03FEF001FFFFF07FFFB81FFFFFFFFFFFFFFFFC00003FF03FFE000007FF03FFFF",
      INITP_0C => X"F03FFFFC1FFFFF07FFFFE003FFF07FFFFFFC03FC0CFFC0FFFF00001FFC0FFC0F",
      INITP_0D => X"C0FFC0607FE7001FFBFF07FFFF81FFFFFFFFFFFFFFFFE00000FF03FFE000007F",
      INITP_0E => X"03001DFF03FFFFC0FF9FF07FFFFE003FFE07FFFFFFC037E04FFC0FFFF000016F",
      INITP_0F => X"FFFFFFFC0FF80707FEF001FFBFF07FFFF81FFFFFFFFFFFFFFFFFFFFFCFF03FFE",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBFF5D3D5D5D3D3D5D5D5D5D5D5D5D5D5D5D5D5",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"BDBDBDBDBD37F5D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"59159DBDBDBDBDBDBDBDBD59F5D5B3D3D359FFFFFFFFFFFFFFDF3737BDBDBDBD",
      INIT_04 => X"FFFFFFFFFFFF79159BBDBDBDBDBDBDBDBD7BF5D5B3D3B315FFFFFFFFFFFFFFFF",
      INIT_05 => X"D3B3B3F3BFFFFFFFFFFFFFFF9B157BBDBDBDBDBDBDBDBD9B17F5B3B3B315DFFF",
      INIT_06 => X"D3D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5F51559BDBDBDBDBDBDBDBD9D17F5",
      INIT_07 => X"179DBDBDBDBDBDBDBDBD59F5D3B3B3B37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B",
      INIT_08 => X"FFFFFFFFFF57D3D5D3D5D5F5F559BDBD5B1515F7F7F7F5373717173737373715",
      INIT_09 => X"9D9D9D39F5D5B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"15F5F517F515151515151515F5F515151537DFFFFFFFFFDF37179D9DBDBD9D9D",
      INIT_0B => X"FFFFFFFF7B157BBD9D9D9D9D9D9D9D5BF7D5D3D3B315FFFFFFFFFFFFFFFF59F5",
      INIT_0C => X"B3D3BDFFFFFFFFFFFFFFBD15799D9D9D9D9D9D9D9D7BF7F5D3D3D315DFFFFFFF",
      INIT_0D => X"B3B3B3D5F5399DBD7B15F5D3B3B3B3B3D5F5399D9D9D9D9DBD9D9D9D37F5D3B3",
      INIT_0E => X"9D9D9D9D9D9D9D9D59F5D5B3B3D359DF9D157B9D9D9D9D9D9D9D9D7B17F5D3B3",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFDFF3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5179D",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"9D17F5D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"9DBDBD9D9D9D9D39F5D5B3D3D359FFFFFFFFFFFFFFDF3737BD9D9D9D9D9D9D9D",
      INIT_13 => X"FFFF79157B9D9D9D9D9D9D9D9D5BF5D5B3D3B315FFFFFFFFFFFFFFFF59159D9D",
      INIT_14 => X"BFFFFFFFFFFFFFFF9B157BBD9DBDBD9D9D9D9D7BF7F5B3B3B315DFFFFFFFFFFF",
      INIT_15 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5599D9D9D9D9D9D9D9D7D17F5D3B3B3F3",
      INIT_16 => X"9DBD9D9D9D9D39F5D3B3B3B37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF79B1B3B3B3",
      INIT_17 => X"FF37D3D3B3B3B3D5F5399DBD591517F7F7F7F5F51517F515151515F5177D9D9D",
      INIT_18 => X"F7D3B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"F71717171717151717F7171515377B9D9D9DFFDF371737393737393739373717",
      INIT_1A => X"791537373937393737393717F7D5B3B3B315FFFFFFFFFFFFFFFF59F51717F7F7",
      INIT_1B => X"FFFFFFFFFFFFBD1537373737373739393737F7F5B3B3D115DFFFFFFFFFFFFFFF",
      INIT_1C => X"F517573717F7D5B3B3B3B5B3D3F71739373937373939393717F5D3B3B3D39DFF",
      INIT_1D => X"373739391717D5B3B3D359DF9B153739373737373737391717F5D3B3B3B3B3D5",
      INIT_1E => X"FFFFFFFFFFDFF3D3B3B3B3B3B3B3B3B3B3B3B3D3B3B3B3B3B3F5173737373737",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"39393717F7D5B3D3D359FFFFFFFFFFFFFFDF371537373737393737373717F7D3",
      INIT_22 => X"17393737373737393717F7D5B3B3B315FFFFFFFFFFFFFFFF5915373737373939",
      INIT_23 => X"FFFFFFFF9B1537375737393737393917F7F5B3B3D315DFFFFFFFFFFFFFFF7915",
      INIT_24 => X"B3B3B3B3B3B3B3B3B3B3D3F51739393737393939373717F5B3B3B3F5BFFFFFFF",
      INIT_25 => X"373917F5D3B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF79B1B3B3B3B3B3B3B3",
      INIT_26 => X"B3B3D3D5F517373937151717F7F7F71717171717171717171737373737373737",
      INIT_27 => X"D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57B1B3",
      INIT_28 => X"171717171717171717F5D1D1B1F3DFDF3715171717171717171717F7F5D3B3D3",
      INIT_29 => X"1717171717171715F5D5B3B3B315FFFFFFFFFFFFFFFF59151717171717171717",
      INIT_2A => X"FFFF9D1515171717171717171717F5F5B3D3D315DFFFFFFFFFFFFFFF79F51717",
      INIT_2B => X"F5F5D5B3B3B5B3B3D5F7F5171717171717171717F5F5B3B3B3D39DFFFFFFFFFF",
      INIT_2C => X"F7F7D5D3B3D359DF9B151717171717171717171717F5D3B3B3B3B3D5F5171515",
      INIT_2D => X"FFDFF5D3B3B3B3B3B3B3B3B3B3B3B3B3B3D3B3B3B3F7F5171717171717171717",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"F7D5B3B3D359FFFFFFFFFFFFFFDF3715171717171717171717F7F5D3B3D3D39D",
      INIT_31 => X"1717171717F5F7D5B3B3B315FFFFFFFFFFFFFFFF591517171717171717171715",
      INIT_32 => X"9B15171717151717171717F7F7D5B3B3D315DFFFFFFFFFFFFFFF7B1517171717",
      INIT_33 => X"B3B3B3B3B3B3D5F5F7171717171717171717F7F5D5B3B3F5BDFFFFFFFFFFFFFF",
      INIT_34 => X"D5B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF79B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_35 => X"F7F51515171717171717171717171717171717171717171717171717171717F5",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37B1B3B3D3B3D5",
      INIT_37 => X"17171717F5F5D3F3D3F5DFDF371517171717171717171717F7D5B3D3D37BFFFF",
      INIT_38 => X"17171715F7D5B3B3B315FFFFFFFFFFFFFFFF5915171717171717171717171717",
      INIT_39 => X"1517171717171717171717F7B3D3D315DFFFFFFFFFFFFFFF79F5171717171717",
      INIT_3A => X"B3B3B3B3D3F517171717171717171717F7F5B3B3B3D39DFFFFFFFFFFFFFFBD15",
      INIT_3B => X"B3B359DF9D151517171717171717171717F5B3B3B3B3B3D3F7171717F7F7D5B3",
      INIT_3C => X"B3B3B3B3B3B3B3B3B3B3D3D3B3B3B3D3B3F7F7171717171717171717F5F7D5B3",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF5D3",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"D359FFFFFFFFFFFFFFDF3715171717171717171717F7F5D3B3D3D39DFFFFFFFF",
      INIT_40 => X"1717F7D5B3B3B315FFFFFFFFFFFFFFFF591517171717171717171715F7D5B3B3",
      INIT_41 => X"17171717171717F7F7D5B3D3D315DFFFFFFFFFFFFFFF79F51717371717171717",
      INIT_42 => X"B3B3D5F5F7171717171717171717F5F5B3B3B3F5BFFFFFFFFFFFFFFF9B151717",
      INIT_43 => X"7BFFFFFFFFFFFFFFFFFFFFFFFFFFDF7BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_44 => X"171717171717171717171717171717171717171717171717171717F5D3B3B3D3",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57B1D3B3B3B3D5F7F71717",
      INIT_46 => X"F5F7D3D3D3D3DFDF3715171717171717171717F5F5D3B3D3D37BFFFFFFFFFFFF",
      INIT_47 => X"F7D5B3B3B315FFFFFFFFFFFFFFFF5915171717171717171717171717F7F7F7F7",
      INIT_48 => X"171717171717F5D5B3B3D315DFFFFFFFFFFFFFFF7B1517171717171717171717",
      INIT_49 => X"D5F7F5171717171717171717F5F5B3B3B3D39DFFFFFFFFFFFFFFBD1717171717",
      INIT_4A => X"9D1515171717171717171717F7F5B3B3B3B3B3D5F7F51717F7F7F5B3B3B3D3B3",
      INIT_4B => X"B3B3B3B3B3D3D3D3D3D3D3D3B3D5F5151717171717171717F7F7D5B3B3B359DF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF3D3B3B3B3D3",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFDF3715171717171717171717F7F7D5B3D3D39DFFFFFFFFFFFFFFFF",
      INIT_4F => X"B3B3B315FFFFFFFFFFFFFFFF591515171717171717171717F7D5B3B3B359FFFF",
      INIT_50 => X"171717F7F7D5B3D3D315DFDFFFFFFFFFFFFF59F5171717151717F7F7F7F517D5",
      INIT_51 => X"17171717171717171717F7F5B3B3B3F5BFFFFFFFFFFFFFFF7B1517F7F7171715",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFDF79B1D3B3B3B3B3B3B3B3B3D3B3B3B3B3B3B3D3D317",
      INIT_53 => X"171717F7F71717171717171717171717171717171717F5F5D3B3B3D37BFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59B1D3D3D3D3D5F7F7171717171717",
      INIT_55 => X"B3F5DFDF3715171717171717171717F5F5D3B3D3D37BFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"B315FFFFFFFFFFFFFFFF79151717171717171717171717F7F5F7F7F7F7F5D3B3",
      INIT_57 => X"171717F7B3B3B3F5BFFFFFFFFFFFFFFF79F517171717171717171715F7D5B3B3",
      INIT_58 => X"1717171717171717F7F5B3B3B3D39DFFFFFFFFFFFFFFBD151717171717171717",
      INIT_59 => X"17171717171717F7F7D5B3B3B5B3B3D3F7F7F5F5F7F7F5D3B3D3D3D3D3171517",
      INIT_5A => X"D3D3D3B1D3D3D3B3D3F717171717171717171717F7F7D5B3B3D359DF9D151717",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3D1D3D3D3D3D3D3B3D3",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFDF37151717171717F7171717F5F5D5B3D3D19DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFF591517171717171717171715F7D5B3B3D359FFFFFFFFFFFF",
      INIT_5F => X"F7F5D3D3B1F5BFDFFFFFFFFFFFFF7BF517171715F7F7F7F7F7F7F7D5B3B3B315",
      INIT_60 => X"171717171717F7F5D3B3B3F5BFFFFFFFFFFFFFFF7B15F7F5F7F7F7F717171717",
      INIT_61 => X"FFFFFFFFFFFFFF7BD1D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D31717171717",
      INIT_62 => X"F5F7F7F71717F5F517171717171717171717F7F5D3B3B3D37BFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF57B1D3D3D3D3D3F7F71717171717171717F7F5",
      INIT_64 => X"371517171717171717171717F5D5B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFF59151717171717171717171717F5F5F7F7F7F7D5D3B3B3F5DFDF",
      INIT_66 => X"D5D3D317BDDFDFDFFFDFDFDF5B1517171717171717171717F7D5B3B3B315FFFF",
      INIT_67 => X"17171717F5F5B3B3B3D39DFFFFFFFFFFFFFF9D1517171717171717171717F7F5",
      INIT_68 => X"171717F7F7F5B3B3B3B3D3F5F5F7F7F7F7F7D5D3D3D3D3F3F315151717171717",
      INIT_69 => X"F3F3F3F3F5F5F5F71717171717171717F7F7D5B3B3B359DF9D15171717171717",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF15F3F3F3F3F3F5F3F5F5F3F3F5F3",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"171717171717171717F5F5D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFF59F517171717171717171715F7D5B3B3D359FFFFFFFFFFFFFFDF3715",
      INIT_6E => X"D3179FDFDFDFDFDFDFDF59F5F7171715F7F7F5F5F7F5F5D5B3B3B315FFFFFFFF",
      INIT_6F => X"1717F7F5B3B3B3F5BFFFFFFFFFFFFFFF9B15F7F7F7F7F7F7F51717F5F5F5D3D3",
      INIT_70 => X"FFFFFF7BF3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F515F51717F717171717",
      INIT_71 => X"F715F5F517171717171717171717F7F7D3B3B3D37BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFF79F3F5F3F3F5F5F5F71717F7171717171717F7F5F5F7F5",
      INIT_73 => X"17171717171717F5F5D3B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFF59151717171717171717171717F5D5D5D5D5D5D5B3B3B3D3DFDF37151717",
      INIT_75 => X"373737375737373917F5F7171717171717171717F7D5B3B3B315FFFFFFFFFFFF",
      INIT_76 => X"F5F5B3B3B3D39DFFFFFFFFFFFFFFBD1517171717171717171717F7F7F7F5F5F5",
      INIT_77 => X"F7D5B3B3B3F57D9DF5D3D5D5D5D5D3D3D3D3F59D7D17F5171717171717171717",
      INIT_78 => X"9D37F5F71717171717171717F7F7D5B3B3B359DF9D15171717171717171717F7",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDBDBDBFBDBDBDBDBDBDBDBDBDBFBFBDBDBF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1717171717F7F5D3B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"59F517171717171717171717F7D5B3B3D359FFFFFFFFFFFFFFDF371517171717",
      INIT_7D => X"37373737373717F717171715F5F5D5D5F5D5D5B5B3B3B315FFFFFFFFFFFFFFDF",
      INIT_7E => X"D3B3B3F5BFFFFFFFFFFFFFFF7BF3F5D5D5D5D5F7F7171717F5F7F5F5F5153737",
      INIT_7F => X"BDBFBDBDBDBDBDBDBDBDBDBDBDBDBDBDBFBF7B1717171717171717171717F7F5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FF03FFF03003FFF03FFFFC0EF1FF07FFFFC003FFE07FFFFFFFFBFF007FC0FFFF",
      INITP_01 => X"FC0FFFFFFFFFFFC0FF80707FDF001FFBFE07FFFF81FFFFFFFFFFFFFFFFFFFFFD",
      INITP_02 => X"FFFFFFDFF03FFF07003FFF03FFFFF1EFBFF07FFFFC003FFE87FFFFFFFFFFF003",
      INITP_03 => X"FFFE003FC0FFFFFFFFFFFC0FF807F7EFF000FFBFE07FFFF81FFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFF03FFF07003FFF03FFFFFFFFFFF07FFFF8003FFE07FFFFFFF",
      INITP_05 => X"FFFFFFFFFFE003FC0FFFFFFFFFFFC0FF807FFFFF001FFFFE07FFFF81FFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFF03FFF07803FFF03FFFFFFFFFFF07FFFF8003F7E07",
      INITP_07 => X"03FEC07FFFFFFFFFFC003FC0FFFFFFFFFFFC0FF807FFFFF801FFBFE07FFFF81F",
      INITP_08 => X"FFF701FFFFFFFFFFFFFFFFFFFFFFFF03FFF07003FFF03FFFFFFFFFFF07FEFF80",
      INITP_09 => X"7FEFF8003B8007FFFFFFFFFFC007FC0FFFFFFFFFFFC0FF807FFFFE001FFBEE07",
      INITP_0A => X"FF80E07FFE001FFFFFFFFFFFFFFFFFFFFFFFF03FFF03803FFF03FFFFC8003FF0",
      INITP_0B => X"E00FFF07FFFF8003F8007FFFFFFFFF80007FC0FFFFFFFFFFFC0FF8121FFF0001",
      INITP_0C => X"FFE0001FF80707FEE001FFFFFFFFFFFFFFFFFFFFFDFF03FFF03803FFF03FFFF9",
      INITP_0D => X"03FFFF80003FF07FFFFE0039C007FFFFFFFFF0000FFC0FFFFFFFFFFFC0FF8021",
      INITP_0E => X"0FFFE01FF8007FFF80707FEE001FFFFFFFFFFFFFFFFFFFFFDFF03FFF03FFFFFF",
      INITP_0F => X"3FFFFFF03FFFF80003FF07FFFFA003BC007FFFFFFFFF00077FC0FFFFFFFFFFFC",
      INIT_00 => X"F7171717171717171717F7F7D5B3B3D379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFDFBDBDBDBD9D7B17F717171717171717171717F5F5D5D5D5D5F5F5",
      INIT_02 => X"171717F7F7D5B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"17171717171717171717F7D5B3D3B3B3B3B3B3B3B3D5DFDF3715171717171717",
      INIT_04 => X"15151517F5F7F7171717171717171715F7D5B3B3B315FFFFFFFFFFFFFFFF5915",
      INIT_05 => X"B3D39DFFFFFFFFFFFFFFBD1517171717171717171717F5F7F7F7F7F5151515F5",
      INIT_06 => X"B3F5DFDFF5B3B3B3B3B3B3B3B3D315DFBF1517171717171717171717F7F5D3B3",
      INIT_07 => X"1717171717171717F7F7D5B3B3B359DF9D1517171717171717171717F7F5B3D5",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF59F517",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"17F7F7D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"17171717171717F5F7D3B3B3D359FFFFFFFFFFFFFFDF37151717171717171717",
      INIT_0C => X"1515F51717171717F5D3B3B3D3B3B3B3B3B3B315FFFFFFFFFFFFFFFF59F51717",
      INIT_0D => X"BFFFFFFFFFFFFFFF7BD3D3D3D3B3D3F7F7171717F5F5F5F7F517151515151515",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1515171717171717171717F5F5D3B3B3F5",
      INIT_0F => X"171717171717F7F7D5B3B3D379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFDF9D171717171717171717171717F5D3D3D3B3B3D3F5F7F71717",
      INIT_11 => X"17D3B3D3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"171717171717F7D5B3D3B3B3B3B3B3B3B3D5DFDF3715171717171717171717F7",
      INIT_13 => X"17F717171717171717171717F7D5B3D3B315FFFFFFFFFFFFFFFF591517171717",
      INIT_14 => X"FFFFFFFFFFFF9D15171717171717171717171717F7F7F717171717F717171717",
      INIT_15 => X"F5B3B3B3B3B3B3B3B3B315DFBF1515171717171717171717F7F5D3B3B3D39DFF",
      INIT_16 => X"17171717F7F7D5B3B3D359DF9D1515171717171717171717F7F5B3B3D315DFDF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59F51717171717",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"171717F5F7D5B3B3D359FFFFFFFFFFFFFFDF3715371717171717171717F5F7D5",
      INIT_1B => X"17171717F5D3B3B3B3B3B3B3B5B3B3F5FFFFFFFFFFFFFFFF59F5171717171717",
      INIT_1C => X"FFFFFFFF7BD3D3D3B3B3D3F7F517171717171717F7171717151717F717171717",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFBF1515171717171717171717F5F5D3B3B3F5BDFFFFFF",
      INIT_1E => X"1717F7F7D5B3B3D379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFBD1517171717171717171717F7F7D3B3D3D3B3B3F7F7F7171717171717",
      INIT_20 => X"D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"17F7F7D5B3B3B3B3B3B3B3B3B3D5DFDF3715171717171717171717F5F7D3B3D3",
      INIT_22 => X"1717171717171717F7D5B3D3B315FFFFFFFFFFFFFFFF59151717171717171717",
      INIT_23 => X"FFFF9D1517171717171717171717171717171717171717171717171717171717",
      INIT_24 => X"B3B3B3B3B3B315DFBF1715171717171717171717F7F5D3B3B3D39DFFFFFFFFFF",
      INIT_25 => X"F7F7D5D3B3D359DF9D1515171717171717171717F7F5B3B3D315DFDFF5B3B3B3",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5915171717171717171717",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"F7D5B3B3D359FFFFFFFFFFFFFFDF3715171717171717171717F5F5D5B3D3D39D",
      INIT_2A => X"F5D3B3B5B3B3B3B3B3B3B317FFFFFFFFFFFFFFFF5915171717171717171717F5",
      INIT_2B => X"7BD3D3B3B3B3D5F7F71717171717171717171717171717171717171717171515",
      INIT_2C => X"FFFFFFFFFFFFBF1515171717171717171717F5F5D3D3B3F5BDFFFFFFFFFFFFFF",
      INIT_2D => X"D5B3B3D379FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"1517171717171717171717F7F7B3B3B3B3B3D3D5F7F71717171717171717F7F7",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD",
      INIT_30 => X"B3B3B3B3B3B3B3B3B3D5DFDF37151717F5171717171717F7F7D5B3D3D37BFFFF",
      INIT_31 => X"17171717F7D5B3D3B315FFFFFFFFFFFFFFFF5915171717171717171717F5F5D5",
      INIT_32 => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_33 => X"B3B315DFBF1715171717171717171717F7F5D3B3B3D39DFFFFFFFFFFFFFF9D15",
      INIT_34 => X"B3D359DF9D1515171717171717171717F7F5B3D3B315DFDF15B3B3B3B3B3B3B3",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5915171717171717171717F7F7D5D3",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"D359FFFFFFFFFFFFFFDF3715171717171717171717F5F7D5B3D3D39DFFFFFFFF",
      INIT_39 => X"B3B3D3B3B3B3B315FFFFFFFFFFFFFFFF59F5171717171717171717F5F7D5B3D3",
      INIT_3A => X"B3B3D3F5F7171717171717171717171717171717171717171717171717D3B3B3",
      INIT_3B => X"FFFFBF1715171717171717171717F5F5D3D3B3F3BDFFFFFFFFFFFFDF7BD3B3B3",
      INIT_3C => X"79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"171717171717F7F7F7B3B3D3B3B3B3F7F7F51717171717171717F7F7D5B3B3D3",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD15171717",
      INIT_3F => X"B3B3B3B3B3F5BFDF37151717171717F71717F7F7F7D5B3D3D37BFFFFFFFFFFFF",
      INIT_40 => X"F7D5B3D3B315FFFFFFFFFFFFFFFF59F5171717171717171717F7F7D5B3B3B3B3",
      INIT_41 => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_42 => X"BF1517171717171717171717F7F5D3B3B3D39DFFFFFFFFFFFFFF9D1517171717",
      INIT_43 => X"9D1515171717171717171717F7F5B3B3B315DFDFF5B3D3B3B3B3B3B3B3D315DF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7915171717171717171717F7F7D5D3B3D359DF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFDF371517171717F7171717F7F7F7D5B3D3D39DFFFFFFFFFFFFFFFF",
      INIT_48 => X"D3D3B315FFFFFFFFFFFFFFFF59F51717171717F7171717F5F7D5B3D3D359FFFF",
      INIT_49 => X"F517171717171717171717171717171717171717171717F5F7D3B393B3B3D3D3",
      INIT_4A => X"15171717171717171717F5F5D3D3B3F5BDFFFFFFFFFFFFDF7BD3D3B3B3B3D3F5",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF15",
      INIT_4C => X"1717F7F7F5D3B3B3B3B3B3F5F7171717171717171717F7F7D5B3B3D379FFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD1517171717171717",
      INIT_4E => X"B3D5BFDF17F5171717F5F7F7F7F5F7F7F7D5B3B3D37BFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"B315FFFFFFFFFFFFFFFF59F5171717171717171717F5F7D5B3B3B3B3B3B3D3B3",
      INIT_50 => X"1717F5F515F5F7F5F7F7F5F5F5F5F5F5F5F517171717171717171717F7D5B3D3",
      INIT_51 => X"1717171717171717F7F5D3B3B3D39DFFFFFFFFFFFFFF9D151717171717171717",
      INIT_52 => X"1717171717171717F7F5B3B3B3F5DFDF15D3D3D3D3D3D3D3D3D315DFBF151717",
      INIT_53 => X"FFFFFFFFFFFFFFFFFF5915171717171717171717F7F7D5D3B3D359DF9D151717",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFDF3715171717F5F7F7F7F5F7F7F7D5B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFF59F5F5F7F7F7F7F7171717F5F7D5B3B3D359DFFFFFFFFFFF",
      INIT_58 => X"F5F5F717171717171717171717151517F7F7F7F7F5D5B3B3B5B3D3D3D3D3B115",
      INIT_59 => X"171717171717F7F5B3B3B3F5BFFFFFFFFFFFFFFF7BD3D3D3D3D3D317F5F717F5",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1515171717",
      INIT_5B => X"F5D3B3B3D5D3D3F7F5171717171717171717F7F7D5B3B3D37BFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD1517171717F5F5F5F7F7F7F7",
      INIT_5D => X"3717171717F5F7F7F7F7F7F7F7D5B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFF5915171717171717171717F5F7D5D3B3B3B3D3D3D3D3B3D5BFBF",
      INIT_5F => X"171717F7F7F7F7F7F7F7F7F7171717171717171717171717F7D5B3D3B315FFFF",
      INIT_60 => X"17171717F7F5D3B3B3D39DFFFFFFFFFFFFFF9D15171717171717171717F7F717",
      INIT_61 => X"17171717F7F5B3B3D3F5DFDF13D1D3D1D1D1D1D1D1D135DFBF15151717171717",
      INIT_62 => X"FFFFFFFFDF79F5171717171717171717F7F7D5B3B3D359DF9D15171717171717",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"171717F5F5F5F7F7F7F7F7D5B3D3D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFF59F5F7F7F5F5F7F7F7171717F7D5D3D3D339DFFFFFFFFFFFFFDF17F7",
      INIT_67 => X"1717171717171717171715F5F7F7F7F7F5D5B3B3B3D3D1D1D1D3D115FFFFFFFF",
      INIT_68 => X"1717F7F5B3B3B3F5BFFFFFFFFFFFFFFF79D1D1D1D1D1D3F5F5F517F5F7F7F517",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D171717171717171717",
      INIT_6A => X"B3B1D3F515171717171717171717F7F7D5B3B3D37BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFDF9D17151717F7F5F5F5F7F7F7F7D5D3B3D3",
      INIT_6C => X"1715F5D5F5D5D5D5D5D3B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFF59151717171717171717171717F5F5D5D5D5F5F5F5F5D5F5595917F5F717",
      INIT_6E => X"D5D5D5D5D5D5D5D5F5F717171717171717171717F7D5B3D3B315FFFFFFFFFFFF",
      INIT_6F => X"F7F5D3B3B3D39DFFFFFFFFFFFFFF9D15171717171717171717F7F5F5F5F5F5F5",
      INIT_70 => X"F7F5D3B3B3F5DFFF9B7B7B7B9B9B7B7B7B7B9BDFBF1715171717171717171717",
      INIT_71 => X"5917F5171717171717171717F7F7D5B3B3B359DF9D1517171717171717171717",
      INIT_72 => X"FFFFFFFFFFFFFFBD797979795979797979797979797979797979797979797959",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"F7F5F5F5F5D5D5B3B3D3D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"59F3F5F5F5F5F5F7F7171717F5F5D5F5F537595959795979795917F7171717F5",
      INIT_76 => X"1717171717F7F5F5D5D5D5D5D5D3B3D3D3379B9B7B7B7B9DFFFFFFFFFFFFFFDF",
      INIT_77 => X"B3B3B3F5BFFFFFFFFFFFFFFFDD9B9B9B9B7B5BF5F5F5F5D5F5F5F51717171717",
      INIT_78 => X"797979797979797979797979797979797979591515171717171717171717F7F5",
      INIT_79 => X"F5171717171717171717F7F7D5B3B3D37BFFFFFFFFFFFFFFFF9B797979797979",
      INIT_7A => X"FFFFFFFFFFBB59595959795915151717F7F7F5F5F5F5D5D5D5B3D3D3D3395B37",
      INIT_7B => X"D3D3D3B3B3B3B3B3D37BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"171717171717171717F517F7F7F7F7F7F7F7F7F7F7F7151517F517171717F5D3",
      INIT_7D => X"B3B3B3D3F5F717171717171717171717F7D5B3D3B315FFFFFFFFFFFFFFFF5915",
      INIT_7E => X"B3D39DFFFFFFFFFFFFFFBD15171717171717171717F7F7F5D3D3B3B3B3B3B3B3",
      INIT_7F => X"B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFFBF3515171717171717171717F7F5D3B3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFDFFC0FFFE01FF0007FFF80714FEE001FFFFFFFFFFFFFFFF7FFFC9FF03FFF0",
      INITP_01 => X"F83FFF03FFFFFF03FFDFC0003FF07FEFFE003F8007FFFFFFDFF0007FFC0FFFFF",
      INITP_02 => X"C0FFFFFFFFFFFC0FFFE01FF0007FFF8070FFFC001FFFFFFFFFFFFFFFFFFFFFBF",
      INITP_03 => X"FFFFFFFF03FFE03FFFFFF03FFDFC0007FF07FEFFFFFFF8007FFFFFFFFF00077F",
      INITP_04 => X"F00077FC0FFFFFFFFFFFC0FFFE00FF0007FFF807FFFFC001FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF03FFE03FFFFFF03FFFFC0003FF07FEFFFFFFF8007FFFFFFFF",
      INITP_06 => X"FFFFFFFF8007FFC0FFFFFFFFFFFC0FFFE00FF0007FFF80FFFFFC001FFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFF03FFF03FFFFFF03FF3FC0003FE07FEFFFFFFF8007F",
      INITP_08 => X"FF8007FFFFFFFFF8007BFC0FFFFFFFFFFFC0FFFE00FF0007FFF80FFFFFC001FF",
      INITP_09 => X"F8001FFFFFFFFFFFFFFFE13FFFFFE03BFE83FFFF7F03FF1C000001C07FEFFFFF",
      INITP_0A => X"FED0000000007FFFFFFD0700071F00FFE11FFFFFF00FFFE00300007FFF80707F",
      INITP_0B => X"F80300000001FFFFFFFFFFFFFFFC0000000003E1083FFFE0003FF08000040007",
      INITP_0C => X"FF00007FE000000001FFFFFFFFC0300070000FFC0000000000FFFE00000007FF",
      INITP_0D => X"000FFFFFFC00000007FFFFFFFFFFFFFFFF0000000000380003FFFC0003FF0000",
      INITP_0E => X"3FE0000FF80007FE000000001FFFFFFFFC0001FF0000FFC0000000000FFFFFC0",
      INITP_0F => X"FFFFFC0003FFFFFFE0000000FFFFFFFFFFFFFFFFF0000000000380003FFF8000",
      INIT_00 => X"1717171717171717F7F7D5B3B3B359DF9D1517171717171717171717F7F5B3D3",
      INIT_01 => X"FFFFFF7913151515F51515151515151515151515151515151515F5F517F5F717",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"D3B3B3B3B3D3D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"D3D3D5F7F7171715F7F7F717F515F5F515151515151515F7171717F7F5D3D3D3",
      INIT_05 => X"F7F5F5D3B3B3B3B3D3B3B3B3D39DFFFFFFDFDFFFFFFFFFFFFFFFFFDF37D1D3B3",
      INIT_06 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFDFBFD3D3D3D3B3D3F5F5171717171717171717",
      INIT_07 => X"1515151515151515151515151515F51517171717171717171717F7F7B3B3B3F5",
      INIT_08 => X"171717171717F7F7D5B3B3D37BFFFFFFFFFFFFFFDF3515151515151515151515",
      INIT_09 => X"FF79F5151515151515151717F5F5D5D3B3B3B3B3B3B3B3D3F59FBF5915171717",
      INIT_0A => X"D3B3B3D3D19BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"17171717171717F7F7F7F7F7F7F7F7F7F7F717171717171717F7F5D3B3D3B3B3",
      INIT_0C => X"F5F517171717171717171717F7F5D3B3B315FFFFFFFFFFFFFFDF59F517171717",
      INIT_0D => X"FFFFFFFFFFFFBD151717F717171717171717F7F5D3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFDF1515171717171717171717F7F5D3D3D3D39DFF",
      INIT_0F => X"1717171717F7D5B3B3B359DF9D1517171717171717171717F7F5B3B3B3F5DFFF",
      INIT_10 => X"15151717171717171717171717171717171717171717171717F7171717171717",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B",
      INIT_12 => X"B3D3D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"F7171717F7F7F7F51717171717171717171717171717F7F7F5D3D3B3B3B3B3B3",
      INIT_14 => X"B3B3B3B3B3B3B3B3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFF37B1B3B3D3D3D5F7",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFDFF3D3D3D3D3B3F5F7171717171717171717F7F7D5B3",
      INIT_16 => X"17171717151515151517171717171717171717171717F7F5D3D3B3F5BFFFFFFF",
      INIT_17 => X"1717F7F7D5D3D3D37BFFFFFFFFFFFFFFDF351515171715171717171717171717",
      INIT_18 => X"1717151517171717F7F7D5B3D3B3D3B3B3B3B3B3F59DDF59F517171717171717",
      INIT_19 => X"D17BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF791517",
      INIT_1A => X"171717171717171717171717171717171717171717F7F5B3B3D3B3B3B3B3B3B3",
      INIT_1B => X"1717171717171717F7D5D3D3B317FFFFFFFFFFFFFFFF59F51717171717171717",
      INIT_1C => X"FFFFBD151517F717171717171717F7F5B3B3B3B3B3B3B3B3B3B3B3B3F5171717",
      INIT_1D => X"FFFFFFFFFFFFFFFFDF1515171717171717171717F7F5D3B3D3D39DFFFFFFFFFF",
      INIT_1E => X"F7F7D5B3B3B359DF9D15171717171717171717F7F7F5B3B3B3F5DFFFFFFFFFFF",
      INIT_1F => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7915151717",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"171717171717171717171717171717171717F7F7F5D3D3D3B3B3B3B3B3D3D39D",
      INIT_23 => X"D3B3B3D3D39DFFFFFFFFFFFFFFFFFFFFFFFFFFDF37B3B3B3D3D3D5F7F7171717",
      INIT_24 => X"FFFFFFFFFFFFDFF5D3B3B3B3B3D5F7F71717171717171717F7F7D5B3B3B3B3B3",
      INIT_25 => X"171717171717171717171717171717171717F7F5D3D3B3F3BFFFFFFFFFFFFFFF",
      INIT_26 => X"D3B3D3D37BFFFFFFFFFFFFFFDF35151717171717171717171717171717171717",
      INIT_27 => X"17171717F7F7D5B3B3B3B3B3B3B3B3B3F39DDF57F5171717171717171717F7F7",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79151717171717",
      INIT_29 => X"1717171717171717171717171717171717F7F5B3B3B3B3B3B3B3B3B3D37BFFFF",
      INIT_2A => X"17171717F7D5D3D3B315FFFFFFFFFFFFFFFF59F5171717171717171717171717",
      INIT_2B => X"17171717171717171717F5F5B3D3B3B3B3B3B3B3B3D3B3B3F5F5171717171717",
      INIT_2C => X"FFFFFFFFDF1517171717171717171717F7F5B3B3B3D39DFFFFFFFFFFFFFFBD15",
      INIT_2D => X"B3B359DF9D15171717171717171717F7F7F5B3D3B3F5DFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"17171717171717171717171717171717171717171717171717171717F7F7D5B3",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF791517171717171717",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"1717171717171717171717171717F7F7F5D3B3B3B3B3B3B3B3B3D39DFFFFFFFF",
      INIT_32 => X"D39DFFFFFFFFFFFFFFFFFFFFFFFFFFFF39D3B5D5D3D3D5F71717171717171717",
      INIT_33 => X"FFFFDFF3B3B3B3B3D3D5F7F71717171717171717F7F7F5B3B3B3B3B3B3B3B3B3",
      INIT_34 => X"1717171717171717171717171717F7F5D3D3B3F5BFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"7BFFFFFFFFFFFFFFDF3715171717171717171717171717171717171717171717",
      INIT_36 => X"17F7D5D3B3B3D3B3B3B3B3B3F3BFDF5715171717171717171717F7F7D3D3D3D3",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7915171717171717171717",
      INIT_38 => X"17171717171717171717171717F7F5B3D3B3B3B3B3B3B3B3D37BFFFFFFFFFFFF",
      INIT_39 => X"F7D5B3B3B315FFFFFFFFFFFFFFFF59F517171717171717171717171717171717",
      INIT_3A => X"171717171717F5F5D3D3B3B3B3B3B3B3B3B3B3D3F5F5171717171717171717F7",
      INIT_3B => X"DF1517171717171717171717F7F5B3B3B3D39DFFFFFFFFFFFFFFBD15F7F71717",
      INIT_3C => X"9D1517171717171717171717F7F5D3D3B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"171717171717171717171717171717171717171717171717F7F7D5D3D3D359DF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79151517171717171717171717",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"17171717171717171717F7F7F5D3B3B3B393B3B3B3D3D39DFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFF37B1B3B3B3D3F5F7171717171717171717171717",
      INIT_42 => X"B3B3B3B3B3D5F7F71717171717171717F7F7F5B3B3B3B3B3B3B3B3B3D39DFFFF",
      INIT_43 => X"17171717171717171717F7F5D3D3B3F5BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3",
      INIT_44 => X"FFFFFFFFDF351517171717171717171717171717171717171717171717171717",
      INIT_45 => X"B3B3D3D3B3B3B3D3F5BFDF5715F71717171717171717F7F5D3D3D3D37BFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF791517171717171717171717F7D5B3",
      INIT_47 => X"171715151517171715F5F5B3D3B3D3D3B3D3D3D5D37BFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"B317FFFFFFFFFFFFFFFF59F51517171715171717171717171717171717171717",
      INIT_49 => X"F7F7F7F5D3B3B3B3B3D3D3B3B3D3D3D3F5F5F7F7F7F7F7171717F7F7F7D5B3B3",
      INIT_4A => X"F717171717171717F5F5B3B3D3D39DFFFFFFFFFFFFFFBD15F7F7F7171515F7F7",
      INIT_4B => X"17171517151717F717F5D3D3B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFFDF151517",
      INIT_4C => X"17171717171717171717171717171717171715F5F7F7D5D3D3D359DF9DF51717",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79151517F7F7F7F717F7F7171717171717",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1717171717F7F5F7F5B3B3B3B3B3D3D3D3D3D39DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFF57D3B3B3D3D3D5F7F7171515F7F7F7F7F717171717171717",
      INIT_51 => X"D3F5F7F7F7F51717F7F7F7F5F7F7D5B3B3B3B3B3B3B3B3D3D39BFFFFFFFFFFFF",
      INIT_52 => X"17171717F5F7F7F5D3D3B3F5BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3D3D3B3B3",
      INIT_53 => X"DF3715F7F7F7F717F7F7F7171717171717171717171717171717171717171717",
      INIT_54 => X"D3D3D3D3F5BFDF57F5F7F71717171717F7F7F7F7D5B3B3B35BFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF79F517F7F7F7F7F7171715F7F7D5B3B3B3B3D3",
      INIT_56 => X"F7F7F7F7F7F7F5B3B3D3B3D3B3D3D3D3D17BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFF59F51517F517F5F7F5F5F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_58 => X"D3B3B3B3B3B3D3D3D3D3D3D3F517F7F7F7F7F7F7F7F7F7F7F7D5B3B3B315FFFF",
      INIT_59 => X"F7F7F7F7F5F5B3B3D3D3BDFFFFFFFFFFFFFFBD15F7F7F7F715F7F7F7F7F7F7F5",
      INIT_5A => X"F5F7F7F717F5D3D3B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFFDF1515F7F7F7F7F7",
      INIT_5B => X"F5F5F5F5F5F5F7F5F7F7F5F5F5F5F7F7F7F7D5D3D3D359DF9D1517F7F7F7F515",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFF7B1517F7F7F7F7F7F7F7F7F5F5F5F5F5F5F5F5F5F5",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"F7F7F7F7F5D3B3B3B3D3D3D3D3D3D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFF57D1D3D3D3D3D3F7F7F51517F7F7F7F7F7F7F7F5F5F5F5F5F5F5F7F7",
      INIT_60 => X"F7F7F5F7F7F7F7F7F7F7F5D3B3B3D3B3B3D3D3D3D1BDFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"F5F7F7F5D3B3B3F5BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3D1D3D3D3D3F5F7F7",
      INIT_62 => X"F7F7F7F7F7F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F7F7F7F7F7F7F7F7F7F5",
      INIT_63 => X"F3BDDF59F5F7F7F7F7F7F7F7F7F7F7F7D5B3B3B35BFFFFFFFFFFFFFFDF17F7F7",
      INIT_64 => X"FFFFFFFFFFFFFFFFFF59F5F7F7F7F7F7F7F71715F7F7D5B3B3B3B3D3B1D3D3D1",
      INIT_65 => X"F5F5D5B3D3D3D31715151515359BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFF59F5F5F5F5F5F5F5F7F7F7F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_67 => X"1715151515151515F5F5F5F7F7F5F5F5F5F5F5F5F5D5D3B3B315FFFFFFFFFFFF",
      INIT_68 => X"F5F5D3D3D3F3BDFFFFFFFFFFFFFFBD15F5F5F5F5F5F5F5F7F7F5F5D5D3B3B3B3",
      INIT_69 => X"F5F5B3B3B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFFDF15F5F5F5F5F5F5F5F5F5F5",
      INIT_6A => X"F5F5F5F5F5F5F5F5F5F5F5F5F5F5D5B3B3B359DF9DF5F5F5F5F5F7F5F5F7F5F5",
      INIT_6B => X"FFFFFFFFFFFFFF7BF5F5F5F7F7F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"D5D3D3B3D3151535353537BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"591515151515F5F5F5F5F5F5F5F5F5F5F5F5F7F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_6F => X"F5F5F5F5F5F5D5D3B3B3D3F51517171535BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"D3B3B3F5BFFFFFFFFFFFFFFFFFFFFFFFFFFFDF57151537151515F5F5F7F5F5F5",
      INIT_71 => X"F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F7F5D5",
      INIT_72 => X"F5F7F5F5F5F5F5F5F5F5D5D5D3B3B3D35BFFFFFFFFFFFFFFDF15F5F7F7F5F5F5",
      INIT_73 => X"FFFFFFFFFF59F5F5F7F7F5F5F7F5F5F5F5F7D5B3B3B3D3171515171557BDDF57",
      INIT_74 => X"B3B3F59DDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"D3D3D3D3B3D3B3B3B3D3D3D3D3D3D3D3B3D3D3D3D3D3D3D3D3D3B3D3B3D3B3B3",
      INIT_76 => X"DFDFDFBF59D3D3D3D3D3D3D3D3D3D3D3D3D3B3D3D315FFFFFFFFFFFFFFFF37D3",
      INIT_77 => X"D3F3BDFFFFFFFFFFFFFF9DF3D3D3D3D3D3D3D3B3B3D3D5D3B3B3B3F5BFDFDFDF",
      INIT_78 => X"B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF5D3D3D3D3D3D3D3B3B3D3D3D3B3D3",
      INIT_79 => X"D3D3D3D3D3D3D5B3B3D5B3B3B3B359DF7BD3D3D3D3D5D3D3D3D3D3D3D5B3B3B3",
      INIT_7A => X"FFFFFF59D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"17BFDFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"DFDF7BD3D3D3D3D3D3D3D3D3D3D3D3D3D3D3B3D3D3D3D3B3D3D5B3B3B3B3B3B3",
      INIT_7E => X"D3D3B3B3B3B317BFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDF",
      INIT_7F => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDF7BD3D3D3D3D3D3D3D3D3D3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF80003FE0000FF80007FE000000001FFFFFFFFC0003FF0000FF80000000000",
      INITP_01 => X"0000000FFFFFC0003FFFFFFE0000000FFFFFFFFFFFFFFFFF0000000000380003",
      INITP_02 => X"0380003FFF80003FE0001FF80007FE000000001FFFFFFFFC0003FF0000FF8000",
      INITP_03 => X"0FF80000000000FFFFFC0003FFFFFFE0000000FFFFFFFFFFFFFFFFF000000000",
      INITP_04 => X"00000000380003FFF80003FE0000FF80007FE000000001FFFFFFFFC0003FF000",
      INITP_05 => X"03FF0000FF80000000000FFFFFC0003FFFFFFE0000000FFFFFFFFFFFFFFFFF00",
      INITP_06 => X"FFFFF0000000000380003FFF80003FE0001FF80007FE000000001FFFFFFFFC00",
      INITP_07 => X"FFFFC0003FF0000FF80000000000FFFFFC0003FFFFFFE0000000FFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFF0000000000380003FFF80003FE0001FF80007FE000000001FFFF",
      INITP_09 => X"001FFFFFFFFC0003FF0000FF80000000000FFFFFC0003FFFFFFE0000000FFFFF",
      INITP_0A => X"00FFFFFFFFFFFFFFFFF0000000000380007FFF80003FE0000FF80007FE000000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFC0003FF0000FF80000000000FFFFFC0003FFFFFFE00000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"D3D3D3D3D3D3D3D3D3D3D3D3B3D3D3D3D3D3D3D3D3D3D3D3B3D3B3B3B3B3B3F5",
      INIT_01 => X"D3D3D3D3D3D3B3D5B3B3D3D379FFFFFFFFFFFFFFBFF5D3D3D5D3D3D3D3D3D3D3",
      INIT_02 => X"FF59D3D3B3D3D3D3D3D3D3D3D3D3B3B3B3B317BFDFDFDFDFDFFFDF37D3D3D3D3",
      INIT_03 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5BF",
      INIT_05 => X"59D3D3B3B3B3B3B3B3B3B3D3B3B3D3D3B315FFFFFFFFFFFFFFFF59B1D3D3B3B3",
      INIT_06 => X"FFFFFFFFFFFF9DF3D3B3B3B3D3D3B3B3B3B3D3B3B3B3B3F5DFFFFFFFFFFFFFDF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFF3D3B3D3B3B3B3B3B3B3B3B3B3B3B3D3D39DFF",
      INIT_08 => X"B3B3B3B3B3B3B3B3B3B379DF7BD3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F5DFFF",
      INIT_09 => X"D3D3B3B3B3B3D3D3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"D3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D315DFFFFF",
      INIT_0D => X"B3B317DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7BD3",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7BB1B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_0F => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F5BDFFFFFF",
      INIT_10 => X"B3B3B3D3B3D3B3D37BFFFFFFFFFFFFFFBFF3D3B3D3D3D3D3D3D3B3B3B3B3B3B3",
      INIT_11 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B337DFFFFFFFFFFFFFFF37D3D3B3B3B3B3B3D3",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57D3D3",
      INIT_13 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5BFFFFFFFFF",
      INIT_14 => X"B3B3B3B3B3B3B3D3B3B3D3D3B315FFFFFFFFFFFFFFFF39D3D3B3D3B3B3B3B3B3",
      INIT_15 => X"FFFF9DD3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B315DFFFFFFFFFFFFFFF59D3D3B3",
      INIT_16 => X"FFFFFFFFFFFFFFFFDFF3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3D39DFFFFFFFFFF",
      INIT_17 => X"B3B3B3B3B3D359FF9DD3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F5BFFFFFFFFFFF",
      INIT_18 => X"B3B3D3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59D3D3B3B3",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B315DFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DD3B3B3B3B3",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFDF7BB1B3B3B3B3B3B3B3B3B3B3B3B3B3B3B337DF",
      INIT_1E => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F5BFFFFFFFFFFFFFFF",
      INIT_1F => X"B3D3D3D379FFFFFFFFFFFFFFDFF5D3B3B3D3D3D3D3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_20 => X"B3B3B3B3B3B3B3B3B3B337FFFFFFFFFFFFFFFF37B3B3B3B3B3B3B3B3B3B3D3B3",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57D1D3B3B3B3B3",
      INIT_22 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B5B3F5BFFFFFFFFFFFFFFFFF",
      INIT_23 => X"B3B3B3B3B3B3B3B3B317DFFFFFFFFFFFFFFF39D3D3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_24 => X"B3B5B3B3B3B3B3B3B3B3B3B3B5B3B3F5DFFFFFFFFFFFFFFF59B3B3B3B3B3B3B3",
      INIT_25 => X"FFFFFFFFDFF3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3D39DFFFFFFFFFFFFFF9DD3",
      INIT_26 => X"B3D359DF9BD1D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F5DFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59D3D3B3B3B3B3B3B3",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B315DFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DD3B3B3B3B3B3B3B3B3",
      INIT_2C => X"FFFFFFFFFFFFFFFFFF9BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B317FFFFFFFFFF",
      INIT_2D => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F3BFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"7BFFFFFFFFFFFFFFBFF5B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_2F => X"B3B3B3B3B3B337FFFFFFFFFFFFFFDF37D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57D1B3B5B3B3B3B3B3B3B3",
      INIT_31 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3F5BFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"B3B3B3B3B317DFFFFFFFFFFFFFFF39B3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_33 => X"B3B3B3B3B3B3B3B3B5B3B315DFFFFFFFFFFFFFFF59B3B3B3B3B3B3B3B3B3B3B3",
      INIT_34 => X"BFF3D3B3B3D3B3B3B3B3B3B3B3B3B3B3B3D39DFFFFFFFFFFFFFF9DD3B3B3B3B3",
      INIT_35 => X"7DD3B3B3D3B3B3B3B3B3B3B3B3B3B3B3B3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D359DF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59D3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D317DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DD3D3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_3B => X"FFFFFFFFFF9BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B337DFFFFFFFFFFFFFFFFF",
      INIT_3C => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3F3BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFBFF5B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_3E => X"B3D337DFFFFFFFFFFFFFDF37B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B37BDFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59D3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_40 => X"B3B3B3B3B3B3B3B3B3B3B3D3B3D3F5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"D317DFFFFFFFFFFFFFFF39B1D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_42 => X"D3D3B3D3B3B3B315DFFFFFFFFFFFFFFF59D3D3B3B3B3D3D3B3B3B3B3B3B3B3D3",
      INIT_43 => X"B3B3B3B3B3B3B3B3B3B3B3D3D3D39DFFFFFFFFFFFFFF9DD3D3B3B3B3B3B3B3B3",
      INIT_44 => X"B3B3B3B3B3B3B3B3B3B3D3D3D3F5DFFFFFFFFFFFFFFFFFFFFFFFFFDFBFD3D3B3",
      INIT_45 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3B3D359DF7DD3D3B3",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"B3B3B3B3B3B3B3B3B3B3D3D315DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7DD3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_4A => X"FF9BD3D3D3D3D3D3D3B3D3B3B3B3B3B3B3D337DFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"B3B3B3B3B3B3B3B3B3D3D3F5DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"DFF5D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_4D => X"FFFFFFFFFFFFDF37B3D5B3B3B3B3D3D3B3B3B3B3D3B3D3D37BDFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFDFDF37D3D3B3B3B3B3B3B3D3D3B3B3D3D3D3D337FF",
      INIT_4F => X"B3B3B3B3B3D3B1D3B3B1F3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFF39B1D3D3B3B3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_51 => X"B3B3B1F5DFFFFFFFFFFFFFFF59B1B3B3B3B3D3D3B3B3B3B3B3B3B3D3D315FFFF",
      INIT_52 => X"B3B3B3B3B3B3D3D3D3D19BFFFFFFFFFFFFFFBDF3D1D3D3B3B3B3B3B3B3D3D3D3",
      INIT_53 => X"B3B3B3B3B3B3D3D3D115DFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD3B3B3D3B3B3B3",
      INIT_54 => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3D3B3D3D3D159DF7BB1D3B3B3D3B3B3",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFF79D1D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"B3B3B3B3B3D3D3D115DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFF7BD3B3D3D3D3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_59 => X"D1D3D3D3B3B3B3D3D3B3B3B3B3B137DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"B3B3B3B3B3B3B1F3BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BD1D3",
      INIT_5B => X"B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3",
      INIT_5C => X"FFFFDF37B1D3B3B3B3B3D3D3B3B3B3B3B3B3D3D179FFFFFFFFFFFFFFDFF3D3B3",
      INIT_5D => X"FFFFFFFFFFFFFFFFFF37B1D3B3B3B3B3B3D3D3D3B3B3D1D3B3B115DFFFFFFFFF",
      INIT_5E => X"15151515151537BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFF793515151515151515151515151515151515151515151515151515151515",
      INIT_60 => X"FFFFFFFFFFFFFFFF7B1515151515151515151515151515351557FFFFFFFFFFFF",
      INIT_61 => X"151515151535BDFFFFFFFFFFFFFFDD3515151515151515151515151515171559",
      INIT_62 => X"151515151537DFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3715151515151515151515",
      INIT_63 => X"1515151515151515151515151515151515159BFF9D1515151515151515151515",
      INIT_64 => X"FFFFFFFFFFFFFF9B151515151515151515151515151515151515151515151515",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"1515151559DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFF9D15151515151515151515151515151515151515151515151515",
      INIT_68 => X"1515151515151515151579FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"15151537DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD151515151515",
      INIT_6A => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_6B => X"151515151515151515151517151515159BFFFFFFFFFFFFFFDF57151515151515",
      INIT_6C => X"FFFFFFFFFF791515171515151515151515151515151559FFFFFFFFFFFFFFFF79",
      INIT_6D => X"BFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBF",
      INIT_6F => X"FFFFFFFFDFBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFBFDFFFFFFFFFFFFFFFFFFFDF",
      INIT_70 => X"DFDFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFBFBFBFBFDFDFBFDFDFBFDFFFFFFFFF",
      INIT_71 => X"BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFBFDF",
      INIT_72 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDFBFDFBFDFDFDFDFDFDFDFDFBFBF",
      INIT_73 => X"FFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFBFDFBFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_77 => X"DFDFDFDFDFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFBFBFBFDF",
      INIT_79 => X"DFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBFBF",
      INIT_7A => X"DFDFDFDFDFBFBFDFBFBFBFDFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_7B => X"FFFFDFBFDFBFBFDFDFDFDFDFDFDFDFDFBFBFDFFFFFFFFFFFFFFFFFDFDFDFDFDF",
      INIT_7C => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena_array(5) => ena_array(6),
      ena_array(4 downto 0) => ena_array(4 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[10]_2\(7) => \ramloop[9].ram.r_n_0\,
      \douta[10]_2\(6) => \ramloop[9].ram.r_n_1\,
      \douta[10]_2\(5) => \ramloop[9].ram.r_n_2\,
      \douta[10]_2\(4) => \ramloop[9].ram.r_n_3\,
      \douta[10]_2\(3) => \ramloop[9].ram.r_n_4\,
      \douta[10]_2\(2) => \ramloop[9].ram.r_n_5\,
      \douta[10]_2\(1) => \ramloop[9].ram.r_n_6\,
      \douta[10]_2\(0) => \ramloop[9].ram.r_n_7\,
      \douta[10]_3\(7) => \ramloop[8].ram.r_n_0\,
      \douta[10]_3\(6) => \ramloop[8].ram.r_n_1\,
      \douta[10]_3\(5) => \ramloop[8].ram.r_n_2\,
      \douta[10]_3\(4) => \ramloop[8].ram.r_n_3\,
      \douta[10]_3\(3) => \ramloop[8].ram.r_n_4\,
      \douta[10]_3\(2) => \ramloop[8].ram.r_n_5\,
      \douta[10]_3\(1) => \ramloop[8].ram.r_n_6\,
      \douta[10]_3\(0) => \ramloop[8].ram.r_n_7\,
      \douta[10]_4\(7) => \ramloop[7].ram.r_n_0\,
      \douta[10]_4\(6) => \ramloop[7].ram.r_n_1\,
      \douta[10]_4\(5) => \ramloop[7].ram.r_n_2\,
      \douta[10]_4\(4) => \ramloop[7].ram.r_n_3\,
      \douta[10]_4\(3) => \ramloop[7].ram.r_n_4\,
      \douta[10]_4\(2) => \ramloop[7].ram.r_n_5\,
      \douta[10]_4\(1) => \ramloop[7].ram.r_n_6\,
      \douta[10]_4\(0) => \ramloop[7].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[3].ram.r_n_8\,
      \douta[11]_2\(0) => \ramloop[9].ram.r_n_8\,
      \douta[11]_3\(0) => \ramloop[8].ram.r_n_8\,
      \douta[11]_4\(0) => \ramloop[7].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(1)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(1)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(3)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[9].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     8.997251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "blk_mem_gen_8.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 28558;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 28558;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 28558;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 28558;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_8,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.997251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_8.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 28558;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 28558;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 28558;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 28558;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
