{
  "name": "task::scheduler::info::AtomicCpuId::get",
  "safe": true,
  "callees": {
    "core::sync::atomic::AtomicU32::load": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads a value from the atomic integer.\n\n `load` takes an [`Ordering`] argument which describes the memory ordering of this operation.\n Possible values are [`SeqCst`], [`Acquire`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Release`] or [`AcqRel`].\n\n # Examples\n\n ```\n\n\n assert_eq!(some_var.load(Ordering::Relaxed), 5);\n ```\n",
      "adt": {}
    },
    "core::convert::TryInto::try_into": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs the conversion.\n",
      "adt": {}
    },
    "core::result::Result::<T, E>::ok": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts from `Result<T, E>` to [`Option<T>`].\n\n Converts `self` into an [`Option<T>`], consuming `self`,\n and discarding the error, if any.\n\n # Examples\n\n ```\n let x: Result<u32, &str> = Ok(2);\n assert_eq!(x.ok(), Some(2));\n\n let x: Result<u32, &str> = Err(\"Nothing here\");\n assert_eq!(x.ok(), None);\n ```\n",
      "adt": {}
    },
    "core::ops::Try::branch": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Used in `?` to decide whether the operator should produce a value\n (because this returned [`ControlFlow::Continue`])\n or propagate a value back to the caller\n (because this returned [`ControlFlow::Break`]).\n\n # Examples\n\n ```\n #![feature(try_trait_v2)]\n use std::ops::{ControlFlow, Try};\n\n assert_eq!(Ok::<_, String>(3).branch(), ControlFlow::Continue(3));\n assert_eq!(Err::<String, _>(3).branch(), ControlFlow::Break(Err(3)));\n\n assert_eq!(Some(3).branch(), ControlFlow::Continue(3));\n assert_eq!(None::<String>.branch(), ControlFlow::Break(None));\n\n assert_eq!(ControlFlow::<String, _>::Continue(3).branch(), ControlFlow::Continue(3));\n assert_eq!(\n     ControlFlow::<_, String>::Break(3).branch(),\n     ControlFlow::Break(ControlFlow::Break(3)),\n );\n ```\n",
      "adt": {}
    },
    "core::ops::FromResidual::from_residual": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs the type from a compatible `Residual` type.\n\n This should be implemented consistently with the `branch` method such\n that applying the `?` operator will get back an equivalent residual:\n `FromResidual::from_residual(r).branch() --> ControlFlow::Break(r)`.\n (The residual is not mandated to be *identical* when interconversion is involved.)\n\n # Examples\n\n ```\n #![feature(try_trait_v2)]\n use std::ops::{ControlFlow, FromResidual};\n\n assert_eq!(Result::<String, i64>::from_residual(Err(3_u8)), Err(3));\n assert_eq!(Option::<String>::from_residual(None), None);\n assert_eq!(\n     ControlFlow::<_, String>::from_residual(ControlFlow::Break(5)),\n     ControlFlow::Break(5),\n );\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::sync::atomic::AtomicU32": [
      "Ref"
    ],
    "task::scheduler::info::AtomicCpuId": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ],
    "core::option::Option": [
      "Plain"
    ],
    "core::result::Result": [
      "Plain"
    ],
    "core::ops::ControlFlow": [
      "Plain",
      "Unknown([Downcast(VariantIdx(0, ThreadLocalIndex)), Field(0, Ty { id: 2350, kind: RigidTy(Adt(AdtDef(DefId { id: 4216, name: \"cpu::id::CpuId\" }), GenericArgs([]))) })])"
    ],
    "cpu::id::CpuId": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::task::scheduler::info::AtomicCpuId::get"
  },
  "span": "ostd/src/task/scheduler/info.rs:63:5: 70:6",
  "src": "pub fn get(&self) -> Option<CpuId> {\n        let val = self.0.load(Ordering::Relaxed);\n        if val == Self::NONE {\n            None\n        } else {\n            Some((val as usize).try_into().ok()?)\n        }\n    }",
  "mir": "fn task::scheduler::info::AtomicCpuId::get(_1: &task::scheduler::info::AtomicCpuId) -> core::option::Option<cpu::id::CpuId> {\n    let mut _0: core::option::Option<cpu::id::CpuId>;\n    let  _2: u32;\n    let mut _3: &core::sync::atomic::AtomicU32;\n    let mut _4: core::sync::atomic::Ordering;\n    let mut _5: bool;\n    let mut _6: core::ops::ControlFlow<core::option::Option<core::convert::Infallible>, cpu::id::CpuId>;\n    let mut _7: core::option::Option<cpu::id::CpuId>;\n    let mut _8: core::result::Result<cpu::id::CpuId, cpu::id::CpuIdFromIntError>;\n    let mut _9: usize;\n    let mut _10: isize;\n    let  _11: cpu::id::CpuId;\n    debug self => _1;\n    debug val => _2;\n    debug residual => core::option::Option::<core::convert::Infallible>::None;\n    debug val => _11;\n    bb0: {\n        StorageLive(_3);\n        _3 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_4);\n        _4 = core::sync::atomic::Ordering::Relaxed;\n        _2 = core::sync::atomic::AtomicU32::load(move _3, move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_5);\n        _5 = Eq(_2, task::scheduler::info::AtomicCpuId::NONE);\n        switchInt(move _5) -> [0: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _0 = core::option::Option::None;\n        goto -> bb11;\n    }\n    bb3: {\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = _2 as usize;\n        _8 = <usize as core::convert::TryInto<cpu::id::CpuId>>::try_into(move _9) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_9);\n        _7 = core::result::Result::<cpu::id::CpuId, cpu::id::CpuIdFromIntError>::ok(move _8) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_8);\n        _6 = <core::option::Option<cpu::id::CpuId> as core::ops::Try>::branch(move _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_7);\n        _10 = discriminant(_6);\n        switchInt(move _10) -> [0: bb8, 1: bb9, otherwise: bb7];\n    }\n    bb7: {\n        unreachable;\n    }\n    bb8: {\n        _11 = ((_6 as variant#0).0: cpu::id::CpuId);\n        _0 = core::option::Option::Some(_11);\n        StorageDead(_6);\n        goto -> bb11;\n    }\n    bb9: {\n        _0 = <core::option::Option<cpu::id::CpuId> as core::ops::FromResidual<core::option::Option<core::convert::Infallible>>>::from_residual(core::option::Option::<core::convert::Infallible>::None) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_6);\n        StorageDead(_5);\n        goto -> bb12;\n    }\n    bb11: {\n        StorageDead(_5);\n        goto -> bb12;\n    }\n    bb12: {\n        return;\n    }\n}\n",
  "doc": " Gets the inner value of an `AtomicCpuId`.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}