
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: /home/student/Microchip/Libero_SoC_v2024.1/SynplifyPro
OS: Ubuntu 20.04.6 LTS
Hostname: SchmidtsPC1
max virtual memory: unlimited (bytes)
max user processes: 31317
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Sat Aug 10 20:25:26 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                           Requested     Requested     Clock                             Clock                Clock
Level     Clock                                                                           Frequency     Period        Type                              Group                Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc_rc160mhz                                                                    170.4 MHz     5.869         declared                          default_clkgroup     3    
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3          53.3 MHz      18.779        generated (from osc_rc160mhz)     FIC3_clks            4465 
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1          133.1 MHz     7.512         generated (from osc_rc160mhz)     FIC1_clks            2328 
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0          133.1 MHz     7.512         generated (from osc_rc160mhz)     FIC0_clks            17   
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2          133.1 MHz     7.512         generated (from osc_rc160mhz)     FIC2_clks            1    
1 .         CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0            5.2 MHz       191.041       generated (from osc_rc160mhz)     default_clkgroup     0    
                                                                                                                                                                                  
0 -       CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     125.0 MHz     8.000         declared                          default_clkgroup     0    
                                                                                                                                                                                  
0 -       XCVR_0A_REFCLK_P                                                                100.0 MHz     10.000        declared                          default_clkgroup     0    
==================================================================================================================================================================================


Clock Load Summary
******************

                                                                                Clock     Source                                                                                                Clock Pin                                                                                                                                                                                 Non-clock Pin                                                         Non-clock Pin                                                                              
Clock                                                                           Load      Pin                                                                                                   Seq Example                                                                                                                                                                               Seq Example                                                           Comb Example                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osc_rc160mhz                                                                    3         CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160.CLK(OSC_RC160MHZ)     CLOCKS_AND_RESETS_inst_0.PF_CCC_ADC_0.PF_CCC_ADC_0.pll_inst_0.REF_CLK_0                                                                                                                   -                                                                     CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160_INT.I(BUFG)
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3            4465      CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT3(PLL)                             M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.pcie_apblink_inst.S_CLK                                                                                                                                  -                                                                     CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.clkint_12.I(BUFG)                     
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1            2328      CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT1(PLL)                             M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.rdptr[7:0].C     -                                                                     M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE.AXI_CLK(PCIE_COMMON)                 
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0            17        CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT0(PLL)                             CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0[0].C                                                                                                                               -                                                                     CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.clkint_0.I(BUFG)                      
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2            1         CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT2(PLL)                             BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS.FIC_2_ACLK                                                                                                                             -                                                                     CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.clkint_8.I(BUFG)                      
CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0              0         CLOCKS_AND_RESETS_inst_0.PF_CCC_ADC_0.PF_CCC_ADC_0.pll_inst_0.OUT0(PLL)                               -                                                                                                                                                                                         -                                                                     CLOCKS_AND_RESETS_inst_0.PF_CCC_ADC_0.PF_CCC_ADC_0.clkint_0.I(BUFG)                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     0         CLOCKS_AND_RESETS_inst_0.TRANSMIT_PLL_0.TRANSMIT_PLL_0.txpll_isnt_0.DIV_CLK(TX_PLL)                   -                                                                                                                                                                                         M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.TL_CLK                        CLOCKS_AND_RESETS_inst_0.GLITCHLESS_MUX_inst_0.GLITCHLESS_MUX_0.I_NGMUX.CLK1(ICB_NGMUX)    
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
XCVR_0A_REFCLK_P                                                                0         XCVR_0A_REFCLK_P(port)                                                                                -                                                                                                                                                                                         M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIESS_LANE0_Pipe_AXI0.REF_CLK_P     CLOCKS_AND_RESETS_inst_0.PCIE_REF_CLK_0.PCIE_REF_CLK_0.I_IO.PAD_P(XCVR_REF_CLK)            
===========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================
