
---------- Begin Simulation Statistics ----------
final_tick                               290269688500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119552                       # Simulator instruction rate (inst/s)
host_mem_usage                                8658888                       # Number of bytes of host memory used
host_op_rate                                   143825                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4182.28                       # Real time elapsed on the host
host_tick_rate                               69404581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     601515568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.290270                       # Number of seconds simulated
sim_ticks                                290269688500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 185381634                       # number of cc regfile reads
system.cpu.cc_regfile_writes                181032340                       # number of cc regfile writes
system.cpu.committedInsts                   500000001                       # Number of Instructions Simulated
system.cpu.committedOps                     601515568                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.161081                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.161081                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses          19452                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                        41396026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              7569360                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                112227905                       # Number of branches executed
system.cpu.iew.exec_nop                       1838750                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.153742                       # Inst execution rate
system.cpu.iew.exec_refs                    246757624                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   97563440                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13690670                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             152014492                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              37591                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           2251714                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            102938517                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           704873008                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             149194184                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8868591                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             669793890                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  92079                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3809833                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6948363                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3948977                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents         199418                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5340366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2228994                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 593398096                       # num instructions consuming a value
system.cpu.iew.wb_count                     658544884                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565511                       # average fanout of values written-back
system.cpu.iew.wb_producers                 335573317                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.134365                       # insts written-back per cycle
system.cpu.iew.wb_sent                      660684373                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                747995257                       # number of integer regfile reads
system.cpu.int_regfile_writes               488980902                       # number of integer regfile writes
system.cpu.ipc                               0.861266                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.861266                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16686      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             425613418     62.71%     62.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1775004      0.26%     62.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 85123      0.01%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  16      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  85      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 49      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               4096      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1017      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                48964      0.01%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                94284      0.01%     63.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    3      0.00%     63.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              246261      0.04%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2294      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            151936338     22.39%     85.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            98838840     14.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              678662486                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    14630659                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021558                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2618834     17.90%     17.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  35149      0.24%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   11159      0.08%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   39      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    487      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    162      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   216      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6624220     45.28%     63.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5340393     36.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              688400284                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1902241448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    654376097                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         798445003                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  702996666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 678662486                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               37592                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       101518658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            716221                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          10157                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     66330536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     539144499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.258777                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.942196                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           318370184     59.05%     59.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            58696510     10.89%     69.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            46896898      8.70%     78.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34821834      6.46%     85.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            27342019      5.07%     90.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23720675      4.40%     94.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            16201894      3.01%     97.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8232017      1.53%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4862468      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       539144499                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.169018                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                4876175                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            9574898                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      4168787                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           6302239                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4562061                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         10707694                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            152014492                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           102938517                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1710495619                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  27368                       # number of misc regfile writes
system.cpu.numCycles                        580540525                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  259205                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  88980                       # number of predicate regfile writes
system.cpu.timesIdled                         9082072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3746484                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  493423                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   223                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        846652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        86816                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          113                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     18005895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     36013852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10979                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               134386968                       # Number of BP lookups
system.cpu.branchPred.condPredicted          95681134                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8776821                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             61760565                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                53149304                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.057024                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                12659939                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             178682                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2764228                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1665778                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1098450                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       604727                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       101673687                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           27435                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6806999                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    522144187                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.155006                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.251246                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       345456509     66.16%     66.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        65296496     12.51%     78.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        30932214      5.92%     84.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        16587367      3.18%     87.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        10647287      2.04%     89.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7858934      1.51%     91.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         7036130      1.35%     92.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         4577944      0.88%     93.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        33751306      6.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    522144187                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            501564112                       # Number of instructions committed
system.cpu.commit.opsCommitted              603079679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   221218071                       # Number of memory references committed
system.cpu.commit.loads                     129347099                       # Number of loads committed
system.cpu.commit.amos                          13600                       # Number of atomic instructions committed
system.cpu.commit.membars                       13606                       # Number of memory barriers committed
system.cpu.commit.branches                  101789088                       # Number of branches committed
system.cpu.commit.vector                      3658761                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   545903657                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              10109213                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        15096      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    379763271     62.97%     62.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      1645641      0.27%     63.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        69780      0.01%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            5      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           16      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           79      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           48      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         3645      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          996      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        47656      0.01%     63.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        87972      0.01%     63.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            3      0.00%     63.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       225370      0.04%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2029      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    129347099     21.45%     84.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     91870972     15.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    603079679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      33751306                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    224110676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        224110676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    224110676                       # number of overall hits
system.cpu.dcache.overall_hits::total       224110676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8029401                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8029401                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8029401                       # number of overall misses
system.cpu.dcache.overall_misses::total       8029401                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 274768104676                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 274768104676                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 274768104676                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 274768104676                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    232140077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    232140077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    232140077                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    232140077                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034589                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034589                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34220.249390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34220.249390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34220.249390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34220.249390                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2390895                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        28477                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            165740                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             340                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.425576                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.755882                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      2869255                       # number of writebacks
system.cpu.dcache.writebacks::total           2869255                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5159160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5159160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5159160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5159160                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2870241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2870241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2870241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2870241                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  61596723705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61596723705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  61596723705                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61596723705                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21460.470987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21460.470987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21460.470987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21460.470987                       # average overall mshr miss latency
system.cpu.dcache.replacements                2869255                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    136746736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       136746736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3521611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3521611                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  63731041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63731041500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    140268347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    140268347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18097.126997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18097.126997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1457349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1457349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2064262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2064262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  29694604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29694604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14385.094528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14385.094528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     87363266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       87363266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4484641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4484641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 210443085636                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 210443085636                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     91847907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     91847907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46925.291375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46925.291375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3701811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3701811                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       782830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  31331291165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31331291165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008523                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40023.109954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40023.109954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          674                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          674                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        23149                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        23149                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    593977540                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    593977540                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        23823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        23823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.971708                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.971708                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 25658.885481                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 25658.885481                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        23149                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        23149                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    570828540                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    570828540                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.971708                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.971708                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 24658.885481                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 24658.885481                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           57                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017241                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017241                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data        13302                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total           13302                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data          298                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total           298                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data      3893500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total      3893500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data        13600                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total        13600                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.021912                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.021912                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 13065.436242                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 13065.436242                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data          298                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total          298                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data      3595500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total      3595500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.021912                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.021912                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 12065.436242                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 12065.436242                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.963083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           226995916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2869767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.099075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.963083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1860099679                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1860099679                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                356219681                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              35489407                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 137431946                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3055102                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                6948363                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             53311509                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               2002388                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              740738002                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5321380                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          364809314                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      645246457                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   134386968                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           67475021                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     165399579                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                17838884                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 3445                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10051                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2668                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  97700883                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               5920922                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          539144499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.425758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.704224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                392483964     72.80%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13941733      2.59%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 19274592      3.58%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 16300214      3.02%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12314603      2.28%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 10156591      1.88%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 11386293      2.11%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  7353209      1.36%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 55933300     10.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            539144499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.231486                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.111458                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     81534369                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         81534369                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     81534369                       # number of overall hits
system.cpu.icache.overall_hits::total        81534369                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     16166488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       16166488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     16166488                       # number of overall misses
system.cpu.icache.overall_misses::total      16166488                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 207395769882                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 207395769882                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 207395769882                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 207395769882                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     97700857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97700857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     97700857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97700857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.165469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.165469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.165469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.165469                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12828.746100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12828.746100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12828.746100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12828.746100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        50353                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7278                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     6.918522                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks     15136391                       # number of writebacks
system.cpu.icache.writebacks::total          15136391                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst      1028837                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1028837                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst      1028837                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1028837                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     15137651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     15137651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     15137651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     15137651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 184807331937                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 184807331937                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 184807331937                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 184807331937                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.154939                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.154939                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.154939                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.154939                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12208.455059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12208.455059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12208.455059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12208.455059                       # average overall mshr miss latency
system.cpu.icache.replacements               15136391                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     81534369                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        81534369                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     16166488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      16166488                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 207395769882                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 207395769882                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     97700857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97700857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.165469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.165469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12828.746100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12828.746100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst      1028837                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1028837                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     15137651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     15137651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 184807331937                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 184807331937                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.154939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.154939                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12208.455059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12208.455059                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.512214                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96672020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          15137651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.386197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.512214                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         796744507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        796744507                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4071801                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                22667386                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                51901                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              199418                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               11067535                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              4107368                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 148286                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 290269688500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                6948363                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                359996176                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                18551555                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1721728                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 136506711                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              15419966                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              728481242                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 53351                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 892449                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2628455                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11554887                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           742180497                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1040497317                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                811687695                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  4870988                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               178975                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             607822323                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                134358141                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  147847                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                2729                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8300097                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1193055650                       # The number of ROB reads
system.cpu.rob.writes                      1426630346                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   601515568                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst             15121926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2463764                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17585690                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            15121926                       # number of overall hits
system.l2.overall_hits::.cpu.data             2463764                       # number of overall hits
system.l2.overall_hits::total                17585690                       # number of overall hits
system.l2.demand_misses::.cpu.inst              14693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             333383                       # number of demand (read+write) misses
system.l2.demand_misses::total                 348076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             14693                       # number of overall misses
system.l2.overall_misses::.cpu.data            333383                       # number of overall misses
system.l2.overall_misses::total                348076                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1175983000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28925712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30101695000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1175983000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28925712000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30101695000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         15136619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2797147                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17933766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        15136619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2797147                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17933766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.119187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.119187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80036.956374                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86764.208133                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86480.237075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80036.956374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86764.208133                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86480.237075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     89105                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              323646                       # number of writebacks
system.l2.writebacks::total                    323646                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            6592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6594                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           6592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6594                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         14691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        326791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            341482                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        14691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       326791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       106830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           448312                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1028977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25393430525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26422408025                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1028977500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25393430525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7530265288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33952673313                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.116830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019041                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.116830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70041.351848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77705.415770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77375.697767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70041.351848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77705.415770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70488.301863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75734.473565                       # average overall mshr miss latency
system.l2.replacements                         357050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2386065                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2386065                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2386065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2386065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     15618266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         15618266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     15618266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     15618266                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       106830                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         106830                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7530265288                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7530265288                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70488.301863                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70488.301863                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data            720                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                720                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data      1835500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1835500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data          786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.916031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.916031                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  2549.305556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2549.305556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data          720                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           720                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     14282500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14282500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.916031                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.916031                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19836.805556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19836.805556                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            456552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                456552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          276802                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              276802                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23953543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23953543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        733354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            733354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.377447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86536.742870                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86536.742870                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         6173                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6173                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       270629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         270629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21009092025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21009092025                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.369029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77630.601395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77630.601395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       15121926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15121926                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        14693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1175983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1175983000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     15136619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15136619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000971                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80036.956374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80036.956374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        14691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1028977500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1028977500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70041.351848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70041.351848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2007212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2007212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4972168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4972168500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2063793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2063793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87876.999346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87876.999346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          419                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          419                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4384338500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4384338500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78065.925359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78065.925359                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         21131                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             21131                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        51491                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           51491                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       752000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       752000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data        72622                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         72622                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.709028                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.709028                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data    14.604494                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    14.604494                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data        51477                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        51477                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    984994999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    984994999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.708835                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.708835                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19134.662063                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19134.662063                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  523680                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              534765                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 8160                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                120435                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 120105.639044                       # Cycle average of tags in use
system.l2.tags.total_refs                    35707262                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18048795                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.978374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1121000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   117640.015051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2465.623993                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.897522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.018811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.916333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           649                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        129466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       100215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004951                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987747                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 594232875                       # Number of tag accesses
system.l2.tags.data_accesses                594232875                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    323646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     14691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    326735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     95909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059853708652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1221759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             306509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      437349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     323646                       # Number of write requests accepted
system.mem_ctrls.readBursts                    437349                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   323646                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                437349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               323646                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  279206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  17139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  18586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  19833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  17905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  17632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  17548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  17490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                    31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                    35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.012983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    832.994565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        17483     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108544-110591            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.508179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.414542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.627015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1906     10.90%     10.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         13088     74.86%     85.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1369      7.83%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           611      3.49%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           368      2.10%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            74      0.42%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            24      0.14%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            19      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             8      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             4      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::252-253            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                27990336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20713344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  290268628500                       # Total gap between requests
system.mem_ctrls.avgGap                     381433.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       940224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     20911040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      6138176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     20710208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3239139.452895371709                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 72040040.102223753929                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 21146458.769841548055                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 71348159.385922238231                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        14691                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       326748                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        95910                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       323646                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    421600258                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11906373946                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   4491060227                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 13166521851314                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28697.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36439.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     46825.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  40681861.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       940224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     20911872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      6138240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      27990336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       940224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       940224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     20713344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     20713344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        14691                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       326748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        95910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         437349                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       323646                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        323646                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3239139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     72042906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     21146679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96428725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3239139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3239139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     71358963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        71358963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     71358963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3239139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     72042906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     21146679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       167787688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               437335                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              323597                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        14007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        14086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        13435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        14138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        14047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        13345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        13901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        13257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        13480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        13772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        13980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        13777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        14143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        13369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        10089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        10594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        10402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        10559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        10131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        10505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        10185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         9804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         9973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         9994                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        10165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        10347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        10178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        10368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         9879                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9169170611                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1457200220                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16819034431                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20966.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38458.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              271719                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             170335                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       318871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   152.722223                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.766512                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.536761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       171429     53.76%     53.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        90597     28.41%     82.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        29033      9.10%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12208      3.83%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         6967      2.18%     97.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3230      1.01%     98.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1891      0.59%     98.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          785      0.25%     99.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2731      0.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       318871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              27989440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           20710208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               96.425638                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               71.348159                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    244861016.399986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    432265612.564849                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   596737617.436786                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  378597820.271991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25196570744.627731                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 85191804574.032089                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 35931410132.616791                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  147972247517.949432                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   509.775059                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 109133217149                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13048350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 168088121351                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    252389683.727988                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    445553853.141654                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   602829603.667181                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  384785624.159989                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25196570744.627731                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 88566757464.668350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 33601493416.239861                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  149050380390.231140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.489304                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 101981086525                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13048350000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 175240251975                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             166768                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       323646                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33404                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              775                       # Transaction distribution
system.membus.trans_dist::ReadExReq            270581                       # Transaction distribution
system.membus.trans_dist::ReadExResp           270581                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         166768                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         51478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1284001                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1284001                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     48703680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                48703680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            489602                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  489602    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              489602                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2302031280                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2313031781                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          17201444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2709711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     15619581                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33404                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           171830                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             786                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           733354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          733354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15137651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2063793                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        72622                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        72622                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     45410661                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8610366                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              54021027                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1937472640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    362649792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2300122432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          529913                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20779456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18537086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072595                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18439217     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  97756      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    113      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18537086                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 290269688500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        36012572000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22712356716                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4236088657                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
