

================================================================
== Vitis HLS Report for 'fir_Pipeline_Shift_Accum_Loop'
================================================================
* Date:           Sun Apr  2 14:46:15 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q4
* Solution:       merge (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      131|      131|         5|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i19 0, i19 %acc"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir128_Q4/fir.cpp:28]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir128_Q4/fir.cpp:28]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub" [fir128_Q4/fir.cpp:28]   --->   Operation 17 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i_1" [fir128_Q4/fir.cpp:28]   --->   Operation 18 'zext' 'i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln28 = add i8 %i_1, i8 255" [fir128_Q4/fir.cpp:28]   --->   Operation 19 'add' 'add_ln28' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %add_ln28" [fir128_Q4/fir.cpp:30]   --->   Operation 20 'zext' 'zext_ln30' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln30" [fir128_Q4/fir.cpp:30]   --->   Operation 21 'getelementptr' 'shift_reg_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir128_Q4/fir.cpp:30]   --->   Operation 22 'load' 'shift_reg_V_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_cast" [fir128_Q4/fir.cpp:31]   --->   Operation 23 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir128_Q4/fir.cpp:31]   --->   Operation 24 'load' 'fir_int_int_c_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln28 = store i8 %add_ln28, i8 %i" [fir128_Q4/fir.cpp:28]   --->   Operation 25 'store' 'store_ln28' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%shift_reg_V_load = load i7 %shift_reg_V_addr" [fir128_Q4/fir.cpp:30]   --->   Operation 26 'load' 'shift_reg_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %i_cast" [fir128_Q4/fir.cpp:30]   --->   Operation 27 'getelementptr' 'shift_reg_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln30 = store i8 %shift_reg_V_load, i7 %shift_reg_V_addr_1" [fir128_Q4/fir.cpp:30]   --->   Operation 28 'store' 'store_ln30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir128_Q4/fir.cpp:31]   --->   Operation 29 'load' 'fir_int_int_c_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1679 = trunc i32 %fir_int_int_c_load"   --->   Operation 30 'trunc' 'trunc_ln1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1679 = sext i5 %trunc_ln1679"   --->   Operation 31 'sext' 'sext_ln1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i8 %shift_reg_V_load" [fir128_Q4/fir.cpp:31]   --->   Operation 32 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln31 = mul i13 %sext_ln1679, i13 %sext_ln31" [fir128_Q4/fir.cpp:31]   --->   Operation 33 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln31 = mul i13 %sext_ln1679, i13 %sext_ln31" [fir128_Q4/fir.cpp:31]   --->   Operation 34 'mul' 'mul_ln31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%acc_load = load i19 %acc" [fir128_Q4/fir.cpp:31]   --->   Operation 35 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node acc_1)   --->   "%mul_ln31 = mul i13 %sext_ln1679, i13 %sext_ln31" [fir128_Q4/fir.cpp:31]   --->   Operation 36 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node acc_1)   --->   "%sext_ln31_1 = sext i13 %mul_ln31" [fir128_Q4/fir.cpp:31]   --->   Operation 37 'sext' 'sext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc_1 = add i19 %sext_ln31_1, i19 %acc_load" [fir128_Q4/fir.cpp:31]   --->   Operation 38 'add' 'acc_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%acc_load_1 = load i19 %acc"   --->   Operation 43 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i19P0A, i19 %acc_out, i19 %acc_load_1"   --->   Operation 44 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir128_Q4/fir.cpp:24]   --->   Operation 39 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc_1 = add i19 %sext_ln31_1, i19 %acc_load" [fir128_Q4/fir.cpp:31]   --->   Operation 40 'add' 'acc_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln28 = store i19 %acc_1, i19 %acc" [fir128_Q4/fir.cpp:28]   --->   Operation 41 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [fir128_Q4/fir.cpp:28]   --->   Operation 42 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', fir128_Q4/fir.cpp:28) on local variable 'i' [10]  (0 ns)
	'add' operation ('add_ln28', fir128_Q4/fir.cpp:28) [19]  (1.92 ns)
	'getelementptr' operation ('shift_reg_V_addr', fir128_Q4/fir.cpp:30) [21]  (0 ns)
	'load' operation ('shift_reg_V_load', fir128_Q4/fir.cpp:30) on array 'shift_reg_V' [22]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('shift_reg_V_load', fir128_Q4/fir.cpp:30) on array 'shift_reg_V' [22]  (3.25 ns)
	'store' operation ('store_ln30', fir128_Q4/fir.cpp:30) of variable 'shift_reg_V_load', fir128_Q4/fir.cpp:30 on array 'shift_reg_V' [24]  (3.25 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[32] ('mul_ln31', fir128_Q4/fir.cpp:31) [30]  (1.05 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'load' operation ('acc_load', fir128_Q4/fir.cpp:31) on local variable 'acc' [16]  (0 ns)
	'add' operation of DSP[32] ('acc', fir128_Q4/fir.cpp:31) [32]  (2.1 ns)

 <State 5>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[32] ('acc', fir128_Q4/fir.cpp:31) [32]  (2.1 ns)
	'store' operation ('store_ln28', fir128_Q4/fir.cpp:28) of variable 'acc', fir128_Q4/fir.cpp:31 on local variable 'acc' [34]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
