[{"id": "1", "content": "Define a 16-bit register 'q' to hold the output values, which will be driven by the D flip-flops.\n\nRetrieved Related Information:\n- On positive edge of clk, if resetn is low, all DFFs are reset.\n- On positive edge of clk, if resetn is high and byteena[1] is high, upper byte d[15:8] is written to corresponding upper byte of q.\n- On positive edge of clk, if resetn is high and byteena[0] is high, lower byte d[7:0] is written to corresponding lower byte of q.\n\n", "source": "The module should include 16 D flip-flops.", "parent_tasks": []}, {"id": "2", "content": "Implement the logic for the synchronous reset. When resetn is low, set all bits of the 'q' register to 0.\n\nRetrieved Related Information:\n- resetn: Synchronous active-low reset signal (Type:Signal)\n- q: 16-bit output data signal (Type:Signal)\n- On positive edge of clk, if resetn is low, all DFFs are reset (Type:StateTransition)\n\n", "source": "resetn is a synchronous, active-low reset.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the logic to update the lower byte of the 'q' register (q[7:0]) when byteena[0] is high, using the corresponding bits from input 'd' (d[7:0]).\n\nRetrieved Related Information:\n- On positive edge of clk, if resetn is high and byteena[0] is high, lower byte d[7:0] is written to corresponding lower byte of q (Type:StateTransition)\n\n", "source": "byteena[0] controls the lower byte d[7:0].", "parent_tasks": ["2"]}, {"id": "4", "content": "Implement the logic to update the upper byte of the 'q' register (q[15:8]) when byteena[1] is high, using the corresponding bits from input 'd' (d[15:8]).\n\nRetrieved Related Information:\n- On positive edge of clk, if resetn is high and byteena[1] is high, upper byte d[15:8] is written to corresponding upper byte of q (Type:StateTransition)\n\n", "source": "byteena[1] controls the upper byte d[15:8].", "parent_tasks": ["3"]}, {"id": "5", "content": "Ensure that the D flip-flops are triggered by the positive edge of the clock signal 'clk'.\n\nRetrieved Related Information:\n- clk: Input clock signal (Type:Signal)\n- On positive edge of clk, if resetn is low, all DFFs are reset (Type:StateTransition)\n- On positive edge of clk, if resetn is high and byteena[1] is high, upper byte d[15:8] is written to corresponding upper byte of q (Type:StateTransition)\n- On positive edge of clk, if resetn is high and byteena[0] is high, lower byte d[7:0] is written to corresponding lower byte of q (Type:StateTransition)\n\n", "source": "All DFFs should be triggered by the positive edge of clk.", "parent_tasks": ["4"]}]