--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pipeline_cpu_display.twx pipeline_cpu_display.ncd -o
pipeline_cpu_display.twr pipeline_cpu_display.pcf -ucf pipeline_cpu.ucf

Design file:              pipeline_cpu_display.ncd
Physical constraint file: pipeline_cpu_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 7386 paths analyzed, 971 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.939ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y72.ADDRA12), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.572ns (Levels of Logic = 8)
  Clock Path Skew:      -0.332ns (0.704 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.CMUX    Tshcko                0.461   display_value<4>
                                                       display_value_3
    SLICE_X36Y88.A4      net (fanout=1)        0.953   display_value<3>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D3     net (fanout=3)        0.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y126.C6     net (fanout=3)        0.131   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y126.C      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X64Y122.C6     net (fanout=2)        0.845   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X64Y122.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y72.ADDRA12 net (fanout=2)        3.345   lcd_module/rom_addr<8>
    RAMB16_X4Y72.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.572ns (2.658ns logic, 10.914ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_21 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.325ns (0.704 - 1.029)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_21 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y88.CMUX    Tshcko                0.455   display_value<22>
                                                       display_value_21
    SLICE_X37Y85.D4      net (fanout=1)        0.876   display_value<21>
    SLICE_X37Y85.D       Tilo                  0.259   display_value<9>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char86
    SLICE_X48Y105.A1     net (fanout=1)        2.339   lcd_module/lcd_draw_module/Mmux_draw_char85
    SLICE_X48Y105.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char81
                                                       lcd_module/lcd_draw_module/Mmux_draw_char87
    SLICE_X72Y129.D1     net (fanout=6)        3.316   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<1>
    SLICE_X72Y129.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X70Y126.D6     net (fanout=3)        0.574   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X70Y126.D      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y126.C6     net (fanout=3)        0.131   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y126.C      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X64Y122.C6     net (fanout=2)        0.845   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X64Y122.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y72.ADDRA12 net (fanout=2)        3.345   lcd_module/rom_addr<8>
    RAMB16_X4Y72.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.510ns (2.084ns logic, 11.426ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.419ns (Levels of Logic = 8)
  Clock Path Skew:      -0.332ns (0.704 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.CMUX    Tshcko                0.461   display_value<4>
                                                       display_value_3
    SLICE_X36Y88.A4      net (fanout=1)        0.953   display_value<3>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.D3      net (fanout=2)        0.302   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D3     net (fanout=3)        0.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y126.C6     net (fanout=3)        0.131   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y126.C      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X64Y122.C6     net (fanout=2)        0.845   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X64Y122.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y72.ADDRA12 net (fanout=2)        3.345   lcd_module/rom_addr<8>
    RAMB16_X4Y72.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.419ns (2.665ns logic, 10.754ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y70.ADDRA12), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.356ns (Levels of Logic = 8)
  Clock Path Skew:      -0.340ns (0.696 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.CMUX    Tshcko                0.461   display_value<4>
                                                       display_value_3
    SLICE_X36Y88.A4      net (fanout=1)        0.953   display_value<3>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D3     net (fanout=3)        0.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y126.C6     net (fanout=3)        0.131   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y126.C      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X64Y122.C6     net (fanout=2)        0.845   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X64Y122.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y70.ADDRA12 net (fanout=2)        3.129   lcd_module/rom_addr<8>
    RAMB16_X4Y70.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.356ns (2.658ns logic, 10.698ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_21 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.294ns (Levels of Logic = 6)
  Clock Path Skew:      -0.333ns (0.696 - 1.029)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_21 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y88.CMUX    Tshcko                0.455   display_value<22>
                                                       display_value_21
    SLICE_X37Y85.D4      net (fanout=1)        0.876   display_value<21>
    SLICE_X37Y85.D       Tilo                  0.259   display_value<9>
                                                       lcd_module/lcd_draw_module/Mmux_draw_char86
    SLICE_X48Y105.A1     net (fanout=1)        2.339   lcd_module/lcd_draw_module/Mmux_draw_char85
    SLICE_X48Y105.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char81
                                                       lcd_module/lcd_draw_module/Mmux_draw_char87
    SLICE_X72Y129.D1     net (fanout=6)        3.316   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<1>
    SLICE_X72Y129.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X70Y126.D6     net (fanout=3)        0.574   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X70Y126.D      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y126.C6     net (fanout=3)        0.131   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y126.C      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X64Y122.C6     net (fanout=2)        0.845   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X64Y122.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y70.ADDRA12 net (fanout=2)        3.129   lcd_module/rom_addr<8>
    RAMB16_X4Y70.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.294ns (2.084ns logic, 11.210ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      13.203ns (Levels of Logic = 8)
  Clock Path Skew:      -0.340ns (0.696 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.CMUX    Tshcko                0.461   display_value<4>
                                                       display_value_3
    SLICE_X36Y88.A4      net (fanout=1)        0.953   display_value<3>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.D3      net (fanout=2)        0.302   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D3     net (fanout=3)        0.285   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X70Y126.D      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X70Y126.C6     net (fanout=3)        0.131   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X70Y126.C      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X64Y122.C6     net (fanout=2)        0.845   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X64Y122.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X4Y70.ADDRA12 net (fanout=2)        3.129   lcd_module/rom_addr<8>
    RAMB16_X4Y70.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.203ns (2.665ns logic, 10.538ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y72.ADDRA9), 258 paths
--------------------------------------------------------------------------------
Slack (setup path):     86.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.332ns (0.704 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.CMUX    Tshcko                0.461   display_value<4>
                                                       display_value_3
    SLICE_X36Y88.A4      net (fanout=1)        0.953   display_value<3>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X73Y129.D3     net (fanout=3)        0.727   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X73Y129.D      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611_SW0
    SLICE_X73Y129.C2     net (fanout=1)        1.027   lcd_module/N221
    SLICE_X73Y129.C      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611
    RAMB16_X4Y72.ADDRA9  net (fanout=2)        2.340   lcd_module/rom_addr<5>
    RAMB16_X4Y72.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.964ns (2.562ns logic, 10.402ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_3 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.811ns (Levels of Logic = 7)
  Clock Path Skew:      -0.332ns (0.704 - 1.036)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_3 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y84.CMUX    Tshcko                0.461   display_value<4>
                                                       display_value_3
    SLICE_X36Y88.A4      net (fanout=1)        0.953   display_value<3>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.D3      net (fanout=2)        0.302   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X73Y129.D3     net (fanout=3)        0.727   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X73Y129.D      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611_SW0
    SLICE_X73Y129.C2     net (fanout=1)        1.027   lcd_module/N221
    SLICE_X73Y129.C      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611
    RAMB16_X4Y72.ADDRA9  net (fanout=2)        2.340   lcd_module/rom_addr<5>
    RAMB16_X4Y72.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.811ns (2.569ns logic, 10.242ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     86.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_7 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      12.742ns (Levels of Logic = 7)
  Clock Path Skew:      -0.334ns (0.704 - 1.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_7 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.CMUX    Tshcko                0.461   display_value<8>
                                                       display_value_7
    SLICE_X36Y88.A6      net (fanout=1)        0.731   display_value<7>
    SLICE_X36Y88.A       Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char161
    SLICE_X36Y88.C1      net (fanout=2)        0.462   lcd_module/lcd_draw_module/Mmux_draw_char16
    SLICE_X36Y88.CMUX    Tilo                  0.361   lcd_module/lcd_draw_module/Mmux_draw_char16
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164_G
                                                       lcd_module/lcd_draw_module/Mmux_draw_char164
    SLICE_X65Y122.A3     net (fanout=2)        3.517   lcd_module/lcd_draw_module/Mmux_draw_char163
    SLICE_X65Y122.A      Tilo                  0.259   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_char168
    SLICE_X70Y126.B2     net (fanout=6)        1.207   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<3>
    SLICE_X70Y126.B      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X70Y126.A5     net (fanout=1)        0.169   lcd_module/N10
    SLICE_X70Y126.A      Tilo                  0.205   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X73Y129.D3     net (fanout=3)        0.727   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X73Y129.D      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611_SW0
    SLICE_X73Y129.C2     net (fanout=1)        1.027   lcd_module/N221
    SLICE_X73Y129.C      Tilo                  0.259   lcd_module/N221
                                                       lcd_module/Mmux_rom_addr611
    RAMB16_X4Y72.ADDRA9  net (fanout=2)        2.340   lcd_module/rom_addr<5>
    RAMB16_X4Y72.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.742ns (2.562ns logic, 10.180ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_8 (SLICE_X70Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_8 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_8 to lcd_module/touch_module/touch_array_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y123.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/touch_array_7_8
    SLICE_X70Y123.A6     net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<8>
    SLICE_X70Y123.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT471
                                                       lcd_module/touch_module/touch_array_7_8
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_38 (SLICE_X70Y121.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_38 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_38 to lcd_module/touch_module/touch_array_7_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y121.DQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<38>
                                                       lcd_module/touch_module/touch_array_7_38
    SLICE_X70Y121.D6     net (fanout=2)        0.026   lcd_module/touch_module/touch_array_7<38>
    SLICE_X70Y121.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<38>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT321
                                                       lcd_module/touch_module/touch_array_7_38
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_0 (SLICE_X69Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_0 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_0 to lcd_module/touch_module/touch_array_7_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y119.AQ     Tcko                  0.198   lcd_module/touch_module/touch_array_7<2>
                                                       lcd_module/touch_module/touch_array_7_0
    SLICE_X69Y119.A6     net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<0>
    SLICE_X69Y119.CLK    Tah         (-Th)    -0.215   lcd_module/touch_module/touch_array_7<2>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT16
                                                       lcd_module/touch_module/touch_array_7_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y72.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y70.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7386 paths, 0 nets, and 1417 connections

Design statistics:
   Minimum period:  13.939ns{1}   (Maximum frequency:  71.741MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 26 00:55:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



