library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity circuit_tb is
end entity;

architecture circuit_tb_behaviour of circuit_tb is
    
    constant WAITING_TIME:time :=20 ns;

    component circuit is
        port (SW:in std_logic_vector(1 downto 0);
        KEY:in std_logic;
        LEDR : out std_logic);
    end component;

    signal SW_tb: std_logic_vector(1 downto 0);
    signal LEDR_tb: std_logic;
    signal KEY_tb: std_logic;

begin
    utt:circuit port map(SW_tb,LEDR_tb,KEY_tb);

    process
    begin
        for i in 0 to 3 loop
            SW_tb(0)<='0';
            wait for WAITING_TIME;
        end loop;
        for i in 0 to 3 loop
            SW_tb(1)<='1';
            SW_yb(0)<='0';
            wait for WAITING_TIME;
        end loop;

        wait;
    end process;
end circuit_tb_behaviour;