arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	error
k6_frac_N10_frac_chain_mem32K_40nm.xml	diffeq1.v	success	56	17.3947	1.44	5.59	22.02	1.14	1309	1020	798	35	162	96	0	5	362	68	34	134	67	
k6_frac_N10_frac_chain_mem32K_40nm.xml	LU8PEEng.v	success	92	80.7985	145.31	1763.86	3257.4	82.82	44853	39602	20073	2566	114	102	45	8	25251	1948	27	4135	47	
k6_frac_N10_frac_chain_mem32K_40nm.xml	sha.v	success	60	9.96131	5.56	18.72	38.41	1.28	3572	3315	1195	202	38	36	0	0	2001	321	37	8	8	
