Loading db file '/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_tt0p6v25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Fri Jun 27 00:33:53 2025
****************************************


Library(s) Used:

    saed14rvt_tt0p6v25c (File: /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs/saed14rvt_tt0p6v25c.db)


Operating Conditions: tt0p6v25c   Library: saed14rvt_tt0p6v25c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           35000             saed14rvt_tt0p6v25c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                              3.149    8.393 4.45e+06   15.994 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                          3.149    8.393 4.45e+06   15.993 100.0
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                       4.37e-02    1.597 4.61e+05    2.103  13.1
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       5.72e-04 2.43e-03 1.30e+04 1.60e-02   0.1
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       3.09e-04 7.31e-04 1.76e+04 1.86e-02   0.1
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                       3.93e-06 8.92e-06 1.76e+04 1.76e-02   0.1
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 1.76e+04 1.76e-02   0.1
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0)
                                       6.62e-02    0.203 1.33e+05    0.403   2.5
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                       7.79e-05 4.34e-04 1.49e+04 1.54e-02   0.1
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                       1.01e-03 3.44e-04 2.94e+03 4.30e-03   0.0
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                       1.07e-02 5.22e-03 1.32e+04 2.91e-02   0.2
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                       4.13e-02    0.439 2.00e+06    2.485  15.5
      mult_i (cv32e40p_mult)           1.88e-03 1.57e-02 1.29e+06    1.309   8.2
        add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 1.49e+04 1.49e-02   0.1
        add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 1.49e+04 1.49e-02   0.1
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2)
                                          0.000    0.000 8.67e+03 8.67e-03   0.1
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3)
                                          0.000    0.000 9.15e+03 9.15e-03   0.1
        mult_266 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 4.90e+04 4.90e-02   0.3
          FS_1 (cv32e40p_mult_DW01_add_4)
                                          0.000    0.000 8.76e+03 8.76e-03   0.1
        mult_267 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 4.90e+04 4.90e-02   0.3
          FS_1 (cv32e40p_mult_DW01_add_5)
                                          0.000    0.000 8.76e+03 8.76e-03   0.1
        mult_268 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 4.90e+04 4.90e-02   0.3
          FS_1 (cv32e40p_mult_DW01_add_6)
                                          0.000    0.000 8.76e+03 8.76e-03   0.1
        mult_269 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 4.90e+04 4.90e-02   0.3
          FS_1 (cv32e40p_mult_DW01_add_7)
                                          0.000    0.000 8.76e+03 8.76e-03   0.1
        add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8)
                                       3.08e-07 4.30e-06 1.49e+04 1.49e-02   0.1
        mult_224 (cv32e40p_mult_DW02_mult_4)
                                       7.69e-04 6.00e-04 2.76e+05    0.278   1.7
        add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10)
                                          0.000    0.000 1.49e+04 1.49e-02   0.1
        add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11)
                                          0.000    0.000 1.49e+04 1.49e-02   0.1
        add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 1.49e+04 1.49e-02   0.1
        mult_299 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 1.75e+05    0.175   1.1
          FS_1 (cv32e40p_mult_DW01_add_13)
                                          0.000    0.000 1.57e+04 1.57e-02   0.1
        mult_300 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 1.72e+05    0.172   1.1
          FS_1 (cv32e40p_mult_DW01_add_14)
                                          0.000    0.000 1.57e+04 1.57e-02   0.1
        add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                       3.32e-06 6.48e-06 1.60e+04 1.61e-02   0.1
        add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_16)
                                       3.95e-07 1.13e-06 1.54e+04 1.54e-02   0.1
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                       6.55e-04 1.30e-03 2.03e+05    0.205   1.3
          FS_1 (cv32e40p_mult_DW01_add_17)
                                       1.61e-06 1.81e-06 1.77e+04 1.77e-02   0.1
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 8.46e+03 8.46e-03   0.1
      alu_i (cv32e40p_alu)             2.39e-02    0.394 6.84e+05    1.102   6.9
        add_168 (cv32e40p_alu_DW01_add_2)
                                       2.37e-04 5.57e-04 1.67e+04 1.75e-02   0.1
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 1.10e+04 1.10e-02   0.1
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 4.07e+04 4.07e-02   0.3
        add_186 (cv32e40p_alu_DW01_add_1)
                                       5.46e-05 4.51e-04 1.48e+04 1.53e-02   0.1
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                       7.99e-05 2.69e-04 7.91e+03 8.25e-03   0.1
        alu_div_i (cv32e40p_alu_div)   1.34e-02    0.385 1.50e+05    0.549   3.4
          r76 (cv32e40p_alu_div_DW01_cmp6_0)
                                       1.73e-03 3.71e-03 1.67e+04 2.21e-02   0.1
          sub_102 (cv32e40p_alu_div_DW01_sub_1)
                                       1.19e-04 8.47e-05 1.53e+04 1.55e-02   0.1
          add_109 (cv32e40p_alu_div_DW01_add_0)
                                       7.56e-04 5.88e-03 1.51e+04 2.17e-02   0.1
          sub_109 (cv32e40p_alu_div_DW01_sub_0)
                                       9.15e-04 5.42e-03 1.82e+04 2.45e-02   0.2
        ff_one_i (cv32e40p_ff_one)     2.56e-05 1.29e-05 1.05e+04 1.06e-02   0.1
        popcnt_i (cv32e40p_popcnt)     2.54e-04 5.59e-04 1.60e+04 1.69e-02   0.1
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                          0.313    4.748 1.50e+06    6.561  41.0
      r153 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                       9.58e-04 6.83e-03 1.51e+04 2.29e-02   0.1
      add_575 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_1)
                                       9.42e-04 7.48e-03 1.47e+04 2.31e-02   0.1
      add_576 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_0)
                                       9.89e-04 7.06e-03 1.47e+04 2.28e-02   0.1
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0)
                                       3.07e-03 8.14e-02 2.31e+04    0.108   0.7
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                       2.22e-02 7.19e-02 7.28e+04    0.167   1.0
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                       1.43e-02 9.83e-03 5.65e+04 8.07e-02   0.5
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                          0.236    3.617 1.01e+06    4.867  30.4
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                          0.247    1.371 3.42e+05    1.960  12.3
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_0)
                                       3.64e-04 1.04e-03 8.16e+03 9.56e-03   0.1
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                       5.34e-02 3.87e-02 3.59e+04    0.128   0.8
      aligner_i (cv32e40p_aligner)     5.39e-02    0.341 8.10e+04    0.476   3.0
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       9.11e-04 2.75e-03 8.59e+03 1.23e-02   0.1
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       9.11e-04 2.75e-03 8.63e+03 1.23e-02   0.1
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                       8.73e-02    0.712 1.51e+05    0.950   5.9
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0)
                                       2.64e-02    0.280 5.00e+04    0.356   2.2
        fifo_i (cv32e40p_fifo_0_32_2)  1.97e-02    0.263 3.97e+04    0.322   2.0
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                       3.10e-02    0.162 5.49e+04    0.248   1.6
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0)
                                       3.21e-03 3.12e-03 8.20e+03 1.45e-02   0.1
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0)
                                          2.438 3.40e-02 1.72e+03    2.474  15.5
      core_clock_gate_i (cv32e40p_clock_gate)
                                          2.437 2.18e-02  345.008    2.460  15.4
1
