Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 15:59:52 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     4 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           24 |
| Yes          | No                    | No                     |             902 |          294 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1250 |          549 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/flow_control_loop_pipe_U/E[0]                                                                                             |                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_phi_reg_pp0_iter0_next_pc_reg_870[14]_i_1_n_0                                                                          |                                                                                                                                                       |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/aw_hs                                                                                                     |                                                                                                                                                       |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state3                                                                                                          | design_1_i/simple_pipeline_ip_0/inst/result_19_reg_6574[31]_i_1_n_0                                                                                   |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883                                                                             | design_1_i/simple_pipeline_ip_0/inst/ap_phi_reg_pp0_iter0_f_to_e_d_i_imm_5_reg_883[19]_i_1_n_0                                                        |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                       |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                     |               14 |             27 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]                                                                           | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]                                                                                 |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_2                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_2                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_11                                                                                  | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_15                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_12                                                                                  | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_16                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_8                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_12                                                                              |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/p_85_in                                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_2                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_8                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_7                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_11                                                                              |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                  | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state3                                                                                                          | design_1_i/simple_pipeline_ip_0/inst/shl_ln230_2_reg_6607[31]_i_1_n_0                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state3                                                                                                          | design_1_i/simple_pipeline_ip_0/inst/shl_ln230_2_reg_6607[15]_i_1_n_0                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_phi_reg_pp0_iter0_result_24_reg_902[31]_i_1_n_0                                                                        |                                                                                                                                                       |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[4]                                                                             | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_7960                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_3                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_3                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg                                                                                          | design_1_i/simple_pipeline_ip_0/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0                                                                      |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_6                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_6                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_1                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_7                                                                               |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_14                                                                                  | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_18                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_0                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_0                                                                               |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_9                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_13                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_10                                                                                  | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_14                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_10                                                                        | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_22                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_3                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_9                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_5                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_5                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_1                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_1                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_13                                                                                  | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_17                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                         |                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_0                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_1                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_4                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_10                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[1]_1                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_4                                                                               |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[1]_2                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_6                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[1]                                                                           | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_0                                                                               |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/e_to_e_reg_796_reg[0]_4                                                                                   | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_4                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_9                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_21                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[1]_0                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_2                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_8                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_20                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_7                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_loop_init_reg_19                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_5                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_3                                                                               |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/f_to_e_d_i_rd_2_reg_6564_reg[0]_6                                                                         | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/ap_CS_fsm_reg[4]_5                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                6 |             39 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             39 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state3                                                                                                          |                                                                                                                                                       |               27 |             50 |         1.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[4]                                                                             |                                                                                                                                                       |               24 |             80 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               52 |            131 |         2.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/control_s_axi_U/E[0]                                                                                                      |                                                                                                                                                       |               47 |            137 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/simple_pipeline_ip_0/inst/ap_CS_fsm_state2                                                                                                          |                                                                                                                                                       |               58 |            157 |         2.71 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


