# Introduction to Computer Systems (II)

Spring 2021, Fudan University.

## Prerequisites

* Xilinx Vivado 2019.2 (HLx version)
* Verilator (â‰¥ 4.036)

## File Organization

* `source/`: SystemVerilog source files.
* `vivado/`: SoC and testbenches on Vivado.
* `verilate/`: C++ source files for verilated simulation.
* `build/`: temporary build files.
* `archive/`: ???
