commit fde35c9c7db5732cc1fbd89fa5eba5a9e0b25f6e
Author: Chris Brandt <chris.brandt@renesas.com>
Date:   Fri Sep 7 11:58:49 2018 -0500

    clk: renesas: cpg-mssr: Add R7S9210 support
    
    Add support for the R7S9210 (RZ/A2) Clock Pulse Generator and Module
    Standby.
    
    The Module Standby HW in the RZ/A series is very close to R-Car HW, except
    for how the registers are laid out.
    The MSTP registers are only 8-bits wide, there are no status registers
    (MSTPSR), and the register offsets are a little different. Since the RZ/A
    hardware manuals refer to these registers as the Standby Control Registers,
    we'll use that name to distinguish the RZ/A type from the R-Car type.
    
    Signed-off-by: Chris Brandt <chris.brandt@renesas.com>
    Acked-by: Rob Herring <robh@kernel.org> # DT bits
    Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

diff --git a/include/dt-bindings/clock/r7s9210-cpg-mssr.h b/include/dt-bindings/clock/r7s9210-cpg-mssr.h
new file mode 100644
index 000000000000..b6f85ca149aa
--- /dev/null
+++ b/include/dt-bindings/clock/r7s9210-cpg-mssr.h
@@ -0,0 +1,20 @@
+/* SPDX-License-Identifier: GPL-2.0
+ *
+ * Copyright (C) 2018 Renesas Electronics Corp.
+ *
+ */
+
+#ifndef __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__
+#define __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__
+
+#include <dt-bindings/clock/renesas-cpg-mssr.h>
+
+/* R7S9210 CPG Core Clocks */
+#define R7S9210_CLK_I			0
+#define R7S9210_CLK_G			1
+#define R7S9210_CLK_B			2
+#define R7S9210_CLK_P1			3
+#define R7S9210_CLK_P1C			4
+#define R7S9210_CLK_P0			5
+
+#endif /* __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__ */
