verilog xil_defaultlib --include "../../../../lab08.gen/sources_1/ip/clk_wiz_0" \
"d:/Xilinx/Project/lab12/FPGALab-RISC-V-CPU-design/lab08.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
