#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 18 16:20:10 2024
# Process ID: 12428
# Current directory: E:/fpga_image/vivado_2019.2/GiGe_HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7916 E:\fpga_image\vivado_2019.2\GiGe_HDMI\GiGe_HDMI.xpr
# Log file: E:/fpga_image/vivado_2019.2/GiGe_HDMI/vivado.log
# Journal file: E:/fpga_image/vivado_2019.2/GiGe_HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.xpr
INFO: [Project 1-313] Project file moved from 'E:/fpga_image/2019.2/GiGe_HDMI' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 966.777 ; gain = 303.914
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_DATA_DEPTH {1024}] [get_ips ila_0]
generate_target all [get_files  E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
export_ip_user_files -of_objects [get_files E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.ip_user_files -ipstatic_source_dir E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/fpga_image/modeltech64_10.7/vivado_lib} {questa=E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.cache/compile_simlib/questa} {riviera=E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.cache/compile_simlib/riviera} {activehdl=E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Aug 18 16:49:41 2024] Launched synth_1...
Run output will be captured here: E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.runs/synth_1/runme.log
[Sun Aug 18 16:49:41 2024] Launched impl_1...
Run output will be captured here: E:/fpga_image/vivado_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 18 17:00:18 2024...
