msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-05-27 10:26+0200\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10
msgid "Copy"
msgstr "Copiar"

#: translation.js:11
msgid "Extract-bits"
msgstr "Extract-bits"

#: translation.js:12
msgid "Inject"
msgstr "Inject"

#: translation.js:13
msgid "Join"
msgstr "Join"

#: translation.js:14
msgid "Reversal"
msgstr "Reversal"

#: translation.js:15
msgid "Shift"
msgstr "Shift"

#: translation.js:16
msgid "Sign"
msgstr "Sign"

#: translation.js:17
msgid "Split"
msgstr "Split"

#: translation.js:18
msgid "Uint"
msgstr "Uint"

#: translation.js:19
msgid "Wires"
msgstr "Cables"

#: translation.js:20 translation.js:342 translation.js:376 translation.js:391
#: translation.js:397 translation.js:403 translation.js:409 translation.js:415
#: translation.js:426 translation.js:509 translation.js:517 translation.js:525
#: translation.js:531 translation.js:537 translation.js:543 translation.js:764
#: translation.js:773 translation.js:790 translation.js:827 translation.js:852
#: translation.js:900
msgid "Blocks"
msgstr "Blocks"

#: translation.js:21 translation.js:84
msgid "Copy-02"
msgstr "Copy-02"

#: translation.js:22
msgid ""
"Copy-2: Copy the input wire twice and generate a 2 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-2: Copiar el cable de entrada dos veces y generar una salida de bus de "
"2 bits (Implementación en Verilog)"

#: translation.js:23 translation.js:87
msgid "Copy-03"
msgstr "Copy-03"

#: translation.js:24
msgid ""
"Copy-3: Copy the input wire twice and generate a 3 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-3: Copiar el cable de entrada dos veces y generar una salida de bus de "
"3 bits (Implementación en Verilog)"

#: translation.js:25 translation.js:90
msgid "Copy-04"
msgstr "Copy-04"

#: translation.js:26
msgid ""
"Copy-4: Copy the input wire twice and generate a 4 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-4: Copiar el cable de entrada dos veces y generar una salida de bus de "
"4 bits (Implementación en Verilog)"

#: translation.js:27 translation.js:93
msgid "Copy-05"
msgstr "Copy-05"

#: translation.js:28
msgid ""
"Copy-5: Copy the input wire twice and generate a 5 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-5: Copiar el cable de entrada dos veces y generar una salida de bus de "
"5 bits (Implementación en Verilog)"

#: translation.js:29 translation.js:96
msgid "Copy-06"
msgstr "Copy-06"

#: translation.js:30
msgid ""
"Copy-6: Copy the input wire twice and generate a 6 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-6: Copiar el cable de entrada dos veces y generar una salida de bus de "
"6 bits (Implementación en Verilog)"

#: translation.js:31 translation.js:99
msgid "Copy-07"
msgstr "Copy-07"

#: translation.js:32
msgid ""
"Copy-7: Copy the input wire twice and generate a 7 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-7: Copiar el cable de entrada dos veces y generar una salida de bus de "
"7 bits (Implementación en Verilog)"

#: translation.js:33 translation.js:102
msgid "Copy-08"
msgstr "Copy-08"

#: translation.js:34
msgid ""
"Copy-8: Copy the input wire twice and generate a 8 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-8: Copiar el cable de entrada dos veces y generar una salida de bus de "
"8 bits (Implementación en Verilog)"

#: translation.js:35 translation.js:105
msgid "Copy-09"
msgstr "Copy-09"

#: translation.js:36
msgid ""
"Copy-9: Copy the input wire twice and generate a 9 bits Bus output (Verilog "
"implementation)"
msgstr ""
"Copy-9: Copiar el cable de entrada dos veces y generar una salida de bus de "
"9 bits (Implementación en Verilog)"

#: translation.js:37
msgid "Copy-10"
msgstr "Copy-10"

#: translation.js:38
msgid ""
"Copy-10: Copy the input wire twice and generate a 10 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-10: Copiar el cable de entrada dos veces y generar una salida de bus de "
"10 bits (Implementación en Verilog)"

#: translation.js:39
msgid "Copy-11"
msgstr "Copy-11"

#: translation.js:40
msgid ""
"Copy-11: Copy the input wire twice and generate a 11 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-11: Copiar el cable de entrada dos veces y generar una salida de bus de "
"11 bits (Implementación en Verilog)"

#: translation.js:41 translation.js:108
msgid "Copy-12"
msgstr "Copy-12"

#: translation.js:42
msgid ""
"Copy-12: Copy the input wire twice and generate a 12 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-12: Copiar el cable de entrada dos veces y generar una salida de bus de "
"12 bits (Implementación en Verilog)"

#: translation.js:43
msgid "Copy-13"
msgstr "Copy-13"

#: translation.js:44
msgid ""
"Copy-13: Copy the input wire twice and generate a 13 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-13: Copiar el cable de entrada dos veces y generar una salida de bus de "
"2 bits (Implementación en Verilog)"

#: translation.js:45
msgid "Copy-14"
msgstr "Copy-14"

#: translation.js:46
msgid ""
"Copy-14: Copy the input wire twice and generate a 14 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-14: Copiar el cable de entrada dos veces y generar una salida de bus de "
"2 bits (Implementación en Verilog)"

#: translation.js:47
msgid "Copy-15"
msgstr "Copy-15"

#: translation.js:48
msgid "not-x16: 16-bits not gate"
msgstr "not-x16: Puerta NOT de 16 bits"

#: translation.js:49
msgid "Input"
msgstr "Entrada"

#: translation.js:50
msgid "Output"
msgstr "Salida"

#: translation.js:51
msgid "Copy-16"
msgstr "Copy-16"

#: translation.js:52
msgid ""
"Copy-16: Copy the input wire twice and generate a 16 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-16: Copiar el cable de entrada dos veces y generar una salida de bus de "
"16 bits (Implementación en Verilog)"

#: translation.js:53
msgid "Copy-17"
msgstr "Copy-17"

#: translation.js:54
msgid ""
"Copy-17: Copy the input wire twice and generate a 17 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-17: Copiar el cable de entrada dos veces y generar una salida de bus de "
"17 bits (Implementación en Verilog)"

#: translation.js:55
msgid "Copy-18"
msgstr "Copy-18"

#: translation.js:56
msgid ""
"Copy-18: Copy the input wire twice and generate a 18 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-18: Copiar el cable de entrada dos veces y generar una salida de bus de "
"18 bits (Implementación en Verilog)"

#: translation.js:57
msgid "Copy-19"
msgstr "Copy-19"

#: translation.js:58
msgid ""
"Copy-19: Copy the input wire twice and generate a 19 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-19: Copiar el cable de entrada dos veces y generar una salida de bus de "
"19 bits (Implementación en Verilog)"

#: translation.js:59
msgid "Copy-20"
msgstr "Copy-20"

#: translation.js:60
msgid ""
"Copy-20: Copy the input wire twice and generate a 20 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-20: Copiar el cable de entrada dos veces y generar una salida de bus de "
"20 bits (Implementación en Verilog)"

#: translation.js:61
msgid "Copy-21"
msgstr "Copy-21"

#: translation.js:62
msgid ""
"Copy-21: Copy the input wire twice and generate a 21 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-21: Copiar el cable de entrada dos veces y generar una salida de bus de "
"21 bits (Implementación en Verilog)"

#: translation.js:63
msgid "Copy-22"
msgstr "Copy-22"

#: translation.js:64
msgid ""
"Copy-22: Copy the input wire twice and generate a 22 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-22: Copiar el cable de entrada dos veces y generar una salida de bus de "
"22 bits (Implementación en Verilog)"

#: translation.js:65
msgid "Copy-23"
msgstr "Copy-23"

#: translation.js:66
msgid ""
"Copy-23: Copy the input wire twice and generate a 23 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-23: Copiar el cable de entrada dos veces y generar una salida de bus de "
"23 bits (Implementación en Verilog)"

#: translation.js:67
msgid "Copy-24"
msgstr "Copy-24"

#: translation.js:68
msgid ""
"Copy-24: Copy the input wire twice and generate a 24 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-24: Copiar el cable de entrada dos veces y generar una salida de bus de "
"24 bits (Implementación en Verilog)"

#: translation.js:69
msgid "Copy-25"
msgstr "Copy-25"

#: translation.js:70
msgid ""
"Copy-25: Copy the input wire twice and generate a 25 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-25: Copiar el cable de entrada dos veces y generar una salida de bus de "
"25 bits (Implementación en Verilog)"

#: translation.js:71
msgid "Copy-26"
msgstr "Copy-26"

#: translation.js:72
msgid ""
"Copy-26: Copy the input wire twice and generate a 26 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-26: Copiar el cable de entrada dos veces y generar una salida de bus de "
"26 bits (Implementación en Verilog)"

#: translation.js:73
msgid "Copy-27"
msgstr "Copy-27"

#: translation.js:74
msgid ""
"Copy-27: Copy the input wire twice and generate a 27 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-27: Copiar el cable de entrada dos veces y generar una salida de bus de "
"27 bits (Implementación en Verilog)"

#: translation.js:75
msgid "Copy-28"
msgstr "Copy-28"

#: translation.js:76
msgid ""
"Copy-28: Copy the input wire twice and generate a 28 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-28: Copiar el cable de entrada dos veces y generar una salida de bus de "
"28 bits (Implementación en Verilog)"

#: translation.js:77
msgid "Copy-29"
msgstr "Copy-29"

#: translation.js:78
msgid ""
"Copy-30: Copy the input wire twice and generate a 30 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-30: Copiar el cable de entrada dos veces y generar una salida de bus de "
"30 bits (Implementación en Verilog)"

#: translation.js:79
msgid "Copy-30"
msgstr "Copy-30"

#: translation.js:80
msgid "Copy-31"
msgstr "Copy-31"

#: translation.js:81
msgid ""
"Copy-31: Copy the input wire twice and generate a 31 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-31: Copiar el cable de entrada dos veces y generar una salida de bus de "
"31 bits (Implementación en Verilog)"

#: translation.js:82
msgid "Copy-32"
msgstr "Copy-32"

#: translation.js:83
msgid ""
"Copy-32: Copy the input wire twice and generate a 32 bits Bus output "
"(Verilog implementation)"
msgstr ""
"Copy-32: Copiar el cable de entrada dos veces y generar una salida de bus de "
"32 bits (Implementación en Verilog)"

#: translation.js:85
msgid "Copy-2: Copy the input wire twice and generate a 2 bits Bus output"
msgstr ""
"Copy-2: Copiar el cable de entrada dos veces y generar una salida de bus de "
"2 bits"

#: translation.js:86
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr "Bus-2-join-all: Agregar dos cables a un bus de 2 bits"

#: translation.js:88
msgid "Copy-3: Copy the input wire and creates a 3 bits Bus output"
msgstr "Copy-3: Copiar el cable de entrada y sacarlo por un bus de 3 bits"

#: translation.js:89
msgid "Bus3-Join-all: Joint three wires into a 3-bits Bus"
msgstr "Bus-3-join-all: Agregar tres cables a un bus de 3 bits"

#: translation.js:91
msgid "Copy-4: Copy the input wire and creates a 4 bits Bus output"
msgstr "Copy-4: Copiar el cable de entrada y sacarlo por un bus de 4 bits"

#: translation.js:92
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr "Bus-4-join-all: Agregar todos los cables a un bus de 4 bits"

#: translation.js:94
msgid "Copy-5: Copy the input wire and creates a 5 bits Bus output"
msgstr "Copy-5: Copiar el cable de entrada y sacarlo por un bus de 5 bits"

#: translation.js:95
msgid "Bus5-Join-all: Join all the wires into a 5-bits Bus"
msgstr "Bus5-join-all: Unir todos los cables en un bus de 5 bits"

#: translation.js:97
msgid "Copy-6: Copy the input wire and creates a 6 bits Bus output"
msgstr "Copy-6: Copiar el cable de entrada y sacarlo por un bus de 6 bits"

#: translation.js:98
msgid "Bus6-Join-all: Join all the wires into a 6-bits Bus"
msgstr "Bus6-join-all: Unir todos los cables en un bus de 6 bits"

#: translation.js:100
msgid "Copy-7: Copy the input wire and creates a 7 bits Bus output"
msgstr "Copy-7: Copiar el cable de entrada y sacarlo por un bus de 7 bits"

#: translation.js:101
msgid "Bus7-Join-all: Join all the wires into a 7-bits Bus"
msgstr "Bus7-join-all: Unir todos los cables en un bus de 7-bits"

#: translation.js:103
msgid "Copy-8: Copy the input wire and creates a 8 bits Bus output"
msgstr "Copy-8: Copiar el cable de entrada y sacarlo por un bus de 8 bits"

#: translation.js:104
msgid "Bus8-Join-all: Join all the wires into a 8-bits Bus"
msgstr "Bus8-join-all: Unir dos buses en un bus de 8 bits"

#: translation.js:106
msgid "Copy-9: Copy the input wire and creates a 9 bits Bus output"
msgstr "Copy-9: Copiar el cable de entrada y sacarlo por un bus de 9 bits"

#: translation.js:107
msgid "Bus8-Join-1-8: Join the two buses into an 9-bits Bus"
msgstr "Bus8-join-1-8: Unir dos buses en un bus de 9 bits"

#: translation.js:109
msgid "Copy-12: Copy the input wire and creates a 12 bits Bus output"
msgstr "Copy-12: Copiar el cable de entrada y sacarlo por un bus de 12 bits"

#: translation.js:110
msgid "Bus12-Join-4-8: Join the two buses into an 12-bits Bus"
msgstr "Bus12-join-4-8: Unir dos buses en un bus de 12 bits"

#: translation.js:111
msgid "Extract-bit-12-bits"
msgstr "Extract-bit-12-bits"

#: translation.js:112
msgid "Extractor de 1 bit de un bus de 12 bits"
msgstr "Extractor de 1 bit de un bus de 12 bits"

#: translation.js:113
msgid "Extract-bit-16-bits"
msgstr "Extract-bit-16-bits"

#: translation.js:114
msgid "Extractor de 1 bit de un bus de 16 bits"
msgstr "Extractor de 1 bit de un bus de 16 bits"

#: translation.js:115
msgid "Extract-bit-4-bits"
msgstr "Extract-bit-4-bits"

#: translation.js:116
msgid "Extractor de 1 bit de un bus de 4 bits"
msgstr "Extractor de 1 bit de un bus de 4 bits"

#: translation.js:117
msgid "Extract-bit-9-bits"
msgstr "Extract-bit-9-bits"

#: translation.js:118
msgid "Extractor de 1 bit de un bus de 9 bits"
msgstr "Extractor de 1 bit de un bus de 9 bits"

#: translation.js:119
msgid "Extract-bit"
msgstr "Extract-bit"

#: translation.js:120
msgid "Extractor de 1 bit de un bus de 8 bits"
msgstr "Extractor de 1 bit de un bus de 8 bits"

#: translation.js:121
msgid "Extractor-bus-1bit"
msgstr "Extractor-bus-1bit"

#: translation.js:122
msgid "Extractor de bus de 1bit de uno de 17bits"
msgstr "Extractor de bus de 1bit de uno de 17bits"

#: translation.js:123
msgid "Extractor-bus-2bits"
msgstr "Extractor-bus-2bits"

#: translation.js:124
msgid "Extractor de bus de 2 bits de uno de 17bits"
msgstr "Extractor de bus de 2 bits de uno de 17bits"

#: translation.js:125
msgid "Extractor-bus-4bits"
msgstr "Extractor-bus-4bits"

#: translation.js:126
msgid "Extractor de bus de 4 bits de uno de 17bits"
msgstr "Extractor de bus de 4 bits de uno de 17bits"

#: translation.js:127
msgid "Extractor-bus-8bits"
msgstr "Extractor-bus-8bits"

#: translation.js:128
msgid "Extractor de bus de 8 bits de uno de 17bits"
msgstr "Extractor de bus de 8 bits de uno de 17bits"

#: translation.js:129
msgid "extract-bit-23"
msgstr "extract-bit-23"

#: translation.js:130
msgid "Extract 1 bit from a 23-bits bus"
msgstr "Extract 1 bit from a 23-bits bus"

#: translation.js:131
msgid "extract-bit-24-bits"
msgstr "extract-bit-24-bits"

#: translation.js:132
msgid "Extract 1 bit from a 24-bits bus"
msgstr "Extract 1 bit from a 24-bits bus"

#: translation.js:133
msgid "Inject-bit"
msgstr "Inject-bit"

#: translation.js:134
msgid "Inyectar el valor de un cable por el bit indicado de un bus"
msgstr "Inyectar el valor de un cable por el bit indicado de un bus"

#: translation.js:135 translation.js:593
msgid "Bus-02"
msgstr "Bus-02"

#: translation.js:136 translation.js:594
msgid "Bus-03"
msgstr "Bus-03"

#: translation.js:137 translation.js:595
msgid "Bus-04"
msgstr "Bus-04"

#: translation.js:138 translation.js:596
msgid "Bus-05"
msgstr "Bus-05"

#: translation.js:139 translation.js:597
msgid "Bus-06"
msgstr "Bus-06"

#: translation.js:140 translation.js:598
msgid "Bus-07"
msgstr "Bus-07"

#: translation.js:141 translation.js:599
msgid "Bus-08"
msgstr "Bus-08"

#: translation.js:142 translation.js:600
msgid "Bus-09"
msgstr "Bus-09"

#: translation.js:143 translation.js:601
msgid "Bus-10"
msgstr "Bus-10"

#: translation.js:144 translation.js:602
msgid "Bus-11"
msgstr "Bus-11"

#: translation.js:145 translation.js:603
msgid "Bus-12"
msgstr "Bus-12"

#: translation.js:146 translation.js:604
msgid "Bus-14"
msgstr "Bus-14"

#: translation.js:147 translation.js:605
msgid "Bus-15"
msgstr "Bus-15"

#: translation.js:148 translation.js:606
msgid "Bus-16"
msgstr "Bus-16"

#: translation.js:149 translation.js:608
msgid "Bus-19"
msgstr "Bus-19"

#: translation.js:150 translation.js:609
msgid "Bus-20"
msgstr "Bus-20"

#: translation.js:151
msgid "Bus-21"
msgstr "Bus-21"

#: translation.js:152 translation.js:610
msgid "Bus-22"
msgstr "Bus-22"

#: translation.js:153 translation.js:611
msgid "Bus-23"
msgstr "Bus-23"

#: translation.js:154 translation.js:612
msgid "Bus-24"
msgstr "Bus-24"

#: translation.js:155 translation.js:613
msgid "Bus-27"
msgstr "Bus-27"

#: translation.js:156 translation.js:614
msgid "Bus-28"
msgstr "Bus-28"

#: translation.js:157 translation.js:615
msgid "Bus-31"
msgstr "Bus-31"

#: translation.js:158 translation.js:616
msgid "Bus-32"
msgstr "Bus-32"

#: translation.js:159 translation.js:617
msgid "Bus-64"
msgstr "Bus-64"

#: translation.js:160 translation.js:165 translation.js:170 translation.js:181
#: translation.js:190 translation.js:205 translation.js:218
msgid "Join-all"
msgstr "Join-all"

#: translation.js:161
msgid "Join-1-2"
msgstr "Join-1-2"

#: translation.js:162
msgid "Bus3-Join-1-2: Join two buses of 2 and 1 bits into a 3-bits Bus"
msgstr "Bus3-join-1-2: Unir dos buses de 2 y 1 bits en un bus de 3 bits"

#: translation.js:163
msgid "Join-2-1"
msgstr "Join-2-1"

#: translation.js:164
msgid "Bus3-Join-2-1: Joint two buses of 1 and 2 bits into a 3-bits Bus"
msgstr "Bus3-join-2-1: Unir dos buses de 1 y 2 bits en un bus de 3 bits"

#: translation.js:166
msgid "Join-1-3"
msgstr "Join-1-3"

#: translation.js:167
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr "Bus-4-join-1-3: Unir todos los cables en un bus de 4 bits"

#: translation.js:168
msgid "Join-3-1"
msgstr "Join-3-1"

#: translation.js:169
msgid "Bus4-Join-3-1: Join the two buses into a 4-bits Bus"
msgstr "Bus4-join-3-1: Unir dos buses en un bus de 4 bits"

#: translation.js:171 translation.js:191 translation.js:219 translation.js:269
#: translation.js:288 translation.js:336 translation.js:340
msgid "Join-half"
msgstr "Join-half"

#: translation.js:172
msgid "Bus4-Join-half: Join the two buses into a 4-bits Bus"
msgstr "Bus4-join-half: Unir dos buses en un bus de 4 bits"

#: translation.js:173
msgid "Join-1-4"
msgstr "Join-1-4"

#: translation.js:174
msgid "Bus5-Join-1-4: Join the two buses of 1 and 4 bits into a 5-bits Bus"
msgstr "Bus5-join-1-4: Unir dos buses de 1 y 4 bits en un bus de 5 bits"

#: translation.js:175
msgid "Join-2-3"
msgstr "Join-2-3"

#: translation.js:176
msgid "Bus5-Join-2-3: Join the two buses of 2 and 3 bits into a 5-bits Bus"
msgstr "Bus5-join-2-3: Unir dos buses de 2 y 3 bits en un bus de 5 bits"

#: translation.js:177
msgid "Join-3-2"
msgstr "Join-3-2"

#: translation.js:178
msgid "Bus5-Join-3-2: Join the two buses of 3 and 2 bits into a 5-bits Bus"
msgstr "Bus5-join-3-2: Unir dos buses de 3 y 2 bits en un bus de 5 bits"

#: translation.js:179
msgid "Join-4-1"
msgstr "Join-4-1"

#: translation.js:180
msgid "Bus5-Join-4-1: Join the two buses of 4 and 1 bits into a 5-bits Bus"
msgstr "Bus5-join-4-1: Unir dos buses de 4 y 1 bits en un bus de 5 bits"

#: translation.js:182
msgid "Join-1-5"
msgstr "Join-1-5"

#: translation.js:183
msgid "Bus6-Join-1-5: Join the two buses into a 6-bits Bus"
msgstr "Bus6-join-1-5: Unir dos buses en un bus de 6 bits"

#: translation.js:184
msgid "Join-2-4"
msgstr "Join-2-4"

#: translation.js:185
msgid "Bus6-Join-2-4: Join all the two buses into a 6-bits Bus"
msgstr "Bus6-join-2-4: Unir dos buses en un bus de 6 bits"

#: translation.js:186
msgid "Join-4-2"
msgstr "Join-4-2"

#: translation.js:187
msgid "Bus6-Join-4-2: Join the two buses into a 6-bits Bus"
msgstr "Bus6-join-4-2: Unir dos buses en un bus de 6 bits"

#: translation.js:188
msgid "Join-5-1"
msgstr "Join-5-1"

#: translation.js:189
msgid "Bus6-Join-5-1: Join the two buses into a 6-bits Bus"
msgstr "Bus6-join-5-1: Unir dos buses en un bus de 6 bits"

#: translation.js:192
msgid "Bus6-Join-half: Join the two buses into a 6-bits Bus"
msgstr "Bus6-Join-half: Unir dos buses en un bus de 6 bits"

#: translation.js:193
msgid "Join-1-6"
msgstr "Join-1-6"

#: translation.js:194
msgid "Bus7-Join-1-4: Join the two buses into a 7-bits Bus"
msgstr "Bus7-join-1-4: Unir dos buses en un bus de 7 bits"

#: translation.js:195
msgid "Join-2-5"
msgstr "Join-2-5"

#: translation.js:196
msgid "Bus7-Join-2-5: Join the two buses into a 7-bits Bus"
msgstr "Bus7-join-2-5: Unir dos buses en un bus de 7 bits"

#: translation.js:197
msgid "Join-3-4"
msgstr "Join-3-4"

#: translation.js:198
msgid "Bus7-Join-3-4: Join the two buses into a 7-bits Bus"
msgstr "Bus7-join-3-4: Unir dos buses en un bus de 7 bits"

#: translation.js:199
msgid "Join-4-3"
msgstr "Join-4-3"

#: translation.js:200
msgid "Bus7-Join-4-3: Join the two buses into a 7-bits Bus"
msgstr "Bus7-join-4-3: Unir dos buses en un bus de 7 bits"

#: translation.js:201
msgid "Join-5-2"
msgstr "Join-5-2"

#: translation.js:202
msgid "Bus7-Join-5-2: Join the two buses into a 7-bits Bus"
msgstr "Bus7-join-5-2: Unir dos buses en un bus de 7 bits"

#: translation.js:203
msgid "Join-6-1"
msgstr "Join-6-1"

#: translation.js:204
msgid "Bus7-Join-6-1: Join the two buses into a 7-bits Bus"
msgstr "Bus7-join-6-1: Unir dos buses en un bus de 7 bits"

#: translation.js:206
msgid "Join-1-7"
msgstr "Join-1-7"

#: translation.js:207
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr "Bus7-join-1-7: Unir dos buses en un bus de 8 bits"

#: translation.js:208
msgid "Join-2-6"
msgstr "Join-2-6"

#: translation.js:209
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr "Bus8-join-2-6: Unir dos buses en un bus de 8 bits"

#: translation.js:210
msgid "Join-3-5"
msgstr "Join-3-5"

#: translation.js:211
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr "Bus8-join-3-5: Unir dos buses en un bus de 8 bits"

#: translation.js:212
msgid "Join-5-3"
msgstr "Join-5-3"

#: translation.js:213
msgid "Bus8-Join-5-3: Join the two buses into an 8-bits Bus"
msgstr "Bus8-join-5-3: Unir dos buses en un bus de 8 bits"

#: translation.js:214
msgid "Join-6-2"
msgstr "Join-6-2"

#: translation.js:215
msgid "Bus8-Join-6-2: Join the two buses into an 8-bits Bus"
msgstr "Bus8-join-6-2: Unir dos buses en un bus de 8 bits"

#: translation.js:216
msgid "Join-7-1"
msgstr "Join-7-1"

#: translation.js:217
msgid "Bus7-Join-7-1: Join the two buses into an 8-bits Bus"
msgstr "Bus7-join-7-1: Unir dos buses en un bus de 8 bits"

#: translation.js:220
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr "Bus8-join-half: Unir dos buses en un bus de 8 bits"

#: translation.js:221 translation.js:271 translation.js:338
msgid "Join-quarter"
msgstr "Join-quarter"

#: translation.js:222
msgid "Bus8-Join-quarter: Join the four quarters into an 8-bits Bus"
msgstr "Bus8-Join-quarter: Juntar los cuatro cuartos en bus de 8 bits"

#: translation.js:223
msgid "Join-1-8"
msgstr "Join-1-8"

#: translation.js:224
msgid "Join-6-3"
msgstr "Join-6-3"

#: translation.js:225
msgid "Bus8-Join-6-3: Join the two buses into an 9-bits Bus"
msgstr "Bus8-join-6-3: Unir dos buses en un bus de 9 bits"

#: translation.js:226
msgid "Join-8-1"
msgstr "Join-8-1"

#: translation.js:227
msgid "Bus8-Join-8-1: Join the two buses into an 9-bits Bus"
msgstr "Bus8-join-8-1: Unir dos buses en un bus de 9 bits"

#: translation.js:228
msgid "Join-4-6"
msgstr "Join-4-6"

#: translation.js:229
msgid "Bus10-Join-4-6: Join the two buses into an 10-bits Bus"
msgstr "Bus10-join-4-6: Unir dos buses en un bus de 10 bits"

#: translation.js:230
msgid "Join-8-2"
msgstr "Join-8-2"

#: translation.js:231
msgid "Bus10-Join-2-8: Join the two buses into an 10-bits Bus"
msgstr "Bus10-join-2-8: Unir dos buses en un bus de 10 bits"

#: translation.js:232
msgid "Join-9-1"
msgstr "Join-9-1"

#: translation.js:233
msgid "Bus10-Join-9-1: Join the two buses into an 10-bits Bus"
msgstr "Bus10-join-9-1: Unir dos buses en un bus de 10 bits"

#: translation.js:234
msgid "Join-2-9"
msgstr "Join-2-9"

#: translation.js:235
msgid "Bus11-Join-2-9: Join the two buses into an 11-bits Bus"
msgstr "Bus11-join-2-9: Unir dos buses en un bus de 11 bits"

#: translation.js:236
msgid "Join-3-8"
msgstr "Join-3-8"

#: translation.js:237
msgid "Bus11-Join-3-8: Join the two buses into an 11-bits Bus"
msgstr "Bus11-join-3-8: Unir dos buses en un bus de 11 bits"

#: translation.js:238
msgid "Join-1-11"
msgstr "Join-1-11"

#: translation.js:239
msgid "Bus12-Join-1-11: Join the two buses into an 12-bits Bus"
msgstr "Bus12-join-1-11: Unir dos buses en un bus de 12 bits"

#: translation.js:240
msgid "Join-4-8"
msgstr "Join-4-8"

#: translation.js:241
msgid "Join-one-fourth"
msgstr "Join-one-fourth"

#: translation.js:242
msgid "Bus12-Join-one-fourth: Join the four buses into an 12-bits Bus"
msgstr "Bus12-join-one-fourth: Unir los tres buses en un bus de 12 bits"

#: translation.js:243 translation.js:290
msgid "Join-one-third"
msgstr "Join-one-third"

#: translation.js:244
msgid "Bus12-Join-one-third: Join the three buses into an 12-bits Bus"
msgstr "Bus12-join-one-third: Unir los tres buses en un bus de 12 bits"

#: translation.js:245
msgid "Join-10-4"
msgstr "Join-10-4"

#: translation.js:246
msgid "Bus14-Join-10-4: Join the two buses into a 14-bits Bus"
msgstr "Bus-4-join-10-4: Unir todos los cables en un bus de 14 bits"

#: translation.js:247
msgid "Join-5-10"
msgstr "Join-5-10"

#: translation.js:248
msgid "Bus15-Join-5-10: Join the two buses into a 15-bits Bus"
msgstr "Bus15-join-5-10: Unir dos buses en un bus de 15 bits"

#: translation.js:249
msgid "Join-7-8"
msgstr "Join-7-8"

#: translation.js:250
msgid "Bus15-Join-7-8: Join the two buses into a 15-bits Bus"
msgstr "Bus15-join-7-8: Unir dos buses en un bus de 15 bits"

#: translation.js:251
msgid "Join-01-15"
msgstr "Join-01-15"

#: translation.js:252
msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
msgstr "Bus6-join-1-15: Unir dos buses en un bus de 16 bits"

#: translation.js:253
msgid "Join-02-14"
msgstr "Join-02-14"

#: translation.js:254
msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
msgstr "Bus16-join-2-14: Unir dos buses en un bus de 16 bits"

#: translation.js:255
msgid "Join-03-13"
msgstr "Join-03-13"

#: translation.js:256
msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-3-13: Unir los dos partes iguales en un bus de 16 bits"

#: translation.js:257
msgid "Join-04-12"
msgstr "Join-04-12"

#: translation.js:258
msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-4-12: Unir los dos partes iguales en un bus de 16 bits"

#: translation.js:259
msgid "Join-05-11"
msgstr "Join-05-11"

#: translation.js:260
msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-5-11: Unir los dos partes iguales en un bus de 16 bits"

#: translation.js:261
msgid "Join-06-10"
msgstr "Join-06-10"

#: translation.js:262
msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-6-10: Unir los dos partes iguales en un bus de 16 bits"

#: translation.js:263
msgid "Join-07-9"
msgstr "Join-07-9"

#: translation.js:264
msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-7-9: Unir los dos partes iguales en un bus de 16 bits"

#: translation.js:265
msgid "Join-14-02"
msgstr "Join-14-02"

#: translation.js:266
msgid "Bus16-Join-14-2: Join the two buses into a 16-bits Bus"
msgstr "Bus16-join-4-2: Unir dos buses en un bus de 16 bits"

#: translation.js:267
msgid "Join-15-01"
msgstr "Join-15-01"

#: translation.js:268
msgid "Bus16-Join-15-1: Join the two buses into a 16-bits Bus"
msgstr "Bus6-join-15-1: Unir dos buses en un bus de 16 bits"

#: translation.js:270
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-join-half: Unir los dos partes iguales en un bus de 16 bits"

#: translation.js:272
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr "Bus16-join-quarter: Unir cuatro buses iguales en un bus de 16 bits"

#: translation.js:273
msgid "Join-3-8-8"
msgstr "Join-3-8-8"

#: translation.js:274
msgid "Bus19-Join-3-8-8: Join the three buses into a 19-bits Bus"
msgstr "Bus19-join-3-8-8: Unir los tres buses en un bus de 19 bits"

#: translation.js:275
msgid "Join-1-19"
msgstr "Join-1-19"

#: translation.js:276
msgid "Bus20-Join-half: Join the two buses into an 20-bits Bus"
msgstr "Bus20-join-half: Unir dos buses en un bus de 20 bits"

#: translation.js:277
msgid "Join-4-16"
msgstr "Join-4-16"

#: translation.js:278
msgid "Join-4-8-8"
msgstr "Join-4-8-8"

#: translation.js:279
msgid "Bus20-Join-4-8-8: Join the three buses into an 20-bits Bus"
msgstr "Bus20-join-4-8-8: Unir los tres buses en un bus de 20 bits"

#: translation.js:280 translation.js:319
msgid "Join-11-21"
msgstr "Join-11-21"

#: translation.js:281
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-11-21: Unir dos buses en un bus de 32 bits"

#: translation.js:282 translation.js:318
msgid "Join-10-22"
msgstr "Join-10-22"

#: translation.js:283
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-10-22: Unir dos buses en un bus de 32 bits"

#: translation.js:284
msgid "Join-7-8-8"
msgstr "Join-7-8-8"

#: translation.js:285
msgid "Bus23-Join-7-8-8: Join the three buses into a 23-bits Bus"
msgstr "Bus23-join-7-8-8: Unir los tres buses en un bus de 23-bits"

#: translation.js:286
msgid "Join-8-16"
msgstr "Join-8-16"

#: translation.js:287
msgid "Bus24-Join-8-16: Join the two buses into an 24-bits Bus"
msgstr "Bus24-join-8-16: Unir dos buses en un bus de 24 bits"

#: translation.js:289
msgid "Bus24-Join-half: Join the two buses into an 24-bits Bus"
msgstr "Bus24-join-half: Unir dos buses en un bus de 24 bits"

#: translation.js:291
msgid "Bus24-Join-one-third: Join the three buses into an 24-bits Bus"
msgstr "Bus24-join-one-third: Unir tres buses en un bus de 24 bits"

#: translation.js:292
msgid "Join-3-8-8-8"
msgstr "Join-3-8-8-8"

#: translation.js:293
msgid "Bus27-Join-3-8-8-8: Join the four buses into a 27-bits Bus"
msgstr "Bus27-join-3-8-8-8: Unir cuatro buses en un bus de 27 bits"

#: translation.js:294
msgid "Join-4-24"
msgstr "Join-4-24"

#: translation.js:295
msgid "Bus28-Join-4-24: Join the two buses into an 28-bits Bus"
msgstr "Bus28-join-4-24: Unir dos buses en un bus de 28 bits"

#: translation.js:296
msgid "Join-4-8-8-8"
msgstr "Join-4-8-8-8"

#: translation.js:297
msgid "Bus28-Join-4-8-8-8: Join the four buses into an 28-bits Bus"
msgstr "Bus28-join-4-8-8-8: Unir cuatro buses en un bus de 28 bits"

#: translation.js:298
msgid "Join-7-8-8-8"
msgstr "Join-7-8-8-8"

#: translation.js:299
msgid "Bus31-Join-7-8-8-8: Join the four buses into a 31-bits Bus"
msgstr "Bus31-join-7-8-8-8: Unir cuatro buses en un bus de 31 bits"

#: translation.js:300
msgid "Join-01-31"
msgstr "Join-01-31"

#: translation.js:301
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-1-31: Unir dos buses en un bus de 32 bits"

#: translation.js:302
msgid "Join-02-30"
msgstr "Join-02-30"

#: translation.js:303
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-2-30: Unir dos buses en un bus de 32 bits"

#: translation.js:304
msgid "Join-03-29"
msgstr "Join-03-29"

#: translation.js:305
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-3-29: Unir dos buses en un bus de 32 bits"

#: translation.js:306
msgid "Join-04-28"
msgstr "Join-04-28"

#: translation.js:307
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-4-28: Unir dos buses en un bus de 32 bits"

#: translation.js:308
msgid "Join-05-27"
msgstr "Join-05-27"

#: translation.js:309
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-5-27: Unir dos buses en un bus de 32 bits"

#: translation.js:310
msgid "Join-06-26"
msgstr "Join-06-26"

#: translation.js:311
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-6-26: Unir dos buses en un bus de 32 bits"

#: translation.js:312
msgid "Join-07-25"
msgstr "Join-07-25"

#: translation.js:313
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-7-25: Unir dos buses en un bus de 32 bits"

#: translation.js:314
msgid "Join-08-24"
msgstr "Join-08-24"

#: translation.js:315
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-8-24: Unir dos buses en un bus de 32 bits"

#: translation.js:316
msgid "Join-09-23"
msgstr "Join-09-23"

#: translation.js:317
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-9-23: Unir dos buses en un bus de 32 bits"

#: translation.js:320
msgid "Join-12-20"
msgstr "Join-12-20"

#: translation.js:321
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-12-20: Unir dos buses en un bus de 32 bits"

#: translation.js:322
msgid "Join-13-19"
msgstr "Join-13-19"

#: translation.js:323
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-13-19: Unir dos buses en un bus de 32 bits"

#: translation.js:324
msgid "Join-14-18"
msgstr "Join-14-18"

#: translation.js:325
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-14-18: Unir dos buses en un bus de 32 bits"

#: translation.js:326
msgid "Join-15-17"
msgstr "Join-15-17"

#: translation.js:327
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-15-17: Unir dos buses en un bus de 32 bits"

#: translation.js:328
msgid "Join-17-15"
msgstr "Join-17-15"

#: translation.js:329
msgid "Bus32-Join-17-15: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-17-15: Unir dos buses en un bus de 32 bits"

#: translation.js:330
msgid "Join-29-3"
msgstr "Join-29-3"

#: translation.js:331
msgid "Bus32-Join-29-3: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-29-3: Unir dos buses en un bus de 32 bits"

#: translation.js:332
msgid "Join-30-2"
msgstr "Join-30-2"

#: translation.js:333
msgid "Bus32-Join-30-2: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-30-2: Unir dos buses en un bus de 32 bits"

#: translation.js:334
msgid "Join-31-1"
msgstr "Join-31-1"

#: translation.js:335
msgid "Bus32-Join-31-1: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-31-1: Unir dos buses en un bus de 32 bits"

#: translation.js:337
msgid "Bus32-Join-half: Join the two buses into an 32-bits Bus"
msgstr "Bus32-join-half: Unir dos buses en un bus de 32 bits"

#: translation.js:339
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr "Bus32-join-quarter: Unir cuatro buses en un bus de 32 bits"

#: translation.js:341
msgid "Bus64-Join-half: Join the two buses into an 64-bits Bus"
msgstr "Bus64-join-half: Unir dos buses en un bus de 64 bits"

#: translation.js:343 translation.js:353
msgid "Reversal-02"
msgstr "Reversal-02"

#: translation.js:344
msgid "Reversal-2-verilog: 2-bit Bus reversal. Verilog implementation"
msgstr ""
"Reversal-2-verilog: Inversión de un Bus de 2-bits. Implementación en Verilog"

#: translation.js:345 translation.js:356
msgid "Reversal-03"
msgstr "Reversal-03"

#: translation.js:346
msgid "Reversal-3-verilog: 3-bit Bus reversal. Verilog implementation"
msgstr ""
"Reversal-3-verilog: Inversión de un Bus de 2-bits. Implementación en Verilog"

#: translation.js:347 translation.js:359
msgid "Reversal-04"
msgstr "Reversal-04"

#: translation.js:348
msgid "Reversal-4-verilog: 4-bit Bus reversal. Verilog implementation"
msgstr ""
"Reversal-4-verilog: Inversión de un Bus de 4-bits. Implementación en Verilog"

#: translation.js:349
msgid "Reversal-05"
msgstr "Reversal-05"

#: translation.js:350
msgid "Reversal-5-verilog: 5-bit Bus reversal. Verilog implementation"
msgstr ""
"Reversal-5-verilog: Inversión de un Bus de 5-bits. Implementación en Verilog"

#: translation.js:351
msgid "Reversal-06"
msgstr "Reversal-06"

#: translation.js:352
msgid "Reversal-6-verilog: 6-bit Bus reversal. Verilog implementation"
msgstr ""
"Reversal-6-verilog: Inversión de un Bus de 6-bits. Implementación en Verilog"

#: translation.js:354
msgid "Reversal-2: 2-bit Bus reversal"
msgstr "Reversal-2: Inversión de un Bus de 2-bits"

#: translation.js:355
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr "Bus2-Split-all: Separar un bus de 2 bits en sus dos cables"

#: translation.js:357
msgid "Reversal-3: 3-bit Bus reversal"
msgstr "Reversal-3: Inversión de un Bus de 3-bits"

#: translation.js:358
msgid "Bus3-Split-all: Split the 3-bits bus into three wires"
msgstr "Bus3-Split-all: Separar un bus de 3 bits en sus tres cables"

#: translation.js:360
msgid "Reversal-4: 4-bit Bus reversal"
msgstr "Reversal-4: Inversión de un Bus de 4-bits"

#: translation.js:361
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr "Bus4-Split-all: Separar un bus de 4 bits en sus  cables"

#: translation.js:362
msgid "Reversal-2x8"
msgstr "Reversal-2x8"

#: translation.js:363
msgid "Reversal-2x8: Reversal of 2 blocks of 8 bits"
msgstr "Reversal-2x8: Inversión de un Bus de 8 bits"

#: translation.js:364
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""
"Bus16-Split-half: Separar un bus de 16 bits en dos buses del mismo tamaño"

#: translation.js:365
msgid "Reversal-4x8"
msgstr "Reversal-4x8"

#: translation.js:366
msgid "Reversal-4x8: Reversal of 4 blocks of 8 bits"
msgstr "Reversal-4x8: Inversión de 4 bloques de 8 bits"

#: translation.js:367
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""
"Bus24-Split-quarter: Separar un bus de 32 bits en cuatro buses de  8 bits"

#: translation.js:368
msgid "Left"
msgstr "Left"

#: translation.js:369
msgid "Right"
msgstr "Right"

#: translation.js:370 translation.js:420
msgid "02-Bits"
msgstr "02-Bits"

#: translation.js:371 translation.js:421
msgid "03-Bits"
msgstr "03-Bits"

#: translation.js:372 translation.js:422
msgid "04-Bits"
msgstr "04-Bits"

#: translation.js:373 translation.js:423
msgid "08-Bits"
msgstr "08-Bits"

#: translation.js:374 translation.js:424
msgid "16-Bits"
msgstr "16-Bits"

#: translation.js:375 translation.js:425
msgid "32-Bits"
msgstr "32-Bits"

#: translation.js:377 translation.js:389 translation.js:392 translation.js:394
#: translation.js:398 translation.js:400 translation.js:404 translation.js:406
#: translation.js:410 translation.js:412 translation.js:416 translation.js:418
msgid "SL1"
msgstr "SL1"

#: translation.js:378
msgid "SL1-2-verilog: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-2-verilog: Desplazar un valor de 2 bits un bit a la izquierda. LSB se "
"rellena con "

#: translation.js:379
msgid "SL1-int2"
msgstr "SL1-int2"

#: translation.js:380
msgid "SL1-int2: Shift  a 2-bit value one bit left. LSB is 0. The sign is kept"
msgstr ""
"SL1-int2: Desplazar un valor de 2 bits un bit a la izquierda. El LSB es 0. "
"El signo se mantiene"

#: translation.js:381
msgid "Constant bit 0"
msgstr "Bit constante 0"

#: translation.js:382
msgid "SL1: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""
"SL1: Desplaar un valor de 2 bits un bit a la izquierda. LSB se rellena con "

#: translation.js:383
msgid "Sign-int2: Get the sign of a 2-bits Intenger"
msgstr "Sign-int2: Obtener el signo de un entero de 2 bits"

#: translation.js:384
msgid "Sign bit is kept"
msgstr "El bit de signo se mantiene"

#: translation.js:385
msgid "Get the sign  "
msgstr "Obtener el signo "

#: translation.js:386
msgid "SL1-uint2"
msgstr "SL1-uint2"

#: translation.js:387
msgid ""
"SL1-uint2: Shift  a 2-bit value one bit left. LSB is 0. The sign is lost"
msgstr ""
"SL1-uint2: Desplazar un valor de 2 bits un bit a la izquierda. El LSB es 0. "
"El signo se pierde"

#: translation.js:388
msgid "Sign bit is lost"
msgstr "El bit de signo se pierde"

#: translation.js:390
msgid "SL1-2: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-2: Desplazar un valor de 2 bits un bit a la izquierda. LSB se rellena "
"con "

#: translation.js:393
msgid "SL1-3-verilog: Shift  a 3-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-3-verilog: Desplazar un valor de 3 bits un bit a la izquierda. LSB se "
"rellena con "

#: translation.js:395
msgid "SL1-3: Shift  a 3-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-3: Desplazar un valor de 3 bits un bit a la izquierda. LSB se rellena "
"con "

#: translation.js:396
msgid "Bus3-Split-1-2: Split the 3-bits bus into two: 1-bit and 2-bits buses"
msgstr "Bus3-Split-1-2: Separar un bus de 3 bits en dos buses de 1 y 2 bits"

#: translation.js:399
msgid "SL1-4-verilog: Shift  a 4-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-4-verilog: Desplazar un valor de 4 bits un bit a la izquierda. LSB se "
"rellena con "

#: translation.js:401
msgid "SL1-4: Shift  a 4-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-4: Desplazar un valor de 4 bits un bit a la izquierda. LSB se rellena "
"con "

#: translation.js:402
msgid "Bus5-Split-1-4: Split the 5-bits bus into two buses of 1 and 4 bits"
msgstr "Bus5-Split-1-4: Separar un bus de 5 bits en dos buses de 1 y 4 bits"

#: translation.js:405
msgid "SL1-8-verilog: Shift  a 8-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-1-8-verilog: Desplazar un valor de 8 bits un bit a la izquierda. LSB se "
"rellena con "

#: translation.js:407
msgid "SL1-8: Shift  a 8-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-8: Desplazar un valor de 8 bits un bit a la izquierda. LSB se rellena "
"con "

#: translation.js:408
msgid "Bus9-Split-half: Split the 9-bits bus into two buses of 1 and 8 wires"
msgstr "Bus9-Split-half: Separar un bus de 9 bits en dos buses de 1 y 8 bits"

#: translation.js:411
msgid "SL1-16-verilog: Shift  a 16-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-16-verilog: Desplazar un valor de 16 bits un bit a la izquierda. LSB se "
"rellena con "

#: translation.js:413
msgid "SL1-16: Shift  a 16-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-16: Desplazar un valor de 16 bits un bit a la izquierda. LSB se rellena "
"con "

#: translation.js:414
msgid ""
"Bus16-Split-half: Split the 16-bits bus into two buses of 1 and 11 wires"
msgstr ""
"Bus16-Split-half: Separar un bus de 16 bits en dos buses de 1 y 11 bits"

#: translation.js:417
msgid "SL1-32-verilog: Shift  a 32-bit value one bit left. LSB is filled with "
msgstr ""
"SL1-32-verilog: Desplazar un valor de 32 bits un bit a la izquierda. LSB se "
"rellena con "

#: translation.js:419
msgid ""
"Bus32-Split-1-31: Split the 32-bits bus into two buses of 1 and 31 wires"
msgstr ""
"Bus32-Split-1-31: Separar un bus de 32 bits en dos buses de 1 y 31 cables"

#: translation.js:427 translation.js:437 translation.js:510 translation.js:514
#: translation.js:518 translation.js:522 translation.js:526 translation.js:528
#: translation.js:532 translation.js:534 translation.js:538 translation.js:540
msgid "SR1"
msgstr "SR1"

#: translation.js:428
msgid ""
"SR1-2bits-verilog: Shift  a 2-bit value one bit right. MSB is filled with "
"in. Verilog implementation"
msgstr ""
"SR1-2bits-verilog: Desplazar un valor de 32-bits un bit a la derecha. MSB se "
"rellena con la entrada in"

#: translation.js:429
msgid "SR1-int2"
msgstr "SR1-int2"

#: translation.js:430
msgid "SR1-int2: Shift  a 2-bit value one bit right. MSB is keep (the sign)"
msgstr ""
"SR1-int2: Desplazar un valor de 2 bits un bit a la derecha. MSB se mantiene "
"(el signo)"

#: translation.js:431
msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with "
msgstr ""
"SR1: Desplazar un valor de 2-bits un bit a la derecha. MSB se rellena con "

#: translation.js:432
msgid ""
"Get the sign  \n"
"and place it as the MSB"
msgstr ""
"Obtener el signo\n"
"y colocarlo como el bit MSB"

#: translation.js:433
msgid "SR1-uint2"
msgstr "SR1-uint2"

#: translation.js:434
msgid ""
"SR1-uint2: Shift  a 2-bit value one bit right. MSB is filled with 0 (no sign "
"used)"
msgstr ""
"SR1-uint2: Desplazar un valor de 2-bits un bit a la derecha. El MSB se "
"rellena con 0 (no se usa signo)"

#: translation.js:435
msgid "The MSB is 0 (no sight)"
msgstr "El MSB es 0 (sin signo)"

#: translation.js:436
msgid "This bit is ignored"
msgstr "Este bit se ignora"

#: translation.js:438
msgid "Reg-2-verilog: 2 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-2-verilog: Registro de 2-bits con entrada de load. Implementación en "
"Verilog"

#: translation.js:439
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr "Button-tic: Botón configurable que emite un tic cuando se pulsa"

#: translation.js:440
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""
"Detector de flanco de subida. Se genera un pulso de 1 ciclo cuando se "
"detecta un flanco de subida en la entrada"

#: translation.js:441
msgid "D Flip-flop (verilog implementation)"
msgstr "Biestable D (Implementación en Verilog)"

#: translation.js:442
msgid "NOT gate (Verilog implementation)"
msgstr "Puerta NOT (Implementación en verilog)"

#: translation.js:443
msgid "Two bits input And gate"
msgstr "Puerta AND de dos entradas"

#: translation.js:444
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:445
msgid "FPGA internal pull-up configuration on the input port"
msgstr "Configuración del pull-up interno de la FPGA en puerto de entrada"

#: translation.js:446
msgid "Remove the rebound on a mechanical switch"
msgstr "Eliminar los rebotes de un interruptor mecánico"

#: translation.js:447
msgid "1bit register (implemented in verilog)"
msgstr "Registro de 1 bit (Implementado en verilog)"

#: translation.js:448
msgid "16-bits Syscounter with reset"
msgstr "Contador del sistema de 16 bits con reset"

#: translation.js:449
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr "DFF-rst-x16: 16 Biestables D en paralelo con reset"

#: translation.js:450
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr "DFF-rst-x04: Tres Biestables D en paralelo con reset"

#: translation.js:451
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""
"DFF-rst-x01: Biestable D con entrada de reset. Cuando rst=1, el Biestable se "
"pone a 0"

#: translation.js:452
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""
"Bus16-Split-quarter: Separar un bus de 16 bits en cuatro buses del mismo "
"tamaño"

#: translation.js:453
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr "Inc1-16bit: Incrementar un número de 16 bits en uno"

#: translation.js:454
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""
"AdderK-16bit: Sumador de un operando de 16 bits y una constante de 16 bits"

#: translation.js:455
msgid "Generic: 16-bits generic constant"
msgstr "Generic: Constante genérica de 16-bits"

#: translation.js:456
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr "Adder-16bits: Sumador de dos operandos de 16 bits"

#: translation.js:457
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr "Adder-8bits: Sumador de dos operandos de 8 bits"

#: translation.js:458
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr "Bus8-Split-half: Separar un bus de 8 bits en dos buses iguales"

#: translation.js:459
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr "Adder-4bits: Sumador de dos operandos de 4 bits"

#: translation.js:460
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr "Adder-1bit: Sumador de dos operandos de 1 bit"

#: translation.js:461
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""
"AdderC-1bit: Sumador de dos operandos de 1 bit más el acarreo de entrada"

#: translation.js:462
msgid "XOR gate: two bits input xor gate"
msgstr "Puerta XOR: Puerta XOR de entrada de dos bits"

#: translation.js:463
msgid "OR2: Two bits input OR gate"
msgstr "OR2: Puerta OR de dos entradas"

#: translation.js:464
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""
"AdderC-4bits: Sumador de dos operandos de 4 bits más el acarreo de entrada"

#: translation.js:465
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""
"AdderC-8bit: Sumador de dos operandos de 8 bit más el acarreo de entrada"

#: translation.js:466
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""
"Detector de flancos. Se genera un pulso de un ciclo cuando se detecta un "
"flanco de subida o de bajada en la entrada"

#: translation.js:467
msgid "Sync 1-bit input with the system clock domain"
msgstr "Sincronizar una entrada de un bit con el dominio del reloj del sistema"

#: translation.js:468
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""
"Seleccionar lógica positiva o negativa para la entrada (0=positiva, "
"1=negativa)"

#: translation.js:469
msgid "1-bit generic constant (0/1)"
msgstr "Constante genérica de 1-bit  (0/1)"

#: translation.js:470
msgid "# 2-bits Shift Right: Manual testing"
msgstr "# 2-bits Shift Right: Prueba manual"

#: translation.js:471
msgid "System clock"
msgstr "Reloj del sistema"

#: translation.js:472
msgid "Button state signal"
msgstr "Señal de estado del botón"

#: translation.js:473
msgid "Tic: button pressed"
msgstr "Tic: Botón apretado"

#: translation.js:474
msgid "Rising edge detector"
msgstr "Detector de flanco de subida"

#: translation.js:475
msgid "Pull up on/off"
msgstr "Pull up on/off"

#: translation.js:476
msgid "Not on/off"
msgstr "Not on/off"

#: translation.js:477
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""
"## Detector de flanco de subida\n"
"\n"
"Se genera un pulso de un ciclo cuando se detecta un flanco de subida en  \n"
"la señal de entrada"

#: translation.js:478
msgid "Input signal"
msgstr "Señal de entrada"

#: translation.js:479
msgid ""
"Current signal  \n"
"state"
msgstr "Estado de la señal actual"

#: translation.js:480
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""
"Estado de la señal en el ciclo  \n"
"de reloj anterior"

#: translation.js:481
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""
"Si la señal actual es 1 y su valor en  \n"
"el ciclo previo era 0, significa  \n"
"que se ha detectado un flanco de subida!  \n"
"La salida es 1\n"
"\n"
"En cualquier otro caso la salida es 0"

#: translation.js:482
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""
"**Retraso**: 0 ciclos de reloj  \n"
"\n"
"No hay retraso entre la llegada de un flanco de subida y  \n"
"su detección"

#: translation.js:483
msgid "Parameter: Initial value"
msgstr "Parámetro: Valor inicial"

#: translation.js:484
msgid "Input data"
msgstr "Datos de entrad"

#: translation.js:485
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D  \n"
"\n"
"El dato de entrada se almacena en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:486
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""
"Pull-up interno  \n"
"* 0: OFF\n"
"* 1: ON"

#: translation.js:487
msgid "Synchronization stage"
msgstr "Etapa de sincronización"

#: translation.js:488
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""
"Etapa de normalización\n"
"\n"
"* 0: Cable\n"
"* 1: Señal invertica"

#: translation.js:489
msgid "Debouncing stage"
msgstr "Etapa antirrebotes"

#: translation.js:490
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""
"### Parámetro pull-up:\n"
"\n"
"0: Sin pull-up  \n"
"1: Pull-up activado"

#: translation.js:491
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""
"¡¡Sólo se puede conectar  \n"
"aquí un pin de la FPGA!!"

#: translation.js:492
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""
"El Pull-up se conecta  \n"
"por defecto"

#: translation.js:493
msgid "Edge detector"
msgstr "Detector de flancos"

#: translation.js:494
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""
"Siempre que haya un cambio en  \n"
"la entrada, se arranca el contador"

#: translation.js:495
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""
"Si el contador alcanza su máximo  \n"
"valor, la entrada se considera estable  \n"
"y se captura"

#: translation.js:496
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""
"### Cálculo de tiempo\n"
"\n"
"Para CLK=12MHZ, un contador de 16 bits alcanza su  \n"
"valor máximo cada 2 ** 16 * 1/F = 5.5ms aprox  \n"
"Si se necesita más tiempo para el antirrebots,  \n"
"usa un contador con más bits (17, 18...)"

#: translation.js:497
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""
"## Antirrebotes  \n"
"\n"
"Un valor se considera estable cuando  \n"
"no hay cambios durante 5.5ms  aprox  \n"
"Cuando un valor es estable se captura  \n"
"en el biestable"

#: translation.js:498
msgid "Stable output"
msgstr "Salida estable"

#: translation.js:499
msgid "Counter"
msgstr "Contador"

#: translation.js:500
msgid "Initial value"
msgstr "Valor inicial"

#: translation.js:501
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""
"Entrada de reset: Activa a nivel alto  \n"
"Cuando rst = 1, el biestable se inicializa a 0"

#: translation.js:502
msgid "Data input"
msgstr "Entrada de datos"

#: translation.js:503
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""
"Valor inicial por  \n"
"defecto: 0"

#: translation.js:504
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""
"## Detector de flancos\n"
"\n"
"Se genera un pulso de un ciclo cuando un flanco (de subada o bajada) se "
"detecta en  \n"
"la señal de entrada"

#: translation.js:505
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""
"La salida es 1 si el valor actua es 1 y el previo 0,  \n"
"o si el valor actual es 0 y el previo 1\n"

#: translation.js:506
msgid "In any other case the output is 0"
msgstr "En cualquier otro caso la salida es 0"

#: translation.js:507
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""
"Cuando k=0, funciona como un cable  \n"
"(La salida es igual a la entrada)  \n"
"Cuando k=1, actúa como una puerta NOT\n"
"(La salida es la inversa de la entrada)"

#: translation.js:508
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""
"### Tabla de verdad para XOR\n"
"\n"
"| k | Entrada | Salida | Función |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | cable     |\n"
"| 0 | 1     |  1     | cable    |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"

#: translation.js:511
msgid ""
"SR1-3bits-verilog: Shift  a 3-bit value one bit right. MSB is filled with "
"in. Verilog implementation"
msgstr ""
"SR1-3bits-verilog: Desplazar un valor de 3-bits un bit a la derecha. MSB se "
"rellena con la entrada in. Implementación en Verilog"

#: translation.js:512
msgid "SR1-uint3"
msgstr "SR1-uint3"

#: translation.js:513
msgid ""
"SR1-uint3: Shift  a 3-bit value one bit right. MSB is filled with 0 (no sign "
"used)"
msgstr ""
"SR1-uint3: Desplazar un valor de 3 bits un bit a la derecha. El MSB se "
"rellena con 0 (no se usa signo)"

#: translation.js:515
msgid "SR1: Shift  a 3-bit value one bit right. MSB is filled with in"
msgstr ""
"SR1: Desplazar un valor de 3-bits un bit a la derecha. MSB se rellena con in"

#: translation.js:516
msgid "Bus3-Split-2-1: Split the 3-bits bus into two: 2-bit and 1-bits buses"
msgstr "Bus3-Split-2-1: Separar un bus de 3 bits en dos buses de 2 y 1 bits"

#: translation.js:519
msgid ""
"SR1-4bits-verilog: Shift  a 4-bit value one bit right. MSB is filled with "
"in. Verilog implementation"
msgstr ""
"SR1-4bits-verilog: Desplazar un valor de 4-bits un bit a la derecha. MSB se "
"rellena con la entrada in. Implementación en Verilog"

#: translation.js:520
msgid "SR1-uint4"
msgstr "SR1-uint4"

#: translation.js:521
msgid ""
"SR1-uint4: Shift  a 4-bit value one bit right. MSB is filled with 0 (no sign "
"used)"
msgstr ""
"SR1-uint4: Desplazar un valor de 4-bits un bit a la derecha. El MSB se "
"rellena con 0 (no se usa signo)"

#: translation.js:523
msgid "SR1-4bits: Shift  a 4-bit value one bit right. MSB is filled with in"
msgstr ""
"SR1-4bits: Desplazar un valor de 4-bits un bit a la derecha. MSB se rellena "
"con in"

#: translation.js:524
msgid "Bus4-Split-3-1: Split the 4-bits bus into two: 3-bits and 1-bits buses"
msgstr "Bus4-Split-3-1: Separar un bus de 4 bits en dos buses de 3 y 1 bits"

#: translation.js:527
msgid ""
"SR1-8bits-verilog: Shift  a 8-bit value one bit right. MSB is filled with "
"in. Verilog implementation"
msgstr ""
"SR1-8bits-verilog: Desplazar un valor de 8-bits un bit a la derecha. MSB se "
"rellena con la entrada in. Implementación en Verilog"

#: translation.js:529
msgid "SR1-8bits: Shift  a 8-bit value one bit right. MSB is filled with in"
msgstr ""
"SR1-8bits: Desplazar un valor de 8-bits un bit a la derecha. MSB se rellena "
"con in"

#: translation.js:530
msgid "Bus8-Split-7-1: Split the 8-bits bus into two buses of 7 and 1 wires"
msgstr "Bus8-Split-7-1: Separar un bus de 8 bits en dos buses de 7 y 1 bits"

#: translation.js:533
msgid ""
"SR1-16bits-verilog: Shift  a 16-bit value one bit right. MSB is filled with "
"in. Verilog implementation"
msgstr ""
"SR1-16bits-verilog: Desplazar un valor de 16-bits un bit a la derecha. MSB "
"se rellena con la entrada in. Implementación en Verilog"

#: translation.js:535
msgid ""
"SR1-16bits-verilog: Shift  a 16-bit value one bit right. MSB is filled with "
"in"
msgstr ""
"SR1-16bits-verilog: Desplazar un valor de 16-bits un bit a la derecha. MSB "
"se rellena con in"

#: translation.js:536
msgid ""
"Bus16-Split-half: Split the 16-bits bus into two buses of 1 and 15 wires"
msgstr ""
"Bus16-Split-half: Separar un bus de 16 bits en dos buses de 1 y 15 bits"

#: translation.js:539
msgid ""
"SR1-32bits-verilog: Shift  a 32-bit value one bit right. MSB is filled with "
"in. Verilog implementation"
msgstr ""
"SR1-32bits-verilog: Desplazar un valor de 32-bits un bit a la derecha. MSB "
"se rellena con la entrada in. Implementación en Verilog"

#: translation.js:541
msgid ""
"SR1-32bits-verilog: Shift  a 32-bit value one bit right. MSB is filled with "
"in"
msgstr ""
"SR1-32bits-verilog: Desplazar un valor de 32-bits un bit a la derecha. MSB "
"se rellena con in"

#: translation.js:542
msgid ""
"Bus32-Split-31-1: Split the 32-bits bus into two buses of 31 and 1 wires"
msgstr ""
"Bus32-Split-31-1: Separar un bus de 32 bits en dos buses de 31 y 1 cables"

#: translation.js:544 translation.js:583
msgid "Sign-int12"
msgstr "Sign-int12"

#: translation.js:545
msgid ""
"Sign-int12-verilog: Get the sign of a 12-bits Intenger. Verilog "
"implementation"
msgstr ""
"Sign-int12-verilog: Obtener el signo de un entero de 12 bits. Implementación "
"en Verilog"

#: translation.js:546 translation.js:586
msgid "Sign-int16"
msgstr "Sign-int16"

#: translation.js:547
msgid ""
"Sign-int16-verilog: Get the sign of a 16-bits Intenger. Verilog "
"implementation"
msgstr ""
"Sign-int16-verilog: Obtener el signo de un entero de 16 bits. Implementación "
"en Verilog"

#: translation.js:548
msgid "Sign-int2"
msgstr "Sign-int2"

#: translation.js:549
msgid ""
"Sign-int2-verilog: Get the sign of a 2-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int2-verilog: Obtener el signo de un entero de 32 bits. Implementación "
"en Verilog"

#: translation.js:550 translation.js:588
msgid "Sign-int20"
msgstr "Sign-int20"

#: translation.js:551
msgid ""
"Sign-int20-verilog: Get the sign of a 20-bits Intenger. Verilog "
"implementation"
msgstr ""
"Sign-int20-verilog: Obtener el signo de un entero de 20 bits. Implementación "
"en Verilog"

#: translation.js:552
msgid "Sign-int3"
msgstr "Sign-int3"

#: translation.js:553
msgid ""
"Sign-int3-verilog: Get the sign of a 3-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int3: Obtener el signo de un entero de 3 bits. Implementación en Verilog"

#: translation.js:554 translation.js:591
msgid "Sign-int32"
msgstr "Sign-int32"

#: translation.js:555
msgid ""
"Sign-int32-verilog: Get the sign of a 32-bits Intenger. Verilog "
"implementation"
msgstr ""
"Sign-int32-verilog: Obtener el signo de un entero de 32 bits. Implementación "
"en Verilog"

#: translation.js:556
msgid "Sign-int4"
msgstr "Sign-int4"

#: translation.js:557
msgid ""
"Sign-int4-verilog: Get the sign of a 4-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int4-verilog: Obtener el signo de un entero de 4 bits. Implementación "
"en Verilog"

#: translation.js:558
msgid "Sign-int5"
msgstr "Sign-int5"

#: translation.js:559
msgid ""
"Sign-int5-verilog: Get the sign of a 5-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int5-verilog: Obtener el signo de un entero de 5 bits. Implementación "
"en Verilog"

#: translation.js:560
msgid "Sign-int6"
msgstr "Sign-int6"

#: translation.js:561
msgid ""
"Sign-int6-verilog: Get the sign of a 6-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int6-verilog: Obtener el signo de un entero de 6 bits. Implementación "
"en Verilog"

#: translation.js:562
msgid "Sign-int7"
msgstr "Sign-int7"

#: translation.js:563
msgid ""
"Sign-int7-verilog: Get the sign of a 7-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int7-verilog: Obtener el signo de un entero de 7 bits. Implementación "
"en Verilog"

#: translation.js:564
msgid "Sign-int8"
msgstr "Sign-int8"

#: translation.js:565
msgid ""
"Sign-int8-verilog: Get the sign of a 8-bits Intenger. Verilog implementation"
msgstr ""
"Sign-int8-verilog: Obtener el signo de un entero de 8 bits. Implementación "
"en Verilog"

#: translation.js:566
msgid "Sign-int02"
msgstr "Sign-int02"

#: translation.js:567
msgid "Sign-int03"
msgstr "Sign-int03"

#: translation.js:568
msgid "Sign-int3: Get the sign of a 3-bits Intenger"
msgstr "Sign-int3: Obtener el signo de un entero de 3 bits"

#: translation.js:569
msgid "Sign-int04"
msgstr "Sign-int04"

#: translation.js:570
msgid "Sign-int4: Get the sign of a 4-bits Intenger"
msgstr "Sign-int4: Obtener el signo de un entero de 4 bits"

#: translation.js:571
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr "Bus4-Split-1-3: Separar un bus de 4 bits en dos buses de 1 y 3 bits"

#: translation.js:572
msgid "Sign-int05"
msgstr "Sign-int05"

#: translation.js:573
msgid "Sign-int5: Get the sign of a 5-bits Intenger"
msgstr "Sign-int5: Obtener el signo de un entero de 5 bits"

#: translation.js:574
msgid "Sign-int06"
msgstr "Sign-int06"

#: translation.js:575
msgid "Sign-int6: Get the sign of a 6-bits Intenger"
msgstr "Sign-int6: Obtener el signo de un entero de 6 bits"

#: translation.js:576
msgid "Bus6-Split-1-5: Split the 6-bits bus into two buses of 1 and 5 wires"
msgstr "Bus6-Split-1-5: Separar un bus de 6 bits en dos buses de 1 y 5 bits"

#: translation.js:577
msgid "Sign-int07"
msgstr "Sign-int07"

#: translation.js:578
msgid "Sign-int7: Get the sign of a 7-bits Intenger"
msgstr "Sign-int7: Obtener el signo de un entero de 7 bits"

#: translation.js:579
msgid "Bus7-Split-1-6: Split the 7-bits bus into two buses of 1 and 6 wires"
msgstr "Bus7-Split-1-6: Separar un bus de 7 bits en dos buses de 1 y 6 bits"

#: translation.js:580
msgid "Sign-int08"
msgstr "Sign-int08"

#: translation.js:581
msgid "Sign-int8: Get the sign of a 8-bits Intenger"
msgstr "Sign-int8: Obtener el signo de un entero de 8 bits"

#: translation.js:582
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of 1 and 7 wires"
msgstr "Bus8-Split-half: Separar un bus de 8 bits en dos buses de 1 y 7 bits"

#: translation.js:584
msgid "Sign-int12: Get the sign of a 12-bits Intenger"
msgstr "Sign-int12: Obtener el signo de un entero de 12 bits"

#: translation.js:585
msgid ""
"Bus12-Split-1-11: Split the 12-bits bus into two buses of 1 and 11 wires"
msgstr ""
"Bus12-Split-1-11: Separar un bus de 12 bits en dos buses de 1 y 11 bits"

#: translation.js:587
msgid "Sign-int16: Get the sign of a 16-bits Intenger"
msgstr "Sign-int16: Obtener el signo de un entero de 16 bits"

#: translation.js:589
msgid "Sign-int20: Get the sign of a 20-bits Intenger"
msgstr "Sign-int20: Obtener el signo de un entero de 20 bits"

#: translation.js:590
msgid ""
"Bus20-Split-1-19: Split the 20-bits bus into two buses of 1 and 19 wires"
msgstr ""
"Bus20-Split-1-19: Separar un bus de 20 bits en dos buses de 1 y 19 bits"

#: translation.js:592
msgid "Sign-int32: Get the sign of a 32-bits Intenger"
msgstr "Sign-int32: Obtener el signo de un entero de 32 bits"

#: translation.js:607
msgid "Bus-17"
msgstr "Bus-17"

#: translation.js:618 translation.js:621 translation.js:624 translation.js:634
#: translation.js:643 translation.js:658 translation.js:669
msgid "Split-all"
msgstr "Split-all"

#: translation.js:619
msgid "Split-1-2"
msgstr "Split-1-2"

#: translation.js:620
msgid "Split-2-1"
msgstr "Split-2-1"

#: translation.js:622
msgid "Split-1-3"
msgstr "Split-1-3"

#: translation.js:623
msgid "Split-3-1"
msgstr "Split-3-1"

#: translation.js:625 translation.js:645 translation.js:671 translation.js:709
#: translation.js:752 translation.js:755
msgid "Split-half"
msgstr "Split-half"

#: translation.js:626
msgid "Bus4-Split-half: Split the 4-bits bus into two of the same size"
msgstr ""
"Bus4-Split-half: Separar un bus de 4 bits en dos buses del mismo tamaño"

#: translation.js:627
msgid "Split-1-4"
msgstr "Split-1-4"

#: translation.js:628
msgid "Split-2-3"
msgstr "Split-2-3"

#: translation.js:629
msgid "Bus5-Split-2-3: Split the 5-bits bus into two buses of 2 and 3 bits"
msgstr "Bus5-Split-2-3: Separar un bus de 5 bits en dos buses de 2 y 3 bits"

#: translation.js:630
msgid "Split-3-2"
msgstr "Split-3-2"

#: translation.js:631
msgid "Bus5-Split-3-2: Split the 5-bits bus into two buses of 3 and 2 bits"
msgstr "Bus5-Split-3-2: Separar un bus de 5 bits en dos buses de 3 y 2 bits"

#: translation.js:632
msgid "Split-4-1"
msgstr "Split-4-1"

#: translation.js:633
msgid "Bus5-Split-4-1: Split the 5-bits bus into two buses of 4 and 1 bits"
msgstr "Bus5-Split-4-1: Separar un bus de 5 bits en dos buses de 4 y 1 bits"

#: translation.js:635
msgid "Bus5-Split-all: Split the 5-bits bus into its wires"
msgstr "Bus5-Split-all: Separar un bus de 5 bits en sus  cables"

#: translation.js:636
msgid "Split-1-5"
msgstr "Split-1-5"

#: translation.js:637
msgid "Split-2-4"
msgstr "Split-2-4"

#: translation.js:638
msgid "Bus6-Split-2-4: Split the 6-bits bus into two buses of 2 and 4 wires"
msgstr "Bus6-Split-2-4: Separar un bus de 6 bits en dos buses de 2 y 4 bits"

#: translation.js:639
msgid "Split-4-2"
msgstr "Split-4-2"

#: translation.js:640
msgid "Bus6-Split-4-2: Split the 6-bits bus into two buses of 4 and 2 wires"
msgstr "Bus6-Split-4-2: Separar un bus de 6 bits en dos buses de 4 y 2 bits"

#: translation.js:641
msgid "Split-5-1"
msgstr "Split-5-1"

#: translation.js:642
msgid "Bus6-Split-5-1: Split the 6-bits bus into two buses of 5 and 1 wires"
msgstr "Bus6-Split-5-1: Separar un bus de 6 bits en dos buses de 5 y 1 bits"

#: translation.js:644
msgid "Bus6-Split-all: Split the 6-bits bus into its wires"
msgstr "Bus6-Split-all: Separar un bus de 6 bits en sus  cables"

#: translation.js:646
msgid "Bus6-Split-half: Split the 6-bits bus into two buses of 3 wires"
msgstr "Bus6-Split-half: Separar un bus de 6 bits en dos buses de 3 cables"

#: translation.js:647
msgid "Split-1-6"
msgstr "Split-1-6"

#: translation.js:648
msgid "Split-2-5"
msgstr "Split-2-5"

#: translation.js:649
msgid "Bus7-Split-2-5: Split the 7-bits bus into two buses of 2 and 5 wires"
msgstr "Bus7-Split-2-5: Separar un bus de 7 bits en dos buses de 2 y 5 bits"

#: translation.js:650
msgid "Split-3-4"
msgstr "Split-3-4"

#: translation.js:651
msgid "Bus7-Split-3-4: Split the 7-bits bus into two buses of 3 and 4 wires"
msgstr "Bus7-Split-3-4: Separar un bus de 7 bits en dos buses de 3 y 4 bits"

#: translation.js:652
msgid "Split-4-3"
msgstr "Split-4-3"

#: translation.js:653
msgid "Bus7-Split-4-3: Split the 7-bits bus into two buses of 4 and 3 wires"
msgstr "Bus7-Split-4-3: Separar un bus de 7 bits en dos buses de 4 y 3 bits"

#: translation.js:654
msgid "Split-5-2"
msgstr "Split-5-2"

#: translation.js:655
msgid "Bus7-Split-5-2: Split the 7-bits bus into two buses of 5 and 2 wires"
msgstr "Bus7-Split-5-2: Separar un bus de 7 bits en dos buses de 5 y 2 bits"

#: translation.js:656
msgid "Split-6-1"
msgstr "Split-6-1"

#: translation.js:657
msgid "Bus7-Split-6-1: Split the 7-bits bus into two buses of 6 and 1 wires"
msgstr "Bus7-Split-6-1: Separar un bus de 7 bits en dos buses de 6 y 1 bits"

#: translation.js:659
msgid "Bus7-Split-all: Split the 7-bits bus into its wires"
msgstr "Bus7-Split-all: Separar un bus de 7 bits en sus cables"

#: translation.js:660
msgid "Split-1-7"
msgstr "Split-1-7"

#: translation.js:661
msgid "Split-2-6"
msgstr "Split-2-6"

#: translation.js:662
msgid "Split-3-5"
msgstr "Split-3-5"

#: translation.js:663
msgid "Bus8-Split-3-5: Split the 8-bits bus into two buses of 3 and 5 wires"
msgstr "Bus8-Split-3-5: Separar un bus de 8 bits en dos buses de 3 y 5 bits"

#: translation.js:664
msgid "Split-5-3"
msgstr "Split-5-3"

#: translation.js:665
msgid "Bus8-Split-5-3: Split the 8-bits bus into two buses of 5 and 3 wires"
msgstr "Bus8-Split-5-3: Separar un bus de 8 bits en dos buses de 5 y 3 bits"

#: translation.js:666
msgid "Split-6-2"
msgstr "Split-6-2"

#: translation.js:667
msgid "Bus8-Split-6-2: Split the 8-bits bus into two buses of 6 and 2 wires"
msgstr "Bus8-Split-6-2: Separar un bus de 8 bits en dos buses de 6 y 2 bits"

#: translation.js:668
msgid "Split-7-1"
msgstr "Split-7-1"

#: translation.js:670
msgid "Bus8-Split-all: Split the 8-bits bus into its wires"
msgstr "Bus8-Split-all: Separar un bus de 8 bits en sus cables"

#: translation.js:672 translation.js:710 translation.js:754
msgid "Split-quarter"
msgstr "Split-quarter"

#: translation.js:673
msgid ""
"Bus8-Split-quarter: Split the 8-bits bus into four buses of the same size"
msgstr ""
"Bus8-Split-quarter: Separar un bus de 8 bits en cuatro buses del mismo tamaño"

#: translation.js:674
msgid "Split-1-8"
msgstr "Split-1-8"

#: translation.js:675
msgid "Split-6-3"
msgstr "Split-6-3"

#: translation.js:676
msgid "Bus9-Split-half: Split the 9-bits bus into two buses of 6 and 3 wires"
msgstr "Bus9-Split-half: Separar un bus de 9 bits en dos buses de 6 y 3 bits"

#: translation.js:677
msgid "Split-8-1"
msgstr "Split-8-1"

#: translation.js:678
msgid "Bus9-Split-half: Split the 9-bits bus into two buses of 8 and 1 wires"
msgstr "Bus9-Split-half: Separar un bus de 9 bits en dos buses de 8 y 1 bits"

#: translation.js:679
msgid "Split-2-8"
msgstr "Split-2-8"

#: translation.js:680
msgid "Bus10-Split-2-8: Split the 10-bits bus into two buses of 2 and 8 wires"
msgstr "Bus10-Split-2-8: Separar un bus de 10 bits en dos buses de 2 y 8 bits"

#: translation.js:681
msgid "Split-4-6"
msgstr "Split-4-6"

#: translation.js:682
msgid "Bus10-Split-4-6: Split the 10-bits bus into two buses of 4 and 6 bits"
msgstr "Bus10-Split-4-6: Separar un bus de 10 bits en dos buses de 4 y 6 bits"

#: translation.js:683
msgid "Split-9-1"
msgstr "Split-9-1"

#: translation.js:684
msgid "Bus10-Split-9-1: Split the 10-bits bus into two buses of 9 and 1 bits"
msgstr "Bus10-Split-9-1: Separar un bus de 10 bits en dos buses de 9 y 1 bits"

#: translation.js:685
msgid "Split-2-9"
msgstr "Split-2-9"

#: translation.js:686
msgid "Bus11-Split-2-9: Split the 11-bits bus into two buses of 2 and 9 wires"
msgstr "Bus11-Split-2-9: Separar un bus de 11 bits en dos buses de 2 y 9 bits"

#: translation.js:687
msgid "Split-3-8"
msgstr "Split-3-8"

#: translation.js:688
msgid "Bus11-Split-3-8: Split the 11-bits bus into two buses of 3 and 8 wires"
msgstr "Bus11-Split-3-8: Separar un bus de 11 bits en dos buses de 3 y 8 bits"

#: translation.js:689
msgid "Split-1-11"
msgstr "Split-1-11"

#: translation.js:690
msgid "Split-2-10"
msgstr "Split-2-10"

#: translation.js:691
msgid ""
"Bus12-Split-2-10: Split the 12-bits bus into two buses of 2 and 10 wires"
msgstr ""
"Bus12-Split-2-10: Separar un bus de 12 bits en dos buses de 2 y 10 cables"

#: translation.js:692
msgid "Split-4-8"
msgstr "Split-4-8"

#: translation.js:693
msgid "Bus12-Split-4-8: Split the 12-bits bus into two buses of 4 and 8 wires"
msgstr "Bus12-Split-4-8: Separar un bus de 12 bits en dos buses de 4 y 8 bits"

#: translation.js:694
msgid "Split-8-4"
msgstr "Split-8-4"

#: translation.js:695
msgid "Bus12-Split-8-4: Split the 12-bits bus into two buses of 8 and 4 wires"
msgstr "Bus12-Split-8-4: Separar un bus de 12 bits en dos buses de 8 y 4 bits"

#: translation.js:696 translation.js:729
msgid "Split-one-third"
msgstr "Split-one-third"

#: translation.js:697
msgid ""
"Bus12-Split-one-third: Split the 12-bits bus into three buses of equal size"
msgstr ""
"Bus12-Split-one-third: Separar un bus de 12 bits en tres buses del mismo "
"tamaño"

#: translation.js:698
msgid "Split-10-4"
msgstr "Split-10-4"

#: translation.js:699
msgid "Bus14-Split-10-4: Split the 14-bits bus into two buses of 10 and 4 bits"
msgstr ""
"Bus14-Split-10-4: Separar un bus de 14 bits en dos buses de 10 y 4 bits"

#: translation.js:700
msgid "Split-5-10"
msgstr "Split-5-10"

#: translation.js:701
msgid "Bus15-Split-7-8: Split the 15-bits bus into two buses of 7 and 8 bits"
msgstr ""
"Bus15-Split-7-8: Separar un bus de 15 bits en sus dos buses de 7 y 8 bits"

#: translation.js:702
msgid "Split-7-8"
msgstr "Split-7-8"

#: translation.js:703
msgid "Split-1-15"
msgstr "Split-1-15"

#: translation.js:704
msgid "Split-15-1"
msgstr "Split-15-1"

#: translation.js:705
msgid "Split-2-14"
msgstr "Split-2-14"

#: translation.js:706
msgid ""
"Bus16-Split-half: Split the 16-bits bus into two buses of 2 and 14 wires"
msgstr ""
"Bus16-Split-half: Separar un bus de 16 bits en dos buses de 2 y 14 bits"

#: translation.js:707
msgid "Split-3-13"
msgstr "Split-3-13"

#: translation.js:708
msgid ""
"Bus16-Split-half: Split the 16-bits bus into two buses of 3 and 13 wires"
msgstr ""
"Bus16-Split-half: Separar un bus de 16 bits en dos buses de 3 y 13 bits"

#: translation.js:711
msgid "Split-1-16"
msgstr "Split-1-16"

#: translation.js:712
msgid ""
"Bus20-Split-4-16: Split the 20-bits bus into two buses of 4 and 16 wires"
msgstr ""
"Bus20-Split-4-16: Separar un bus de 20 bits en dos buses de 4 y 16 bits"

#: translation.js:713
msgid "Split-3-8-8"
msgstr "Split-3-8-8"

#: translation.js:714
msgid ""
"Bus19-Split-3-8-8: Split the 19-bits bus into three buses of 3, 8 and 8 wires"
msgstr ""
"Bus19-Split-3-8-8: Separar un bus de 19 bits en dos buses de 3, 8 y 8 cables"

#: translation.js:715
msgid "Split-1-19"
msgstr "Split-1-19"

#: translation.js:716
msgid "Split-12-8"
msgstr "Split-12-8"

#: translation.js:717
msgid ""
"Bus20-Split-8-12: Split the 20-bits bus into two buses of 8 and 12 wires"
msgstr ""
"Bus20-Split-8-12: Separar un bus de 20 bits en dos buses de 8 y 12 bits"

#: translation.js:718
msgid "Split-4-16"
msgstr "Split-4-16"

#: translation.js:719
msgid "Split-4-8-8"
msgstr "Split-4-8-8"

#: translation.js:720
msgid ""
"Bus20-Split-4-8-8: Split the 20-bits bus into three buses of 4, 8 and 8 wires"
msgstr ""
"Bus20-Split-4-8-8: Separar un bus de 20 bits en tres de 4, 8 y 8 cables"

#: translation.js:721
msgid "Split-16-6"
msgstr "Split-16-6"

#: translation.js:722
msgid ""
"Bus22-Split-16-6: Split the 22-bits bus into two buses of 16 and 6 wires"
msgstr ""
"Bus22-Split-16-6: Separar un bus de 22 bits en dos buses de 16 y 6 bits"

#: translation.js:723
msgid "Split-7-8-8"
msgstr "Split-7-8-8"

#: translation.js:724
msgid ""
"Bus19-Split-3-8-8: Split the 19-bits bus into three buses of 3,8 and 8 bits"
msgstr ""
"Bus19-Split-3-8-8: Separar un bus de 19 bits en dos buses de 3,  8 y 8 bits"

#: translation.js:725
msgid "Split-16-8"
msgstr "Split-16-8"

#: translation.js:726
msgid ""
"Bus24-Split-16-8: Split the 24-bits bus into two buses of 16 and 8 wires"
msgstr ""
"Bus24-Split-16-8: Separar un bus de 24 bits en dos buses de 16 y 8 bits"

#: translation.js:727
msgid "Split-8-16"
msgstr "Split-8-16"

#: translation.js:728
msgid ""
"Bus24-Split-8-16: Split the 24-bits bus into two buses of 8 and 16 wires"
msgstr ""
"Bus24-Split-8-16: Separar un bus de 24 bits en dos buses de 8 y 16 bits"

#: translation.js:730
msgid ""
"Bus24-Split-one-third: Split the 24-bits bus into three buses of  the same "
"size"
msgstr ""
"Bus24-Split-one-third: Separar un bus de 24 bits en tres buses del mismo "
"tamaño"

#: translation.js:731
msgid "Split-3-8-8-8"
msgstr "Split-3-8-8-8"

#: translation.js:732
msgid ""
"Bus27-Split-3-8-8-8: Split the 27-bits bus into four buses of 7,8, 8 and 8 "
"bits"
msgstr ""
"Bus27-Split-3-8-8-8: Separar un bus de 27 bits en dos buses de 7,8,8 y 8 bits"

#: translation.js:733
msgid "Split-20-8"
msgstr "Split-20-8"

#: translation.js:734
msgid ""
"Bus28-Split-20-8: Split the 28-bits bus into two buses of 20 and 8 wires"
msgstr ""
"Bus28-Split-20-8: Separar un bus de 28 bits en dos buses de 20 y 8 bits"

#: translation.js:735
msgid "Split-4-24"
msgstr "Split-4-24"

#: translation.js:736
msgid ""
"Bus28-Split-4-24: Split the 28-bits bus into two buses of 4 and 24 wires"
msgstr ""
"Bus28-Split-4-24: Separar un bus de 28 bits en dos buses de 4 y 24 bits"

#: translation.js:737
msgid "Split-4-8-8-8"
msgstr "Split-4-8-8-8"

#: translation.js:738
msgid ""
"Bus28-Split-4-8-8-8: Split the 28-bits bus into four buses of 4, 8, 8, and 8 "
"wires"
msgstr ""
"Bus28-Split-4-8-8-8: Separar un bus de 28 bits en cuatro buses de 4,8,8 y 8 "
"bits"

#: translation.js:739
msgid "Split-7-8-8-8"
msgstr "Split-7-8-8-8"

#: translation.js:740
msgid ""
"Bus31-Split-7-8-8-8: Split the 31-bits bus into four buses of 7,8, 8 and 8 "
"bits"
msgstr ""
"Bus31-Split-7-8-8-8: Separar un bus de 31 bits en cuatro buses de 7,8,8 y 8 "
"bits"

#: translation.js:741
msgid "Split-1-31"
msgstr "Split-1-31"

#: translation.js:742
msgid "Split-17-15"
msgstr "Split-17-15"

#: translation.js:743
msgid ""
"Bus32-Split-17-15: Split the 32-bits bus into two buses of 17 and 15 wires"
msgstr ""
"Bus32-Split-17-15: Separar un bus de 32 bits en dos buses de 17 y 15 cables"

#: translation.js:744
msgid "Split-22-10"
msgstr "Split-22-10"

#: translation.js:745
msgid ""
"Bus32-Split-22-10: Split the 32-bits bus into two buses of 22 and 10 wires"
msgstr ""
"Bus32-Split-22-10: Separar un bus de 32 bits en dos buses de 22 y 10 cables"

#: translation.js:746
msgid "Split-24-8"
msgstr "Split-24-8"

#: translation.js:747
msgid ""
"Bus32-Split-8-24: Split the 28-bits bus into two buses of 8 and 24 wires"
msgstr ""
"Bus32-Split-8-24: Separar un bus de 28 bits en dos buses de 8 y 24 bits"

#: translation.js:748
msgid "Split-29-3"
msgstr "Split-29-3"

#: translation.js:749
msgid ""
"Bus32-Split-29-3: Split the 29-bits bus into two buses of 29 and 3 wires"
msgstr ""
"Bus32-Split-29-3: Separar un bus de 29 bits en dos buses de 29 y 3 cables"

#: translation.js:750
msgid "Split-31-1"
msgstr "Split-31-1"

#: translation.js:751
msgid "Split-8-24"
msgstr "Split-8-24"

#: translation.js:753
msgid "Bus32-Split-half: Split the 32-bits bus into two buses of 16 wires"
msgstr "Bus32-Split-half: Separar un bus de 32 bits en dos buses de 16 bits"

#: translation.js:756
msgid "Bus64-Split-half: Split the 64-bits bus into two buses of 32 wires"
msgstr "Bus64-Split-half: Separar un bus de 64 bits en dos buses de 32 cables"

#: translation.js:757
msgid "Uint02"
msgstr "Uint02"

#: translation.js:758
msgid "Uint03"
msgstr "Uint03"

#: translation.js:759
msgid "Uint04"
msgstr "Uint04"

#: translation.js:760
msgid "Uint08"
msgstr "Uint04"

#: translation.js:761
msgid "Uint12"
msgstr "Uint12"

#: translation.js:762
msgid "Uint16"
msgstr "Uint16"

#: translation.js:763
msgid "Uint32"
msgstr "Uint32"

#: translation.js:765
msgid "01-Uint02"
msgstr "08-Uint02"

#: translation.js:766
msgid ""
"01-Uint02: 1 bits unsigned integer extension to 2 bits. Verilog "
"implementation"
msgstr ""
"01-Uint02:  Extender un entero sin signo de 1 bit a 2 bits. Implementación "
"en Verilog"

#: translation.js:767
msgid "Uint2-01-bit"
msgstr "Uint2-01-bit"

#: translation.js:768
msgid "UINT2-1bit:  Extend a 1-bit unsigned integer to 2-bits "
msgstr "UINT2-1bit:  Extender un entero sin signo de 1 bit a 2 bits "

#: translation.js:769
msgid "01-Uint03"
msgstr "08-Uint03"

#: translation.js:770
msgid ""
"01-Uint03: 1 bits unsigned integer extension to 3 bits. Verilog "
"implementation"
msgstr ""
"01-Uint03: Extender un entero sin signo de 1 bit a 3 bits. Implementación en "
"Verilog"

#: translation.js:771
msgid "02-Uint03"
msgstr "02-Uint03"

#: translation.js:772
msgid ""
"02-Uint03: 2 bits unsigned integer extension to 3 bits. Verilog "
"implementation"
msgstr ""
"02-Uint03: Extender un entero sin signo de 2 bit a 3 bits. Implementación en "
"Verilog"

#: translation.js:774
msgid "01-Uint04"
msgstr "01-Uint04"

#: translation.js:775
msgid ""
"01-Uint04: 1 bits unsigned integer extension to 4 bits. Verilog "
"implementation"
msgstr ""
"01-Uint04: Extender un entero sin signo de 1 bit a 4 bits. Implementación en "
"Verilog"

#: translation.js:776
msgid "02-Uint04"
msgstr "02-Uint04"

#: translation.js:777
msgid ""
"02-Uint04: 2 bits unsigned integer extension to 4 bits. Verilog "
"implementation"
msgstr ""
"02-Uint04: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:778
msgid "03-Uint04"
msgstr "03-Uint04"

#: translation.js:779
msgid ""
"03-Uint04: 3 bits unsigned integer extension to 4 bits. Verilog "
"implementation"
msgstr ""
"03-Uint04: Extender un entero sin signo de 3 bit a 4 bits. Implementación en "
"Verilog"

#: translation.js:780
msgid "Uint4-01-bit"
msgstr "Uint4-01-bit"

#: translation.js:781
msgid "UINT4-1bit:  Extend a 1-bit unsigned integer to 4-bits "
msgstr "UINT4-1bit:  Extender un entero sin signo de 1 bit a 4 bits "

#: translation.js:782
msgid "3bits constant value: 0"
msgstr "Valor constante 0 de 3 bits"

#: translation.js:783
msgid "Generic: 3-bits generic constant (0-7)"
msgstr "Generic: Constante genérica de 3-bits  (0-7)"

#: translation.js:784
msgid "Uint4-02-bit"
msgstr "Uint4-02-bit"

#: translation.js:785
msgid "UINT4-2bit:  Extend a 2-bit unsigned integer to 4-bits "
msgstr "UINT4-2bit:  Extender un entero sin signo de 2 bit a 4 bits "

#: translation.js:786
msgid "2bits constant value: 0"
msgstr "Valor constante 0 de 2 bits"

#: translation.js:787
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr "Generic: Constante genérica de 2-bits (0,1,2,3)"

#: translation.js:788
msgid "Uint4-03-bit"
msgstr "Uint4-03-bit"

#: translation.js:789
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr "UINT4-3bit:  Extender un entero sin signo de 3 bit a 4 bits "

#: translation.js:791
msgid "01-Uint08"
msgstr "08-Uint08"

#: translation.js:792
msgid ""
"01-Uint08: 1 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"01-Uint08: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:793
msgid "02-Uint08"
msgstr "02-Uint08"

#: translation.js:794
msgid ""
"02-Uint08: 2 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"02-Uint08: Extender un entero sin signo de 2 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:795
msgid "03-Uint08"
msgstr "03-Uint08"

#: translation.js:796
msgid ""
"03-Uint08: 3 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"03-Uint08: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:797
msgid "04-Uint08"
msgstr "04-Uint08"

#: translation.js:798
msgid ""
"04-Uint08: 4 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"04-Uint08: Extender un entero sin signo de 4 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:799
msgid "05-Uint08"
msgstr "05-Uint08"

#: translation.js:800
msgid ""
"05-Uint08: 5 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"05-Uint08: Extender un entero sin signo de 5 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:801
msgid "06-Uint08"
msgstr "06-Uint08"

#: translation.js:802
msgid ""
"06-Uint08: 6 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"06-Uint08: Extender un entero sin signo de 6 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:803
msgid "07-Uint08"
msgstr "07-Uint08"

#: translation.js:804
msgid ""
"07-Uint08: 7 bits unsigned integer extension to 8 bits. Verilog "
"implementation"
msgstr ""
"07-Uint08: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:805
msgid "Uint8-01-bit"
msgstr "Uint8-01-bit"

#: translation.js:806
msgid "UINT8-1bit:  Extend a 1-bit unsigned integer to 8-bits "
msgstr "UINT8-1bit:  Extender un entero sin signo de 1 bit a 8 bits "

#: translation.js:807
msgid "7bits constant value: 0"
msgstr "Valor constante 0 de 7 bits"

#: translation.js:808
msgid "Generic: 7-bits generic constant (0-127)"
msgstr "Generic: Constante genérica de 7-bits (0-127)"

#: translation.js:809
msgid "Uint8-02-bits"
msgstr "Uint8-02-bits"

#: translation.js:810
msgid "UINT8-2bits:  Extend a 2-bits unsigned integer to 8-bits "
msgstr "UINT8-2bit:  Extender un entero sin signo de 2 bits a 8 bits "

#: translation.js:811
msgid "6bits constant value: 0"
msgstr "Valor constante 0 de 6 bits"

#: translation.js:812
msgid "Generic: 6-bits generic constant (0-63)"
msgstr "Generic: Constante genérica de 6-bits (0-63)"

#: translation.js:813
msgid "Uint8-03-bits"
msgstr "Uint8-03-bits"

#: translation.js:814
msgid "UINT8-3bits:  Extend a 3-bits unsigned integer to 8-bits "
msgstr "UINT8-3bit:  Extender un entero sin signo de 3 bits a 8 bits "

#: translation.js:815
msgid "5bits constant value: 0"
msgstr "Valor constante 0 de 5 bits"

#: translation.js:816
msgid "Generic: 5-bits generic constant (0-31)"
msgstr "Generic: Constante genérica de 5-bits (0-31)"

#: translation.js:817
msgid "Uint8-04-bits"
msgstr "Uint8-04-bits"

#: translation.js:818
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr "UINT8-4bit:  Extender un entero sin signo de 4 bits a 8 bits "

#: translation.js:819
msgid "4bits constant value: 0"
msgstr "Valor constante 0 de 4 bits"

#: translation.js:820
msgid "Generic: 4-bits generic constant (0-15)"
msgstr "Generic: Constante genérica de 4-bits  (0-15)"

#: translation.js:821
msgid "Uint8-05-bits"
msgstr "Uint8-05-bits"

#: translation.js:822
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr "UINT8-5bit:  Extender un entero sin signo de 5 bits a 8 bits "

#: translation.js:823
msgid "Uint8-06-bits"
msgstr "Uint8-06-bits"

#: translation.js:824
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr "UINT8-6bit:  Extender un entero sin signo de 6 bits a 8 bits "

#: translation.js:825
msgid "Uint8-07-bits"
msgstr "Uint8-07-bits"

#: translation.js:826
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr "UINT8-2bit:  Extender un entero sin signo de 7 bits a 8 bits "

#: translation.js:828
msgid "01-Uint12"
msgstr "01-Uint12"

#: translation.js:829
msgid ""
"01-Uint12: 1 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"01-Uint12: Extender un entero sin signo de 1 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:830
msgid "02-Uint12"
msgstr "02-Uint12"

#: translation.js:831
msgid ""
"02-Uint12: 2 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"02-Uint12: Extender un entero sin signo de 2 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:832
msgid "03-Uint12"
msgstr "03-Uint12"

#: translation.js:833
msgid ""
"03-Uint12: 3 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"03-Uint12: Extender un entero sin signo de 3 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:834
msgid "04-Uint12"
msgstr "04-Uint12"

#: translation.js:835
msgid ""
"04-Uint12: 4 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"04-Uint12: Extender un entero sin signo de 4 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:836
msgid "05-Uint12"
msgstr "05-Uint12"

#: translation.js:837
msgid ""
"05-Uint12: 5 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"05-Uint12: Extender un entero sin signo de 5 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:838
msgid "06-Uint12"
msgstr "06-Uint12"

#: translation.js:839
msgid ""
"06-Uint12: 6 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"06-Uint12: Extender un entero sin signo de 6 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:840
msgid "07-Uint12"
msgstr "07-Uint12"

#: translation.js:841
msgid ""
"07-Uint12: 7 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"07-Uint12: Extender un entero sin signo de 7 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:842
msgid "08-Uint12"
msgstr "08-Uint12"

#: translation.js:843
msgid ""
"08-Uint12: 8 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"08-Uint12: Extender un entero sin signo de 8 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:844
msgid "09-Uint12"
msgstr "09-Uint12"

#: translation.js:845
msgid ""
"09-Uint12: 9 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"09-Uint12: Extender un entero sin signo de 9 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:846
msgid "10-Uint12"
msgstr "10-Uint12"

#: translation.js:847
msgid ""
"10-Uint12: 10 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"10-Uint12: Extender un entero sin signo de 10 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:848
msgid "11-Uint12"
msgstr "11-Uint12"

#: translation.js:849
msgid ""
"11-Uint12: 11 bits unsigned integer extension to 12 bits. Verilog "
"implementation"
msgstr ""
"11-Uint12: Extender un entero sin signo de 11 bit a 12 bits. Implementación "
"en Verilog"

#: translation.js:850
msgid "Uint12-08-bits"
msgstr "Uint12-08-bits"

#: translation.js:851
msgid "UINT12-8bits:  Extend a 8-bits unsigned integer to 12-bits "
msgstr "UINT12-8bit:  Extender un entero sin signo de 8 bit a 12 bits "

#: translation.js:853
msgid "01-Uint16"
msgstr "01-Uint16"

#: translation.js:854
msgid ""
"01-Uint16: 1 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"01-Uint16:  Extender un entero sin signo de 1 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:855
msgid "02-Uint16"
msgstr "02-Uint16"

#: translation.js:856
msgid ""
"02-Uint16: 2 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"02-Uint16 Extender un entero sin signo de 2 bit a 16 bits. Implementación en "
"Verilog"

#: translation.js:857
msgid "03-Uint16"
msgstr "03-Uint16"

#: translation.js:858
msgid ""
"03-Uint16: 3 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"03-Uint16: Extender un entero sin signo de 3 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:859
msgid "04-Uint16"
msgstr "04-Uint16"

#: translation.js:860
msgid ""
"04-Uint16: 4 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"04-Uint16: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:861
msgid "05-Uint16"
msgstr "05-Uint16"

#: translation.js:862
msgid ""
"05-Uint16: 5 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"05-Uint16:Extender un entero sin signo de 5 bit a 16 bits. Implementación en "
"Verilog"

#: translation.js:863
msgid "06-Uint16"
msgstr "06-Uint16"

#: translation.js:864
msgid ""
"06-Uint16: 6 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"06-Uint16: Extender un entero sin signo de 6 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:865
msgid "07-Uint16"
msgstr "07-Uint16"

#: translation.js:866
msgid ""
"07-Uint16: 7 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"07-Uint16: Extender un entero sin signo de 7 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:867
msgid "08-Uint16"
msgstr "08-Uint16"

#: translation.js:868
msgid ""
"08-Uint16: 8 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"08-Uint16:  Extender un entero sin signo de 8 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:869
msgid "09-Uint16"
msgstr "09-Uint16"

#: translation.js:870
msgid ""
"09-Uint16: 9 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"09-Uint16:  Extender un entero sin signo de 9 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:871
msgid "10-Uint16"
msgstr "10-Uint16"

#: translation.js:872
msgid ""
"10-Uint16: 10 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"10-Uint16: Extender un entero sin signo de 10 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:873
msgid "11-Uint16"
msgstr "11-Uint16"

#: translation.js:874
msgid ""
"11-Uint16: 11 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"11-Uint16: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:875
msgid "12-Uint16"
msgstr "12-Uint16"

#: translation.js:876
msgid ""
"12-Uint16: 12 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"12-Uint16: Extender un entero sin signo de 12 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:877
msgid "13-Uint16"
msgstr "13-Uint16"

#: translation.js:878
msgid ""
"13-Uint16: 13 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"13-Uint16: Extender un entero sin signo de 13 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:879
msgid "14-Uint16"
msgstr "14-Uint16"

#: translation.js:880
msgid ""
"14-Uint16: 14 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"14-Uint16:  Extender un entero sin signo de 14 bit a 16 bits. Implementación "
"en Verilog"

#: translation.js:881
msgid "15-Uint16"
msgstr "15-Uint16"

#: translation.js:882
msgid ""
"15-Uint16: 15 bits unsigned integer extension to 16 bits. Verilog "
"implementation"
msgstr ""
"15-Uint16: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:883
msgid "Uint16-08-bits"
msgstr "Uint16-08-bits"

#: translation.js:884
msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
msgstr "UINT8-6bit:  Extender un entero sin signo de 9 bits a 16 bits "

#: translation.js:885
msgid "8bits constant value: 0"
msgstr "Valor constante 0 de 8 bits"

#: translation.js:886
msgid "Generic: 8-bits generic constant (0-255)"
msgstr "Generic: Constante genérica de 8-bits (0-255)"

#: translation.js:887
msgid "Uint16-09-bits"
msgstr "Uint16-09-bits"

#: translation.js:888
msgid "Uint16-10-bits"
msgstr "Uint16-10-bits"

#: translation.js:889
msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
msgstr "UINT16-10bit:  Extender un entero sin signo de 10 bits a 16 bits "

#: translation.js:890
msgid "Uint16-11-bits"
msgstr "Uint16-11-bits"

#: translation.js:891
msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
msgstr "UINT16-11bit:  Extender un entero sin signo de 11 bits a 16 bits "

#: translation.js:892
msgid "Uint16-12-bits"
msgstr "Uint16-12-bits"

#: translation.js:893
msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr "UINT16-12bit:  Extender un entero sin signo de 12 bits a 16 bits "

#: translation.js:894
msgid "Uint16-13-bits"
msgstr "Uint16-13-bits"

#: translation.js:895
msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
msgstr "UINT16-13bit:  Extender un entero sin signo de 13 bits a 16 bits "

#: translation.js:896
msgid "Uint16-14-bits"
msgstr "Uint16-14-bits"

#: translation.js:897
msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
msgstr "UINT16-14bit:  Extender un entero sin signo de 14 bits a 16 bits "

#: translation.js:898
msgid "Uint16-15-bits"
msgstr "Uint16-15-bits"

#: translation.js:899
msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
msgstr "UINT16-15bit:  Extender un entero sin signo de 12 bits a 16 bits "

#: translation.js:901
msgid "01-Uint32"
msgstr "01-Uint32"

#: translation.js:902
msgid ""
"01-Uint32: 1 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"01-Uint32: Extender un entero sin signo de 1 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:903
msgid "02-Uint32"
msgstr "02-Uint32"

#: translation.js:904
msgid ""
"02-Uint32: 2 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"02-Uint32: Extender un entero sin signo de 2 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:905
msgid "03-Uint32"
msgstr "03-Uint32"

#: translation.js:906
msgid ""
"03-Uint32: 3 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"03-Uint32: Extender un entero sin signo de 3 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:907
msgid "04-Uint32"
msgstr "04-Uint32"

#: translation.js:908
msgid ""
"04-Uint32: 4 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"04-Uint32:  Extender un entero sin signo de 4 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:909
msgid "05-Uint32"
msgstr "05-Uint32"

#: translation.js:910
msgid ""
"05-Uint32: 5 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"05-Uint32:Extender un entero sin signo de 5 bit a 32 bits. Implementación en "
"Verilog"

#: translation.js:911
msgid "06-Uint32"
msgstr "06-Uint32"

#: translation.js:912
msgid ""
"06-Uint32: 6 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"06-Uint32: Extender un entero sin signo de 6 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:913
msgid "07-Uint32"
msgstr "07-Uint32"

#: translation.js:914
msgid ""
"07-Uint32: 7 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"07-Uint32:  Extender un entero sin signo de 7 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:915
msgid "08-Uint32"
msgstr "08-Uint32"

#: translation.js:916
msgid ""
"08-Uint32: 8 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"08-Uint32: Extender un entero sin signo de 8 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:917
msgid "09-Uint32"
msgstr "09-Uint32"

#: translation.js:918
msgid ""
"09-Uint32: 9 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"09-Uint32:Extender un entero sin signo de 9 bit a 32 bits. Implementación en "
"Verilog"

#: translation.js:919
msgid "10-Uint32"
msgstr "10-Uint32"

#: translation.js:920
msgid ""
"10-Uint32: 10 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"10-Uint32: Extender un entero sin signo de 10 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:921
msgid "11-Uint32"
msgstr "11-Uint32"

#: translation.js:922
msgid ""
"11-Uint32: 11 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"11-Uint32: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:923
msgid "12-Uint32"
msgstr "12-Uint32"

#: translation.js:924
msgid ""
"12-Uint32: 12 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"12-Uint32:  Extender un entero sin signo de 12 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:925
msgid "13-Uint32"
msgstr "13-Uint32"

#: translation.js:926
msgid ""
"13-Uint32: 13 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"13-Uint32: Extender un entero sin signo de 13 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:927
msgid "14-Uint32"
msgstr "14-Uint32"

#: translation.js:928
msgid ""
"14-Uint32: 14 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"14-Uint32: Extender un entero sin signo de 1 bit a 8 bits. Implementación en "
"Verilog"

#: translation.js:929
msgid "15-Uint32"
msgstr "15-Uint32"

#: translation.js:930
msgid ""
"15-Uint32: 15 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"15-Uint32: Extender un entero sin signo de 15 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:931
msgid "16-Uint32"
msgstr "16-Uint32"

#: translation.js:932
msgid ""
"16-Uint32: 16 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"16-Uint32: Extender un entero sin signo de 16 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:933
msgid "17-Uint32"
msgstr "17-Uint32"

#: translation.js:934
msgid ""
"17-Uint32: 17 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"17-Uint32: Extender un entero sin signo de 17 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:935
msgid "18-Uint32"
msgstr "18-Uint32"

#: translation.js:936
msgid ""
"18-Uint32: 18 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"18-Uint32: Extender un entero sin signo de 18 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:937
msgid "19-Uint32"
msgstr "19-Uint32"

#: translation.js:938
msgid ""
"19-Uint32: 19 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"19-Uint32: Extender un entero sin signo de 19 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:939
msgid "20-Uint32"
msgstr "20-Uint32"

#: translation.js:940
msgid ""
"20-Uint32: 20 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"20-Uint32: Extender un entero sin signo de 20 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:941
msgid "21-Uint32"
msgstr "21-Uint32"

#: translation.js:942
msgid ""
"21-Uint32: 21 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"21-Uint32: Extender un entero sin signo de 21 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:943
msgid "22-Uint32"
msgstr "22-Uint32"

#: translation.js:944
msgid ""
"22-Uint32: 22 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"22-Uint32: Extender un entero sin signo de 22 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:945
msgid "23-Uint32"
msgstr "23-Uint32"

#: translation.js:946
msgid ""
"23-Uint32: 23 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"23-Uint32: Extender un entero sin signo de 23 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:947
msgid "24-Uint32"
msgstr "24-Uint32"

#: translation.js:948
msgid ""
"24-Uint32: 24 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"24-Uint32: Extender un entero sin signo de 24 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:949
msgid "25-Uint32"
msgstr "25-Uint32"

#: translation.js:950
msgid ""
"25-Uint32: 25 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"25-Uint32: Extender un entero sin signo de 25 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:951
msgid "26-Uint32"
msgstr "26-Uint32"

#: translation.js:952
msgid ""
"26-Uint32: 26 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"26-Uint32:  Extender un entero sin signo de 26 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:953
msgid "27-Uint32"
msgstr "27-Uint32"

#: translation.js:954
msgid ""
"27-Uint32: 27 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"27-Uint32: Extender un entero sin signo de 27 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:955
msgid "28-Uint32"
msgstr "28-Uint32"

#: translation.js:956
msgid ""
"28-Uint32: 28 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"28-Uint32: Extender un entero sin signo de 28 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:957
msgid "29-Uint32"
msgstr "29-Uint32"

#: translation.js:958
msgid ""
"29-Uint32: 29 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"29-Uint32: Extender un entero sin signo de 29 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:959
msgid "30-Uint32"
msgstr "30-Uint32"

#: translation.js:960
msgid ""
"30-Uint32: 30 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"30-Uint32: Extender un entero sin signo de 30 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:961
msgid "31-Uint32"
msgstr "31-Uint32"

#: translation.js:962
msgid ""
"31-Uint32: 31 bits unsigned integer extension to 32 bits. Verilog "
"implementation"
msgstr ""
"31-Uint32:  Extender un entero sin signo de 31 bit a 32 bits. Implementación "
"en Verilog"

#: translation.js:963 translation.js:980
msgid "Uint32-2-bits"
msgstr "Uint32-2-bit"

#: translation.js:964
msgid ""
"UINT32-2bit-verilog:  Extend a 2-bit unsigned integer to 32-bits. Verilog "
"implementation "
msgstr ""
"UINT32-2bit-veriog:  Extender un entero sin signo de 2 bit a 32 bits. "
"Implementación en Verilog  "

#: translation.js:965
msgid "Uint32-16-bits"
msgstr "Uint32-16-bits"

#: translation.js:966
msgid "UINT32-16bits:  Extend a 16-bits unsigned integer to 32-bits "
msgstr "UINT32-16bits: Extender un entero sin signo de 16 a 32 bits "

#: translation.js:967
msgid "16bits constant value: 0"
msgstr "Valor constante de 16 bits: 0"

#: translation.js:968
msgid "Uint32-17-bits"
msgstr "Uint32-17-bit"

#: translation.js:969
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr "UINT32-17bits: Extender un entero sin signo de 17 bits a 32-bits  "

#: translation.js:970
msgid "15bits constant value: 0"
msgstr "Valor constante de 15 bits: 0"

#: translation.js:971
msgid "Generic: 15-bits generic constant"
msgstr "Generic: Constante genérica de 15-bits"

#: translation.js:972
msgid "Uint32-18-bits"
msgstr "Uint32-18-bit"

#: translation.js:973
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr "UINT32-18bits: Extender un entero sin signo de 18 bits a 32-bits  "

#: translation.js:974
msgid "14bits constant value: 0"
msgstr "Valor constante de 14 bits: 0"

#: translation.js:975
msgid "Generic: 14-bits generic constant"
msgstr "Generic: Constante genérica de 14-bits"

#: translation.js:976
msgid "Uint32-19-bits"
msgstr "Uint32-19-bits"

#: translation.js:977
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr "UINT32-19bits: Extender un entero sin signo de 19 bits a 32-bits  "

#: translation.js:978
msgid "13bits constant value: 0"
msgstr "Valor constante de 13 bits: 0"

#: translation.js:979
msgid "Generic: 13-bits generic constant"
msgstr "Generic: Constante genérica de 13-bits"

#: translation.js:981
msgid "UINT32-8bits:  Extend a 2-bits unsigned integer to 32-bits "
msgstr "UINT32-8bits: Extender un entero sin signo de 8 bits a 32-bits  "

#: translation.js:982
msgid "Generic: 30-bits generic constant"
msgstr "Generic: Constante genérica de 30-bits"

#: translation.js:983
msgid "Uint32-20-bits"
msgstr "Uint32-20-bit"

#: translation.js:984
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr "UINT32-20bits: Extender un entero sin signo de 20 bits a 32-bits  "

#: translation.js:985
msgid "12bits constant value: 0"
msgstr "Valor constante de 12 bits: 0"

#: translation.js:986
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr "Generic: Constante genérica de 12-bits (0-4095)"

#: translation.js:987
msgid "Uint32-21-bits"
msgstr "Uint32-21-bits"

#: translation.js:988
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr "UINT32-21bits: Extender un entero sin signo de 21 bits a 32-bits  "

#: translation.js:989
msgid "11bits constant value: 0"
msgstr "Valor constante de 11 bits: 0"

#: translation.js:990
msgid "Generic: 11-bits generic constant"
msgstr "Generic: Constante genérica de 11-bits"

#: translation.js:991
msgid "Uint32-22-bits"
msgstr "Uint32-22-bits"

#: translation.js:992
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr "UINT32-22bits: Extender un entero sin signo de 22 bits a 32-bits  "

#: translation.js:993
msgid "10bits constant value: 0"
msgstr "Valor constante de 10 bits: 0"

#: translation.js:994
msgid "Generic: 9-bits generic constant"
msgstr "Generic: Constante genérica de 9-bits"

#: translation.js:995
msgid "Uint32-23-bits"
msgstr "Uint32-23-bits"

#: translation.js:996
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr "UINT32-23bits: Extender un entero sin signo de 23 bits a 32-bits  "

#: translation.js:997
msgid "9bits constant value: 0"
msgstr "Valor constante de 9 bits: 0"

#: translation.js:998
msgid "Uint32-24-bits"
msgstr "Uint32-24-bits"

#: translation.js:999
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr "UINT32-24bits: Extender un entero sin signo de 24 bits a 32-bits  "

#: translation.js:1000
msgid "Uint32-25-bits"
msgstr "Uint32-25-bits"

#: translation.js:1001
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr "UINT32-25bits: Extender un entero sin signo de 25 bits a 32-bits  "

#: translation.js:1002
msgid "Uint32-26-bits"
msgstr "Uint32-26-bits"

#: translation.js:1003
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr "UINT32-26bits: Extender un entero sin signo de 26 bits a 32-bits  "

#: translation.js:1004
msgid "Uint32-27-bits"
msgstr "Uint32-27-bits"

#: translation.js:1005
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr "UINT32-27bits: Extender un entero sin signo de 27 bits a 32-bits  "

#: translation.js:1006
msgid "Uint32-28-bits"
msgstr "Uint32-28-bit"

#: translation.js:1007
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr "UINT32-28bits: Extender un entero sin signo de 28 bits a 32-bits  "

#: translation.js:1008
msgid "Uint32-29-bits"
msgstr "Uint32-29-bits"

#: translation.js:1009
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr "UINT32-29bits: Extender un entero sin signo de 29 bits a 32-bits  "

#: translation.js:1010
msgid "Uint32-30-bits"
msgstr "Uint32-30-bits"

#: translation.js:1011
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr "UINT32-30bits: Extender un entero sin signo de 30 bits a 32-bits  "

#: translation.js:1012
msgid "Uint32-31-bits"
msgstr "Uint32-31-bits"

#: translation.js:1013
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr "UINT32-31bits: Extender un entero sin signo de 31 bits a 32-bits  "

#: translation.js:1014
msgid "Uint32-8-bits"
msgstr "Uint32-08-bits"

#: translation.js:1015
msgid "UINT32-8bits:  Extend a 8-bits unsigned integer to 32-bits "
msgstr "UINT32-8bits: Extender un entero sin signo de 8 bits a 32-bits  "

#: translation.js:1016
msgid "Bus-2"
msgstr "Bus-2"

#: translation.js:1017
msgid "Bus2: Two bits plain Bus"
msgstr "Bus2: Bus simple de 2 bits"

#: translation.js:1018
msgid "Bus-3"
msgstr "Bus-3"

#: translation.js:1019
msgid "Bus3: Three bits plain Bus"
msgstr "Bus3: Bus simple de 3 bits"

#: translation.js:1020
msgid "Bus-4"
msgstr "Bus-4"

#: translation.js:1021
msgid "Bus4: Four bits plain Bus"
msgstr "Bus4: Bus de 4 bits"

#: translation.js:1022
msgid "Bus-5"
msgstr "Bus-5"

#: translation.js:1023
msgid "Bus5: Five bits plain Bus"
msgstr "Bus5: Bus simple de 5 bits"

#: translation.js:1024
msgid "Bus-6"
msgstr "Bus-6"

#: translation.js:1025
msgid "Bus6: Six bits plain Bus"
msgstr "Bus6: Bus simple de 6 bits"

#: translation.js:1026
msgid "Bus-7"
msgstr "Bus-7"

#: translation.js:1027
msgid "Bus7: Seven bits plain Bus"
msgstr "Bus7: Bus simple de 7 bits"

#: translation.js:1028
msgid "Bus-8"
msgstr "Bus-8"

#: translation.js:1029
msgid "Bus8: Eight bits plain Bus"
msgstr "Bus8: Bus simple de 8 bits"

#: translation.js:1030
msgid "Wire"
msgstr "Wire"

#: translation.js:1031
msgid "Wire: Just a simple wire"
msgstr "Wire: Un simple cable"

#: translation.js:1032
msgid "03-Split"
msgstr "03-Split"

#: translation.js:1033
msgid "04-Join"
msgstr "04-Join"

#: translation.js:1034
msgid "05-Wires"
msgstr "05-Wires"

#: translation.js:1035
msgid "06-Copy"
msgstr "06-Copy"

#: translation.js:1036
msgid "07-Sign"
msgstr "07-Sign"

#: translation.js:1037
msgid "08-Uint"
msgstr "08-Uint"

#: translation.js:1038
msgid "09-Reversal"
msgstr "09-Reversal"

#: translation.js:1039
msgid "10-Shift"
msgstr "10-Shift"

#: translation.js:1040
msgid "00-Index"
msgstr "00-Indice"

#: translation.js:1041
msgid "SL1: Shift  a 3-bit value one bit left. LSB is filled with "
msgstr ""
"SL1: Desplazar un valor de 3 bits un bit a la izquierda. LSB se rellena con "

#: translation.js:1042
msgid "SL1: Shift  a 4-bit value one bit left. LSB is filled with "
msgstr ""
"SL1: Desplazar un valor de 4 bits un bit a la izquierda. LSB se rellena con "

#: translation.js:1043
msgid "# INDEX: IceWire Collection"
msgstr "# ÍNDICE: Colección IceWires"

#: translation.js:1044
msgid "## Wires"
msgstr "## Cables"

#: translation.js:1045
msgid "Bus2"
msgstr "Bus2"

#: translation.js:1046
msgid "## Join"
msgstr "## Join"

#: translation.js:1047
msgid "## Split"
msgstr "## Split"

#: translation.js:1048
msgid "Bus2-Join-all"
msgstr "Bus2-Join-all"

#: translation.js:1049
msgid "Bus2-Split-all"
msgstr "Bus2-Split-all"

#: translation.js:1050
msgid "## Copy"
msgstr "## Copiar"

#: translation.js:1051
msgid "Copy-2"
msgstr "Copy-2"

#: translation.js:1052
msgid "## UINT8"
msgstr "## UINT8"

#: translation.js:1053
msgid "## Reversal"
msgstr "## Inversión"

#: translation.js:1054
msgid "## Shift-left"
msgstr "## Desplazamiento a la izquierda"

#: translation.js:1055
msgid "## Shift-right"
msgstr "## Desplazamiento a la derecha"

#: translation.js:1056
msgid "## Sign"
msgstr "## Signo"

#: translation.js:1057
msgid "## UINT2"
msgstr "## UINT2"

#: translation.js:1058
msgid "## UINT4"
msgstr "## UINT4"

#: translation.js:1059
msgid "## 1-Bit"
msgstr "## 1-Bit"

#: translation.js:1060
msgid "## 2-Bits"
msgstr "## 2-Bits"

#: translation.js:1061
msgid "## 3-Bits"
msgstr "## 3-Bits"

#: translation.js:1062
msgid "## 4-Bits"
msgstr "## 4-Bits"

#: translation.js:1063
msgid "### NO EXIST"
msgstr "### NO EXISTE"

#: translation.js:1064
msgid "Auxiliary cables"
msgstr "Cables auxiliares"

#: translation.js:1065
msgid "## Description"
msgstr "## Descripción"

#: translation.js:1066
msgid "Build bigger buses by Join smaller buses"
msgstr "Construir buses mediante la unión de buses más pequeños"

#: translation.js:1067
msgid "Get sub-buses or wires from a bigger bus"
msgstr "Obtener los sub-buses o cables a partir de bus mayor"

#: translation.js:1068
msgid ""
"Create a Bus of N bits  \n"
"by copying N times  \n"
"the input"
msgstr ""
"Crear un Bus de N bits  \n"
"copiando N veces el bit  \n"
"de entrada"

#: translation.js:1069
msgid ""
"Get the sign bit of an  \n"
"element of N bits  \n"
"(The sign bit is the MSB)"
msgstr ""
"Obtener el bit de signo de  \n"
"un elemento de N bits  \n"
"(El bit de signo es el MSB)"

#: translation.js:1070
msgid ""
"Shift to the right the input data  \n"
"* Uint data: The sign bit is set to 0\n"
"* Int data: The sign bit is kept"
msgstr ""
"Desplazar a la derecha el dato de entrada  \n"
"* Datos Uint: El signo se pone a 0\n"
"* Datos Int: El signo se mantiene"

#: translation.js:1071
msgid ""
"Shift to the left the input data\n"
"* Uint data: The sign bit is set to 0\n"
"* Int data: The sign bit is kept"
msgstr ""
"Desplazar a la izquierda el dato de entrada\n"
"* Datos Uint: El bit se signo se pone a 0\n"
"* Datos Int: El bit de signo se mantiene"

#: translation.js:1072
msgid ""
"Reverse the position of the  \n"
"wires in the bus. Ex: The 4-input bus  \n"
"b3,b2,b1,b0 is changed to b0,b1,b2,b3"
msgstr ""
"Invertir la posición de los cables  \n"
"en el bus. Ej. El bus de entrada de 4 bits  \n"
"b3,b2,b1,b0 se cambia a b0,b1,b2,b3"

#: translation.js:1073
msgid ""
"Extend to the input bus to a N-bits bus, by adding 0s as  \n"
"most significant bits.  Ex: The 2-bits bus b1,b0 is extended  \n"
"as a 4-bits bus:  0,0,b1,b0"
msgstr ""
"Extender el bus de entrada a uno de N bits, mediante la adición  \n"
"de 0s como bits de mayor peso. Ej. El bus de 2 bits b1,b0 se extiende  \n"
"como un bus de 4-bits: 0,0,b1,b0"

#: translation.js:1074
msgid "01-Index"
msgstr "01-Indice"

#: translation.js:1075
msgid "SL1: Shift  a 8-bit value one bit left. LSB is filled with "
msgstr ""
"SL1: Desplazar un valor de 8 bits un bit a la izquierda. LSB se rellena con "

#: translation.js:1076
msgid "Bus8-Join-half"
msgstr "Bus8-Join-half"

#: translation.js:1077
msgid "Bus8-Join-all"
msgstr "Bus8-Join-all"

#: translation.js:1078
msgid "Bus8-Split-half"
msgstr "Bus8-Split-half"

#: translation.js:1079
msgid "Bus7-all"
msgstr "Bus7-all"

#: translation.js:1080
msgid "Bus-Split-all"
msgstr "Bus-Split-all"

#: translation.js:1081
msgid "Copy-8"
msgstr "Copy-8"

#: translation.js:1082
msgid "## 5-Bits"
msgstr "## 5-Bits"

#: translation.js:1083
msgid "## 6-Bits"
msgstr "## 6-Bits"

#: translation.js:1084
msgid "## 7-Bits"
msgstr "## 7-Bits"

#: translation.js:1085
msgid "## 8-Bits"
msgstr "## 8-Bits"

#: translation.js:1086
msgid "Bus8-Split-quarter"
msgstr "Bus8-Split-quarter"

#: translation.js:1087
msgid "02-Index"
msgstr "02-Indice"

#: translation.js:1088
msgid ""
"Bus27-Split-3-8-8-8: Split the 27-bits bus into four buses of 3,8,8 and 8 "
"wires"
msgstr ""
"Bus27-Split-3-8-8-8: Separar un bus de 27 bits en cuatro buses de 3,8,8 y 8 "
"bits"

#: translation.js:1089
msgid "SL1: Shift  a 16-bit value one bit left. LSB is filled with "
msgstr ""
"SL1: Desplazar un valor de 16 bits un bit a la izquierda. LSB se rellena con "

#: translation.js:1090
msgid "SR1: Shift  a 16-bit value one bit right. MSB is filled with "
msgstr ""
"SR1: Desplazar un valor de 16-bits un bit a la derecha. MSB se rellena con "

#: translation.js:1091
msgid ""
"SR1-32bits: Shift  a 32-bit value one bit right. MSB is filled with the "
"input  in"
msgstr ""
"SR1-32bits: Desplazar un valor de 32-bits un bit a la derecha. MSB se "
"rellena con la entrada in"

#: translation.js:1092
msgid "## Join Menu"
msgstr "## Menú Agregar"

#: translation.js:1093
msgid "## Split Menu"
msgstr "## Menú Separar"

#: translation.js:1094
msgid "## 9-Bits"
msgstr "## 9-Bits"

#: translation.js:1095
msgid "## 10-Bits"
msgstr "## 10-Bits"

#: translation.js:1096
msgid "## 11-Bits"
msgstr "## 11-Bits"

#: translation.js:1097
msgid "## 12-Bits"
msgstr "## 12-Bits"

#: translation.js:1098
msgid "## 15-Bits"
msgstr "## 15-Bits"

#: translation.js:1099
msgid "## 16-Bits"
msgstr "## 16-Bits"

#: translation.js:1100
msgid "## 20-Bits"
msgstr "## 20-Bits"

#: translation.js:1101
msgid "## 23-Bits"
msgstr "## 23-Bits"

#: translation.js:1102
msgid "## 24-Bits"
msgstr "## 24-Bits"

#: translation.js:1103
msgid "## 27-Bits"
msgstr "## 27-Bits"

#: translation.js:1104
msgid "## 28-Bits"
msgstr "## 28-Bits"

#: translation.js:1105
msgid "## 31-Bits"
msgstr "## 31-Bits"

#: translation.js:1106
msgid "## 32-Bits"
msgstr "## 32-Bits"

#: translation.js:1107
msgid "## UINT16"
msgstr "## UINT16"

#: translation.js:1108
msgid "## 22-Bits"
msgstr "## 22-Bits"

#: translation.js:1109
msgid "## 17-Bits"
msgstr "## 17-Bits"

#: translation.js:1110
msgid "## 29-Bits"
msgstr "## 29-Bits"

#: translation.js:1111
msgid "## 64-Bits"
msgstr "## 64-Bits"

#: translation.js:1112 translation.js:1124 translation.js:1133
#: translation.js:1140 translation.js:1144 translation.js:1148
#: translation.js:1161 translation.js:1164
msgid "Alhambra-II"
msgstr "Alhambra-II"

#: translation.js:1113
msgid "01-Bus2-Split-all"
msgstr "01-Bus2-Split-all"

#: translation.js:1114
msgid ""
"# Example: Using the Bus2-Split-all block\n"
"\n"
"The buttons SW2 and SW1 are read in a 2-bits bus. This bus is split into its "
"two bits and  \n"
"shown on two independent LEDs"
msgstr ""
"# Ejemplo: Usando el bloque Bus-Split-all\n"
"\n"
"Los botones SW2 y SW1 se leen a través de un bus de 2 bits. Este bus se "
"divide en sus dos bits y  \n"
"se muestran en dos LEDs independientes"

#: translation.js:1115
msgid "Bus-2 Split-all"
msgstr "Bus-2 Split-all"

#: translation.js:1116
msgid "2 bits Input BUS"
msgstr "Entrada de BUS de 2 bits"

#: translation.js:1117
msgid "MSB bit"
msgstr "MSB bit"

#: translation.js:1118
msgid "LSB bit"
msgstr "LSB bit"

#: translation.js:1119
msgid "02-Split-1-4"
msgstr "02-Split-1-4"

#: translation.js:1120
msgid ""
"# Example: Using the Split-1-4 block\n"
"\n"
"The 5-bits constant is split into its Most Significant bit and the 4 Less "
"Significant bits.  \n"
"Both sub-buses are shown on the LED7 and LEDs 0,1,2 and 3 respectivelly"
msgstr ""
"# Ejemplo: Usando un bloque Split-1-4\n"
"\n"
"La constante de 5 bits se divide en su bit más significativo y los 4 bits "
"menos significativos.  \n"
"Ambos sub-buses se muestran en los LEDs 7 y LEDs 0,1,2 y 3 respectivamente"

#: translation.js:1121
msgid "5 bits Input BUS"
msgstr "Bus de entrada de 5 bits"

#: translation.js:1122
msgid "LSB bits"
msgstr "LSB bits"

#: translation.js:1123
msgid "5-bits constant"
msgstr "Constante de 5 bits"

#: translation.js:1125
msgid "01-Bus2-Join-all"
msgstr "01-Bus2-Join-all"

#: translation.js:1126
msgid ""
"# Example: Using the Bus2-Join-all block\n"
"\n"
"The state of buttons SW1 and SW2 are inserted into a 2-bits bus and then "
"shown on LEDs 0 and 7"
msgstr ""
"# Ejemplo: Usando el bloque Bus2-Join-all\n"
"\n"
"El estado de los botones SW1 y SW2 se introducen en un bus de 2 bits y luego "
"se muestran en los LEDs 0 y 7"

#: translation.js:1127
msgid "Bus-2 Join-all"
msgstr "Bus-2 Join-all"

#: translation.js:1128
msgid "2 bits Output BUS"
msgstr "Bus de salida de 2 bits"

#: translation.js:1129
msgid "02-Join-1-4"
msgstr "02-Join-1-4"

#: translation.js:1130
msgid ""
"# Example: Using the Join-1-4 block\n"
"\n"
"A generic 4-bits constant and the SW1 button are joined together into a 5-"
"bits BUS and it is shown  \n"
"on 5 LEDs"
msgstr ""
"# Ejemplo: Usando el bloque Join-1-4\n"
"\n"
"Una constante de 4 bits y el botón SW1 se juntan en un bus de 5-bits y se "
"muestran  \n"
"en 5 LEDs"

#: translation.js:1131
msgid "4 bits Input BUS"
msgstr "Bus de entrada de 4 bits"

#: translation.js:1132
msgid "4-bits constant"
msgstr "Constante de 4 bits"

#: translation.js:1134
msgid "01-Bus-2-button-leds"
msgstr "01-Bus-2-button-leds"

#: translation.js:1135
msgid "# Example: Bus-2: Connection of two buses"
msgstr "# Ejemplo: Bus-2: Conexión de dos buses"

#: translation.js:1136
msgid "2-bits input bus"
msgstr "Bus de entrada de 2 bits"

#: translation.js:1137
msgid "2-bits Bus block"
msgstr "Block de Bus de 2 bits"

#: translation.js:1138
msgid "2-bits output bus"
msgstr "Bus de salida de 2 bits"

#: translation.js:1139
msgid ""
"**NOTE**: This is just an example of use of the Bus-2 block. But the "
"connection  \n"
"between the two buttons and the LEDs can be done directly, without using  \n"
"the 2-Bus block"
msgstr ""
"**NOTA**: Este es sólo un ejemplo de uso del bloque Bus-2. Pero la "
"conexión \n"
"entre los dos botones y los LEDs se pueden hacer directamente, sin usar  \n"
"el bloque Bus-2"

#: translation.js:1141
msgid "01-button-LEDs"
msgstr "01-button-LEDs"

#: translation.js:1142
msgid ""
"# Example: Turning on 8 LEDs with one button\n"
"\n"
"When the button SW1 is pressed, the 8 LEDs are turned on"
msgstr ""
"# Ejemplo: Encendiendo 8 LEDs con un botón\n"
"\n"
"Cuando el botón SW1  se aprieta,  se encienden los 8 LEDs"

#: translation.js:1143
msgid "Copy-8 Block"
msgstr "Bloque Copy-8"

#: translation.js:1145
msgid "01-sign-LED"
msgstr "01-sign-LED"

#: translation.js:1146
msgid ""
"# Example: Displaying the sign bit on a LED\n"
"\n"
"The Sign of a number is shown on an LED"
msgstr ""
"# Ejemplo: Mostrando el bit de signo en un LED\n"
"\n"
"El signo de un número se muestra en un LED"

#: translation.js:1147
msgid "Sign-int8 Block"
msgstr "Bloque Sign-int8"

#: translation.js:1149
msgid "01-Manual-testing"
msgstr "01-Manual-testing"

#: translation.js:1150
msgid "Configurable buttons (pull-up on/off. Not on/off) with tic output"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:1151
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input. Block implementation"
msgstr ""
"Detector de flanco de subida. Se genera un pulso de 1 ciclo cuando se "
"detecta un flanco de subida en la entrada. Implementación con bloques"

#: translation.js:1152
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""
"Biestable D del sistema. Captura el data en cada ciclo del sistema. "
"Implementación en verilog"

#: translation.js:1153
msgid ""
"Valor genérico constante, de 1 bits. Su valor se introduce como parámetro. "
"Por defecto vale 0"
msgstr ""
"Valor genérico constante, de 1 bits. Su valor se introduce como parámetro. "
"Por defecto vale 0"

#: translation.js:1154
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input. Block implementation"
msgstr ""
"Detector de flancos. Se genera un pulso de un ciclo cuando se detecta un "
"flanco de subida o de bajada en la entrada. Implementación con bloques"

#: translation.js:1155
msgid "DFF. D Flip-flop. Verilog implementation"
msgstr "Biestable D (Implementación en Verilog)"

#: translation.js:1156
msgid ""
"16-Sys-reg-rst: 16 bits system register with reset. Verilog implementation"
msgstr ""
"Reg-16-verilog: Registro de 16 bits con entradas de load. Implementación en "
"Verilog"

#: translation.js:1157
msgid ""
"Sync-x01: 1-bit input with the system clock domain (Verilog implementation)"
msgstr ""
"Sync-x01: Sincronizar una entrada de un bit con el dominio del reloj del "
"sistema (Implementacion en verilog)"

#: translation.js:1158
msgid "# Example: Displaying the two buttons on the LEDs\n"
msgstr "# Ejemplo: Mostrando los dos botones en los LEDs\n"

#: translation.js:1159
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D (sistema)  \n"
"\n"
"El dato de entrada se almacena en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:1160
msgid "Not connected"
msgstr "No conectado"

#: translation.js:1162
msgid "01-Reversal-4-bits"
msgstr "01-Reversal-4-bits"

#: translation.js:1163
msgid "Reversal-4"
msgstr "Reversal-4"

#: translation.js:1165
msgid "01-Shift-right-1-bus4"
msgstr "01-Shift-right-1-bus4"

#: translation.js:1166
msgid "Bus-4-shift-right-1"
msgstr "Bus-4-shift-right-1"

#: translation.js:1167
msgid ""
"## Bus-4 Shift right example\n"
"\n"
"Shift a 4-bits number 1 bit to the right.  \n"
"The result is shown on the LEDs"
msgstr ""
"# Bus-4 Shift right: Ejemplos\n"
"\n"
"Desplazar 1 bit a la derecha un número de 4bits.  \n"
"El resultado se muestra en los LEDs"

#: translation.js:1168
msgid ""
"Number to shift 1 bit  \n"
"to the right"
msgstr ""
"Número a desplazar 1 bit  \n"
"a la derecha"

#: translation.js:1169
msgid ""
"Insert 0 as the  \n"
"MSB "
msgstr ""
"Insertar 0 como  \n"
"el bit de mayor peso "

#: translation.js:1170
msgid ""
"Display the shifted  \n"
"number on the LEDs"
msgstr ""
"Mostrar el número  \n"
"desplazado en los LEDs"

#~ msgid "TESTs"
#~ msgstr "TESTs"

#~ msgid "01-manual-btn-leds"
#~ msgstr "01-manual-btn-leds"

#~ msgid ""
#~ "# Copy-2: Manual testing with one pushbutton and two LEDs\n"
#~ "\n"
#~ "When the button is pressed, the Two LEDs are turned on"
#~ msgstr ""
#~ "# Copy-2: Prueba manual con un botón y dos LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid ""
#~ "# Copy-3: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-3: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid ""
#~ "# Copy-4: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-4: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "# Copy-5: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-5: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "# Copy-6: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-6: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "# Copy-7: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-7: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "# Copy-8: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-8: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
#~ "the byte to display "
#~ msgstr ""
#~ "Display16-8: Mostrar un valor de 16 bits en los 8 LEDs. La entrada sel "
#~ "selecciona el byte a mostrar "

#~ msgid ""
#~ "System TFF with toggle input: It toogles on every system cycle if the "
#~ "input is active"
#~ msgstr ""
#~ "Biestable T del sistema con entrada de cambio: Cambia en cada ciclo del "
#~ "sistema si la entrada está activa"

#~ msgid "Reg: 1-Bit register"
#~ msgstr "Reg: Registro de 1-Bit"

#~ msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
#~ msgstr "Multiplexor 2-1 (Canales de 1 bit). Versión invertida"

#~ msgid "2-to-1 Multplexer (1-bit channels)"
#~ msgstr "Multiplexor 2-1 (Canales de 1 bit)"

#~ msgid "2-to-1 Multplexer (8-bit channels)"
#~ msgstr "Multiplexor 2-1 (Canales de 8 bits)"

#~ msgid "2-to-1 Multplexer (4-bit channels)"
#~ msgstr "Multiplexor 2-1 (Canales de 4 bits)"

#~ msgid ""
#~ "# Copy-9: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-9: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "Byte 0  \n"
#~ "(least significant)  "
#~ msgstr ""
#~ "Byte 0  \n"
#~ "(Menos significativo)  "

#~ msgid "Mux 2-1"
#~ msgstr "Mux 2-1"

#~ msgid ""
#~ "D Flip-flip\n"
#~ "(System)"
#~ msgstr ""
#~ "Biestable D\n"
#~ "(Sistema)"

#~ msgid "Channel B"
#~ msgstr "Canal B"

#~ msgid "Channel A"
#~ msgstr "Canal A"

#~ msgid ""
#~ "# Copy-10: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-10: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid ""
#~ "# Copy-11: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-11: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid ""
#~ "# Copy-12: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-12: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid ""
#~ "# Copy-16: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-16: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
#~ "the byte to display "
#~ msgstr ""
#~ "Display32-8: Mostrar un valor de 32 bits en 8 LEDs. La entrada sel "
#~ "selecciona el byte a mostrar "

#~ msgid "4-to-1 Multplexer (8-bit channels)"
#~ msgstr "Multiplexor 4-1 (Canales de 8 bits)"

#~ msgid "Counter-x02: 2-bits counter"
#~ msgstr "Counter-x02: Contador de 2 bits"

#~ msgid "Generic component with clk input"
#~ msgstr "Componente genérico con entrada clk"

#~ msgid "Inc1-2bit: Increment a 2-bits number by one"
#~ msgstr "Inc1-2bit: Incrementar un número de 2 bits en uno"

#~ msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
#~ msgstr ""
#~ "AdderK-2bit: Sumador de un operando de 2 bits y una constante de 2 bits"

#~ msgid "Adder-2bits: Adder of two operands of 2 bits"
#~ msgstr "Adder-2bits: Sumador de dos operandos de 2 bits"

#~ msgid "OR-BUS2: OR gate with 2-bits bus input"
#~ msgstr "OR-BUS2: Puerta OR de 2 bits de entrada"

#~ msgid ""
#~ "# Copy-20: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-20: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid ""
#~ "# Copy-24: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-24: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "# Copy-28: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-28: Prueba manual con un botón y  LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los LEDs"

#~ msgid ""
#~ "# Copy-32: Manual testing with one pushbutton and LEDs\n"
#~ "\n"
#~ "When the button is pressed, the LEDs are turned on"
#~ msgstr ""
#~ "# Copy-32: Prueba manual con un botón y LEDs  \n"
#~ "\n"
#~ "Cuando el botón se aprieta se encienden los dos LEDs"

#~ msgid "01-manual-btns-leds"
#~ msgstr "01-manual-btns-leds"

#~ msgid ""
#~ "# Bus2-Join-all: Manual testing with two pushbuttons and an two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turn on"
#~ msgstr ""
#~ "# Bus2-Join-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende"

#~ msgid "Constant bit 1"
#~ msgstr "Bit constante 1"

#~ msgid ""
#~ "# Bus3-Join-1-2: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus3-Join-1-2: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus3-Join-2-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus3-Join-2-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus3-Join-all: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LED2 is on"
#~ msgstr ""
#~ "# Bus3-Join-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "El LED2 se enciende"

#~ msgid "2bits constant value: 3"
#~ msgstr "Valor constante 3 de 2 bits"

#~ msgid ""
#~ "# Bus4-Join-1-3: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus4-Join-1-3: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus4-Join-3-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus4-Join-3-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus4-Join-all: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LED2 and LED3 are on"
#~ msgstr ""
#~ "# Bus4-Join-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2 y 3 se encienden"

#~ msgid ""
#~ "# Bus4-Join-half: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus4-Join-half: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus5-Join-1-4: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 4 and 0 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LED2 and LED3 are on"
#~ msgstr ""
#~ "# Bus5-Join-1-4: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 4 y 0 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2 y 3 se encienden"

#~ msgid ""
#~ "# Bus5-Join-2-3: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus5-Join-2-3: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus5-Join-3-2: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus5-Join-3-2: Prueba manual\n"
#~ "\n"

#~ msgid "3bits constant value: 7"
#~ msgstr "Valor constante 7 de 3 bits"

#~ msgid "# Bus5-Join-4-1: Manual testing\n"
#~ msgstr ""
#~ "# Bus5-Join-4-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus5-Join-all: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LED2 and LED3 are on"
#~ msgstr ""
#~ "# Bus5-Join-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2 y 3 se encienden"

#~ msgid ""
#~ "# Bus6-Join-1-5: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 5 and 0 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LED2 and LED3 are on"
#~ msgstr ""
#~ "# Bus6-Join-1-5: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 5 y 0 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2 y 3 se encienden"

#~ msgid ""
#~ "# Bus6-Join-4-2: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus6-Join-4-2: Prueba manual\n"
#~ "\n"

#~ msgid "4bits constant value: 15 (0xF in hexadecimal)"
#~ msgstr "Valor constante 15 (0xF en hexadecimal) de 4 bits"

#~ msgid ""
#~ "# Bus6-Join-5-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus6-Join-5-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus6-Join-half: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus6-Join-half: Prueba manual\n"
#~ "\n"

#~ msgid "Alhambr-II"
#~ msgstr "Alhambra-II"

#~ msgid ""
#~ "# Bus7-Join-1-6: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 6 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-5 are on"
#~ msgstr ""
#~ "# Bus7-Join-1-6: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 6 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-5 se encienden"

#~ msgid "01-manual-constant-leds"
#~ msgstr "01-manual-constant-leds"

#~ msgid "# Bus7-Join-2-5: Manual testing \n"
#~ msgstr ""
#~ "# Bus7-Join-2-5: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus7-Join-3-4: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 6 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-5 are on"
#~ msgstr ""
#~ "# Bus7-Join-3-4: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 6 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-5 se encienden"

#~ msgid ""
#~ "# Bus7-Join-4-3: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 6 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-5 are on"
#~ msgstr ""
#~ "# Bus7-Join-4-3: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 6 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-5 se encienden"

#~ msgid "# Bus7-Join-5-2: Manual testing \n"
#~ msgstr ""
#~ "# Bus7-Join-5-2: Prueba manual\n"
#~ "\n"

#~ msgid "# Bus7-Join-6-1: Manual testing \n"
#~ msgstr ""
#~ "# Bus7-Join-6-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus7-Join-all: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-6 are on"
#~ msgstr ""
#~ "# Bus7-Join-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-6 se encienden"

#~ msgid ""
#~ "# Bus8-Join-1-7: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 7 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 1-6 are on"
#~ msgstr ""
#~ "# Bus8-Join-1-7: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 7 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 1-6 se encienden"

#~ msgid ""
#~ "# Bus8-Join-2-6: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus8-Join-2-6: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus8-Join-3-5: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 7 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-6 are on"
#~ msgstr ""
#~ "# Bus8-Join-3-5: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 7 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-6 se encienden"

#~ msgid ""
#~ "# Bus8-Join-5-3: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 7 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-6 are on"
#~ msgstr ""
#~ "# Bus8-Join-5-3: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 7 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-6 se encienden"

#~ msgid ""
#~ "# Bus8-Join-7-1: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 7 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 1-6 are on"
#~ msgstr ""
#~ "# Bus8-Join-1-7: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 7 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 1-6 se encienden"

#~ msgid ""
#~ "# Bus8-Join-all: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-7 are on"
#~ msgstr ""
#~ "# Bus8-Join-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-7 se encienden"

#~ msgid ""
#~ "# Bus8-Join-half: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 7 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-6 are on"
#~ msgstr ""
#~ "# Bus8-Join-half: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 7 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-6 se encienden"

#~ msgid ""
#~ "# Bus8-Join-quarter: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 7 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turned on  \n"
#~ "The LEDs 2-6 are on"
#~ msgstr ""
#~ "# Bus8-Join-quarter: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 7 respectivamente  \n"
#~ "Cuando los botones se aprietan, el LED correspondiente se enciende\n"
#~ "Los LEDs 2-6 se encienden"

#~ msgid ""
#~ "## Bus-09-bits Join-1-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-09-bits Join-1-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus10-Join-2-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus10-Join-2-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus11-Join-3-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus11-Join-3-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus12-Join-one-1-11: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus12-Join-1-11: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus12-Join-4-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus12-Join-4-8: Prueba manual\n"
#~ "\n"

#~ msgid "Counter-x01: 1-bit counter"
#~ msgstr "Counter-x01: Contador de 1 bit"

#~ msgid ""
#~ "# Bus12-Join-one-forth: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus12-Join-one-forth: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus12-Join-one-third: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus12-Join-one-third: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus15-Join-5-10: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus15-Join-5-10: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus15-Join-7-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus15-Join-7-8: Prueba manual\n"
#~ "\n"

#~ msgid "Join-1-15"
#~ msgstr "Join-1-15"

#~ msgid "Join-15-1"
#~ msgstr "Join-15-1"

#~ msgid "Join-4-12"
#~ msgstr "Join-4-12"

#~ msgid "Join-7-9"
#~ msgstr "Join-7-9"

#~ msgid ""
#~ "# Bus16-Join-1-15: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus6-Join-1-15: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus16-Join-15-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus6-Join-15-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus16-Join-4-12: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus16-Join-4-12: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus16-Join-7-9: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus16-Join-7-9: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus16-Join-half: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus16-Join-half: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus16-Join-quarter: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus16-Join-quarter: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus19-Join-3-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus19-Join-3-8-8: Prueba manual\n"
#~ "\n"

#~ msgid "Generic: 19-bits generic constant"
#~ msgstr "Generic: Constante genérica de 19-bits"

#~ msgid ""
#~ "# Bus20-Join-1-19: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus20-Join-1-19: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus20-Join-4-16: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus20-Join-4-16: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus20-Join-4-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus20-Join-4-8-8: Prueba manual\n"
#~ "\n"

#~ msgid "01-manual-testing"
#~ msgstr "01-manual-testing"

#~ msgid "Generic: 22-bits generic constant"
#~ msgstr "Generic: Constante genérica de 22-bits"

#~ msgid ""
#~ "# Bus22-Join-10-22: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus22-Join-10-22: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus23-Join-7-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus23-Join-7-8-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus24-Join-8-16: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus24-Join-8-16: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "Display24-8: Display a 24-bits value on  8-LEDs. The sel input selects "
#~ "the byte to display "
#~ msgstr ""
#~ "Display24-8: Mostrar un valor de 24 bits en 8 LEDs. La entrada sel "
#~ "selecciona el byte a mostrar "

#~ msgid "Counter-M-x02: 2-bits M module counter"
#~ msgstr "Counter-M-x02: Contador módulo M de 2 bits"

#~ msgid "Comp2-2bit: Comparator of two 2-bit numbers"
#~ msgstr "Comp2-2-bit: Comparador de dos números de 2 bits"

#~ msgid "Comp2-1bit: Comparator of two 1-bit numbers"
#~ msgstr "Comp2-1-bit: Comparador de dos números de 1 bit"

#~ msgid "reg-rst-2-bits:  2-bits register with reset"
#~ msgstr "reg-rst-2-bits:  Registro de 2 bits con reset"

#~ msgid "1-bit-Reg-rst: 1-Bit register with reset"
#~ msgstr "1-bit-Reg-rst: Registro de 1-bit con reset"

#~ msgid ""
#~ "# Bus24-Join-half: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus24-Join-half: Prueba manual\n"
#~ "\n"

#~ msgid "2-bits Comparator"
#~ msgstr "Comparador de 2-bits"

#~ msgid ""
#~ "Maximum count  \n"
#~ "reached"
#~ msgstr ""
#~ "Cuenta máxima  \n"
#~ "alcanzada"

#~ msgid "2-bits register"
#~ msgstr "Registro de 2 bits"

#~ msgid ""
#~ "If the max count is reached  \n"
#~ "and the cnt tic is received,  \n"
#~ "the register is reset to 0"
#~ msgstr ""
#~ "Si se alcanza la cuenta máxima  \n"
#~ "y se recibe un tic en cnt,  \n"
#~ "el registro se inicializa a 0"

#~ msgid "A"
#~ msgstr "A"

#~ msgid "B"
#~ msgstr "B"

#~ msgid ""
#~ "# Bus24-Join-one-third: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus24-Join-one-third: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus27-Join-3-8-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus27-Join-3-8-8-8: Prueba manual\n"
#~ "\n"

#~ msgid "Generic: 24-bits generic constant"
#~ msgstr "Generic: Constante genérica de 24-bits"

#~ msgid ""
#~ "# Bus28-Join-4-24: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus28-Join-4-24: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus28-Join-4-8-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus28-Join-4-8-8-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus31-Join-7-8-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus31-Join-7-8-8-8: Prueba manual\n"
#~ "\n"

#~ msgid "Join-1-31"
#~ msgstr "Join-1-31"

#~ msgid "Join-8-24"
#~ msgstr "Join-8-24"

#~ msgid "Generic: 31-bits generic constant"
#~ msgstr "Generic: Constante genérica de 31-bits"

#~ msgid ""
#~ "# Bus32-Join-31-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-31-1: Prueba manual\n"
#~ "\n"

#~ msgid "Generic: 17-bits generic constant"
#~ msgstr "Generic: Constante genérica de 17-bits"

#~ msgid ""
#~ "# Bus32-Join-17-15: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-17-15: Prueba manual\n"
#~ "\n"

#~ msgid "Generic: 29-bits generic constant"
#~ msgstr "Generic: Constante genérica de 29-bits"

#~ msgid ""
#~ "# Bus32-Join-29-3: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-29-3: Prueba manual\n"
#~ "\n"

#~ msgid "2bits constant value: 1"
#~ msgstr "Valor constante de 2 bits: 1"

#~ msgid ""
#~ "# Bus32-Join-30-2: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-30-2: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus32-Join-8-24: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-8-24: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus32-Join-half: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-half: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus32-Join-quarter: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus32-Join-quarter: Prueba manual\n"
#~ "\n"

#~ msgid "05-Bits"
#~ msgstr "05-Bits"

#, fuzzy
#~ msgid "2x8-Bits"
#~ msgstr "08-Bits"

#, fuzzy
#~ msgid "4x8-Bits"
#~ msgstr "08-Bits"

#~ msgid "## Reversal test"
#~ msgstr "## Prueba de Inversión"

#~ msgid "Generic: 32-bits generic constant"
#~ msgstr "Generic: Constante genérica de 32-bits"

#~ msgid "02-bits"
#~ msgstr "02-bits"

#~ msgid "03-bits"
#~ msgstr "03-bits"

#~ msgid "04-bits"
#~ msgstr "04-bits"

#~ msgid "08-bits"
#~ msgstr "08-bits"

#~ msgid "16-bits"
#~ msgstr "16-bits"

#~ msgid "32-bits"
#~ msgstr "32-bits"

#~ msgid "## BUS-2-Shift-Left-1: Manual testing"
#~ msgstr "# BUS-2-Shift-Left-1: Prueba manual"

#~ msgid ""
#~ "Reg-3-verilog: 3 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-3-verilog: Registro de 3 bits con entradas de load. Implementación en "
#~ "Verilog"

#~ msgid "## BUS-3-Shift-Left-1: Manual testing"
#~ msgstr "# BUS-3-Shift-Left-1: Prueba manual"

#~ msgid ""
#~ "Reg-4-verilog: 4 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-4-verilog: Registro de 4 bits con entradas de load. Implementación en "
#~ "Verilog"

#~ msgid "## BUS-4-Shift-Left-1: Manual testing"
#~ msgstr "# BUS-4-Shift-Left-1: Prueba manual"

#~ msgid ""
#~ "Reg-8-verilog: 8 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-8-verilog: Registro de 8 bits con entradas de load. Implementación en "
#~ "Verilog"

#~ msgid "## BUS-8-Shift-Left-1: Manual testing"
#~ msgstr "# BUS-8-Shift-Left-1: Prueba manual"

#~ msgid "## BUS-16-Shift-Left-1: Manual testing"
#~ msgstr "# BUS-16-Shift-Left-1: Prueba manual"

#~ msgid ""
#~ "Reg-03-verilog: 32 bits Register with load input. Verilog implementation"
#~ msgstr ""
#~ "Reg-03-verilog: Registro de 32 bits con entradas de load. Implementación "
#~ "en Verilog"

#~ msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with in"
#~ msgstr ""
#~ "SR1: Desplazar un valor de 2-bits un bit a la derecha. MSB se rellena con "
#~ "in"

#~ msgid "# 3-bits Shift Right: Manual testing"
#~ msgstr "# 3-bits Shift Right: Prueba manual"

#~ msgid "# 4-bits Shift Right: Manual testing"
#~ msgstr "# 4-bits Shift Right: Prueba manual"

#~ msgid "# 8-bits Shift Right: Manual testing"
#~ msgstr "# 8-bits Shift Right: Prueba manual"

#~ msgid "# 16-bits Shift Right: Manual testing"
#~ msgstr "# 16-bits Shift Right: Prueba manual"

#~ msgid "# 32-bits Shift Right: Manual testing"
#~ msgstr "# 32-bits Shift Right: Prueba manual"

#~ msgid "Sign-02Bits"
#~ msgstr "Sign-02Bits"

#~ msgid "Sign-03Bits"
#~ msgstr "Sign-03Bits"

#~ msgid "Sign-04Bits"
#~ msgstr "Sign-04Bits"

#~ msgid "Sign-05Bits"
#~ msgstr "Sign-05Bits"

#~ msgid "Sign-06Bits"
#~ msgstr "Sign-06Bits"

#~ msgid "Sign-07Bits"
#~ msgstr "Sign-07Bits"

#~ msgid "Sign-08Bits"
#~ msgstr "Sign-08Bits"

#~ msgid "Sign-12Bits"
#~ msgstr "Sign-12Bits"

#~ msgid "Sign-16Bits"
#~ msgstr "Sign-16Bits"

#~ msgid "Sign-20Bits"
#~ msgstr "Sign-20Bits"

#~ msgid "Sign-32Bits"
#~ msgstr "Sign-32Bits"

#~ msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 2 bits). Implementación en verilog"

#~ msgid ""
#~ "# 2-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-2bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (3-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 3 bit). Implementación en verilog"

#~ msgid ""
#~ "# 3-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-3bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 4 bit). Implementación en verilog"

#~ msgid ""
#~ "# 4-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-4bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (5-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 5 bit). Implementación en verilog"

#~ msgid ""
#~ "# 5-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-5bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (6-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 6 bit). Implementación en verilog"

#~ msgid ""
#~ "# 6-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-6bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (7-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 7 bit). Implementación en verilog"

#~ msgid ""
#~ "# 7-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-7bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 8 bit). Implementación en verilog"

#~ msgid ""
#~ "# 8-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-8bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (12-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 12 bit). Implementación en verilog"

#~ msgid ""
#~ "# 12-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-12bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 16 bit). Implementación en verilog"

#~ msgid ""
#~ "# 16-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-16bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (20-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 20 bit). Implementación en verilog"

#~ msgid "Generic: 20-bits generic constant"
#~ msgstr "Generic: Constante genérica de 20-bits"

#~ msgid ""
#~ "# 20-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-20bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
#~ msgstr "Multiplexor 2-1 (Canales de 32 bit). Implementación en verilog"

#~ msgid ""
#~ "# 32-bits sign Test: Displaying the sign bit on a LED\n"
#~ "\n"
#~ "The Sign of a number is shown on an LED"
#~ msgstr ""
#~ "# Prueba de Sign-32bits: Mostrando el bit de signo en un LED\n"
#~ "\n"
#~ "El signo de un número se muestra en un LED"

#~ msgid ""
#~ "# Bus2-Split-all: Manual testing with two pushbuttons and an two LEDs\n"
#~ "\n"
#~ "The buttons SW1 and SW2 are connected to the LEDs 0 and 1 "
#~ "respectivelly  \n"
#~ "When the buttons are pressed, the corresponding LED is turn on"
#~ msgstr ""
#~ "# Bus2-Split-all: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprieta, el LED correspondiente se enciende"

#~ msgid ""
#~ "# Bus3-Split-1-2: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus3-Split-1-2: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus3-Split-2-1: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus3-Split-2-1: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus3-Split-all: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus3-Split-all: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus4-Split-1-3: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus4-Split-1-3: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus4-Split-3-1: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus4-Split-3-1: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus4-Split-all: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus4-Split-all: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus4-Split-half: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus4-Split-half: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus5-Split-1-4: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus5-Split-1-4: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus5-Split-2-3: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus5-Split-2-3: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus5-Split-3-2: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus5-Split-3-2: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus5-Split-4-1: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus5-Split-4-1: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus5-Split-all: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus5-Split-all: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "01-manual-test"
#~ msgstr "01-manual-test"

#~ msgid ""
#~ "# Bus6-Split-1-5: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus6-Split-1-5: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus6-Split-2-4: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus6-Split-2-4: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "# Bus6-Split-4-2: Manual testing\n"
#~ msgstr ""
#~ "# Bus6-Join-4-2: Prueba manual\n"
#~ "\n"

#~ msgid "# Bus6-Split-5-1: Manual testing\n"
#~ msgstr ""
#~ "# Bus6-Join-5-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus6-Split-all: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus6-Split-all: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "# Bus6-Split-half: Manual testing\n"
#~ msgstr ""
#~ "# Bus6-Split-half: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus7-Split-1-6: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus7-Split-1-6: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus7-Split-2-5: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus7-Split-2-5: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus7-Split-3-4: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus7-Split-3-4: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus7-Split-4-3: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus7-Split-4-3: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus7-Split-5-2: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus7-Split-5-2: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus7-Split-all: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus7-Split-all: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-1-7: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus8-Split-1-7: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "Bus8-Split-2-6: Split the 8-bits bus into two buses of 2 and 6 wires"
#~ msgstr "Bus8-Split-2-6: Separar un bus de 8 bits en dos buses de 2 y 6 bits"

#~ msgid ""
#~ "# Bus8-Split-2-6: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus3-Split-2-6: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-3-5: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus3-Split-3-5: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-5-3: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus8-Split-5-3: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-6-2: Manual testing\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus8-Split-6-2: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-7-1: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus8-Split-7-1: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-all: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus8-Split-all: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-half: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus3-Split-half: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus8-Split-quarter: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus8-Split-quarter: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "## Bus-09-bits Split-1-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-09-bits Split-1-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Bus-09-bits Join-8-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-09-bits Join-8-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus10-Split-2-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus10-Split-2-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus11-Split-3-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# Bus11-Split-3-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# Bus12-Split-1-11: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus 12-Split-1-11: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus12-Split-4-8: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus 12-Split-4-8: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "# Bus12-Split-one-third: Manual testing with a constant and LEDs\n"
#~ "\n"
#~ "The value of the constant is shown on the LEDs"
#~ msgstr ""
#~ "# Bus12-Split-one-third: Prueba manual con una constante y LEDs  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "Manual-testing"
#~ msgstr "Manual-testing"

#~ msgid ""
#~ "## Bus-15: Split-5-10: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-15-bits Split-5-10: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Bus-15: Split-7-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-15-bits Split-7-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Bus-16: Split-1-11: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-16: Split-1-11: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Bus-16: Split-15-1: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-16-bits Split-15-1: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Bus-16: Split-half: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-16-bits Split-half: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Split16-quarter: Manual testing\n"
#~ "\n"
#~ "The value is shown in 8 LEDs. Initially only the less significant  \n"
#~ "bits. When the button is pressed, the Upper bits are displayed"
#~ msgstr ""
#~ "## Split16-quarter: Prueba manual\n"
#~ "\n"
#~ "El valor se muestra en los 8 LEDs. Inicialmente solo los bits  \n"
#~ "menos sigfnificativos. cuando se aprieta el botón se muestran los "
#~ "superiores"

#~ msgid ""
#~ "## Bus17-Split-1-16: Manual testing\n"
#~ "\n"
#~ "The 17-bit constnat is shown on the LEDs"
#~ msgstr ""
#~ "# Bus17-Split-1-16: Prueba manual\n"
#~ "\n"
#~ "La constante de 17-bits se muestra en los LEDs"

#~ msgid ""
#~ "## Bus-19: Split-3-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-19-bits Split-3-8-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## Bus20-Split-1-19: Manual testing\n"
#~ "\n"
#~ "The 20-bits constants is displayed on the 8 LEDs. "
#~ msgstr ""
#~ "# Bus20-Split-1-19: Prueba manual  \n"
#~ "\n"
#~ "La constante de 20-bits se muestra en los 8 LEDs "

#~ msgid ""
#~ "Values for testing:  \n"
#~ "0-FFFFF"
#~ msgstr ""
#~ "Valores para probar:  \n"
#~ "0-FFFFF"

#~ msgid ""
#~ "## Bus20-Split-12-8: Manual testing\n"
#~ "\n"
#~ "The 20-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 4 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## Bus 20 Split-12-8: Prueba manual\n"
#~ "\n"
#~ "La constante de 20-bits se muestra en los 8 LEDs. Cuando el botón sw1  \n"
#~ "se aprieta los 4 bits más significativos se muestran. El botón sw2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 bits de en medio"

#~ msgid ""
#~ "## Bus20-Split-4-16: Manual testing\n"
#~ "\n"
#~ "The 20-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 4 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## Bus 20 Split-4-16: Prueba manual\n"
#~ "\n"
#~ "La constante de 20-bits se muestra en los 8 LEDs. Cuando el botón sw1  \n"
#~ "se aprieta los 4 bits más significativos se muestran. El botón sw2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 bits de en medio"

#~ msgid ""
#~ "## Bus20-Split-4-8-8: Manual testing\n"
#~ "\n"
#~ "The 20-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# Bus20-Split-4-8-8: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "## BUS22-split-16-6: Manual testing\n"
#~ "\n"
#~ "The 22-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# Bus22-Split-16-6: Prueba manual  \n"
#~ "\n"
#~ "La constante de 22-bits se muestra en los 8 LEDs"

#~ msgid ""
#~ "## BUS24-split-16-8: Manual testing\n"
#~ "\n"
#~ "The 24-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## Bus 24 Split-16-8: Prueba manual\n"
#~ "\n"
#~ "La constante de 24-bits se muestra en los 8 LEDs. Cuando el botón sw1  \n"
#~ "se aprieta los 8 bits más significativos se muestran. El botón sw2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 bits de en medio"

#~ msgid ""
#~ "Values for testing:  \n"
#~ "0-FFFFFF"
#~ msgstr ""
#~ "Valores para probar:  \n"
#~ "0-FFFFFF"

#~ msgid ""
#~ "## BUS24-split-8-16: Manual testing\n"
#~ "\n"
#~ "The 24-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## Bus 24 Split-8-16: Prueba manual\n"
#~ "\n"
#~ "La constante de 24-bits se muestra en los 8 LEDs. Cuando el botón sw1  \n"
#~ "se aprieta los 8 bits más significativos se muestran. El botón sw2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 bits de en medio"

#~ msgid ""
#~ "## Bus 24 Split one third: Manual testing\n"
#~ "\n"
#~ "The 24-bits constant is displayed on the 8 LEDs. The sw1 is used for  \n"
#~ "displaying the lower, middle and higer segments of the constant on the "
#~ "LEDs"
#~ msgstr ""
#~ "## Bus 24 Split-one-third: Prueba manual\n"
#~ "\n"
#~ "La constante de 24-bits se muestra en los 8 LEDs. El boton sw1 se use "
#~ "para  \n"
#~ "mostrar el byte inferior, de enmedio y superior de la constante en los "
#~ "LEDs"

#~ msgid "Generic: 27-bits generic constant"
#~ msgstr "Generic: Constante genérica de 17-bits"

#~ msgid ""
#~ "## Bus-27-Split-3-8-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-27-bits Split-3-8-8-8: Prueba manual\n"
#~ "\n"

#~ msgid "Generic: 28-bits generic constant"
#~ msgstr "Generic: Constante genérica de 28-bits"

#~ msgid ""
#~ "## Bus 28 Split-20-8: Manual testing\n"
#~ "\n"
#~ "The 28-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## Bus 28 Split-20-8: Prueba manual\n"
#~ "\n"
#~ "La constante de 28-bits se muestra en los 8 LEDs. Cuando el botón sw1  \n"
#~ "se aprieta los 8 bits más significativos se muestran. El botón sw2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 bits de en medio"

#~ msgid ""
#~ "## Bus 28 Split-4-24: Manual testing\n"
#~ "\n"
#~ "The 28-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## Bus 28 Split-4-24: Prueba manual\n"
#~ "\n"
#~ "La constante de 28-bits se muestra en los 8 LEDs. Cuando el botón sw1  \n"
#~ "se aprieta los 8 bits más significativos se muestran. El botón sw2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 bits de en medio"

#~ msgid ""
#~ "Values for testing:  \n"
#~ "0-FFFFFFF"
#~ msgstr ""
#~ "Valores para probar:  \n"
#~ "0-FFFFFFF"

#~ msgid ""
#~ "## Bus-31: Split-7-8-8-8: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "## Bus-31-bits Split-7-8-8-8: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "## 32-bits Split 1-31: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## 32-bits Split 1-31: Prueba manual\n"
#~ "\n"
#~ "La constante de 32-bits se muestra en los 8 LEDs. Cuando el botón SW1  \n"
#~ "se aprieta los 8 bits más significativos se muestran. El botón SW2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 del medio"

#~ msgid ""
#~ "## 32-bits Split 17-15: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# 32-bits Split 17-15: Prueba manual  \n"
#~ "\n"
#~ "La constante de 32-bits se muestra en los 8 LEDs"

#~ msgid ""
#~ "## 32-bits Split 22-10: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# 32-bits Split 22-10: Prueba manual  \n"
#~ "\n"
#~ "La constante de 32-bits se muestra en los 8 LEDs"

#~ msgid ""
#~ "## 32-bits Split 24-8: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## 32-bits Split 24-8: Prueba manual\n"
#~ "\n"
#~ "La constante de 32-bits se muestra en los 8 LEDs. Cuando el botón SW1  \n"
#~ "se aprieta los 8 mibts más significativos se muestran. El botón SW2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 del medio"

#~ msgid ""
#~ "Values for testing:  \n"
#~ "0-FFFFFFFF"
#~ msgstr ""
#~ "Valores para probar:  \n"
#~ "0-FFFFFFFF"

#~ msgid ""
#~ "## 32-bits Split 29-3: Manual testing\n"
#~ "\n"
#~ "The 32-bits constant is shown on the LEDs"
#~ msgstr ""
#~ "# 32-bits Split 29-3: Prueba manual  \n"
#~ "\n"
#~ "La constante de 32-bits El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "## 32-bits Split 31-1: Manual testing\n"
#~ "\n"
#~ "The 32-bits constant is shown on the LEDs"
#~ msgstr ""
#~ "# 32-bits Split 31-1: Prueba manual  \n"
#~ "\n"
#~ "La constante de 32-bits se muestra en los LEDs"

#~ msgid ""
#~ "## 32-bits Split 8-24: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs. When the sw1 button  \n"
#~ "is pressed the 8 Most significant bits are displayed. The button sw2 "
#~ "switches  \n"
#~ "between the 8 less significant bits and the 8 bits in the middle"
#~ msgstr ""
#~ "## 32-bits Split 8-24: Prueba manual\n"
#~ "\n"
#~ "La constante de 32-bits se muestra en los 8 LEDs. Cuando el botón SW1  \n"
#~ "se aprieta los 8 mibts más significativos se muestran. El botón SW2 "
#~ "cambia  \n"
#~ "entre los 8 bits menos significativos y los 8 del medio"

#~ msgid ""
#~ "## 32-bits Split half: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# Bus32-Split-half: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid ""
#~ "## 32-bits Split quarter: Manual testing\n"
#~ "\n"
#~ "The 32-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# Bus32-Split-quarter: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "8-to-1 Multplexer (8-bit channels)"
#~ msgstr "Multiplexor 8-1 (Canales de 8 bits)"

#~ msgid "8-to-1 Multplexer (2-bit channels)"
#~ msgstr "Multiplexor 8-1 (Canales de 2 bits)"

#~ msgid "8-to-1 Multplexer (1-bit channels)"
#~ msgstr "Multiplexor 8-1 (Canales de 1 bit)"

#~ msgid "4-to-1 Multplexer (1-bit channels)"
#~ msgstr "Multiplexor 4-1 (Canales de 1 bit)"

#~ msgid "Counter-x03: 3-bits counter"
#~ msgstr "Counter-x03: Contador de 3-bits"

#~ msgid "Reg-x03: 3-bits register"
#~ msgstr "Reg-x03: Registro de 3 bits"

#~ msgid "Inc1-3bit: Increment a 3-bits number by one"
#~ msgstr "Inc1-3bit: Incrementar un número de 3 bits en uno"

#~ msgid "AdderK-3bit: Adder of 3-bit operand and 3-bit constant"
#~ msgstr ""
#~ "AdderK-3bit: Sumador de un operando de 3 bits y una constante de 3 bits"

#~ msgid "Adder-3bits: Adder of two operands of 3 bits"
#~ msgstr "Adder-3bits: Sumador de dos operandos de 3 bits"

#~ msgid "Generic: 64-bits generic constant"
#~ msgstr "Genérica: Constante genérica de 64 bits"

#~ msgid ""
#~ "## 64-bits Split half: Manual testing\n"
#~ "\n"
#~ "The 64-bits constants is displayed on the 8 LEDs"
#~ msgstr ""
#~ "# 64-bits Split-half: Prueba manual  \n"
#~ "\n"
#~ "El valor de la constante se muestra en los LEDs"

#~ msgid "01-bit"
#~ msgstr "01-bit"

#~ msgid "not-x2: 2-bits not gate"
#~ msgstr "not-x2: Puerta not de 2 bits"

#, fuzzy
#~ msgid "## 01-Uint2: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#~ msgid "01-Bit"
#~ msgstr "01-Bit"

#~ msgid "not-x4: 4-bits not gate"
#~ msgstr "not-x4: PUerta NOT de 4-bits"

#, fuzzy
#~ msgid "## 01-Uint4: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 02-Uint4: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 03-Uint4: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#~ msgid "05-bits"
#~ msgstr "05-bits"

#~ msgid "06-bits"
#~ msgstr "06-bits"

#~ msgid "07-bits"
#~ msgstr "07-bits"

#~ msgid "not-x8: 8-bits not gate"
#~ msgstr "not-x8: PUerta NOT de 8-bits"

#, fuzzy
#~ msgid "## 01-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 02-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 03-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 04-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 05-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 06-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#, fuzzy
#~ msgid "## 07-Uint8: Manual testing"
#~ msgstr "## Uint8-1bit: Prueba manual"

#~ msgid ""
#~ "UINT12-8bit-verilog:  Extend a 8-bit unsigned integer to 12-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT12-8bit-verilog:  Extender un entero sin signo de 8 bits a 12 bits. "
#~ "Implementación en Verilog "

#~ msgid ""
#~ "UINT32-12bit-verilog:  Extend a 12-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-12bit-verilog:  Extender un entero sin signo de 12 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint12-8bit Manual testing"
#~ msgstr "## Uint12-8bits: Prueba manual"

#~ msgid "09-bits"
#~ msgstr "09-bits"

#~ msgid "10-bits"
#~ msgstr "10-bits"

#~ msgid "11-bits"
#~ msgstr "11-bits"

#~ msgid "12-bits"
#~ msgstr "12-bits"

#~ msgid "13-bits"
#~ msgstr "13-bits"

#~ msgid "14-bits"
#~ msgstr "14-bits"

#~ msgid "15-bits"
#~ msgstr "15-bits"

#~ msgid ""
#~ "UINT32-8bit-verilog:  Extend a 8-bit unsigned integer to 32-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT32-8bit-verilog:  Extender un entero sin signo de 8 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint16-8bit Manual testing"
#~ msgstr "## Uint16-8bits: Prueba manual"

#~ msgid ""
#~ "UINT32-9bit-verilog:  Extend a 9-bit unsigned integer to 32-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT32-9bit-verilog:  Extender un entero sin signo de 9 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid ""
#~ "UINT32-10bit-verilog:  Extend a 10-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-10bit-verilog:  Extender un entero sin signo de 10 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint16-10bit Manual testing"
#~ msgstr "## Uint16-10bits: Prueba manual"

#~ msgid ""
#~ "UINT32-11bit-verilog:  Extend a 11-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-11bit-verilog:  Extender un entero sin signo de 11 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint16-11bit Manual testing"
#~ msgstr "## Uint16-11bits: Prueba manual"

#~ msgid "## Uint16-12bit Manual testing"
#~ msgstr "## Uint16-12bits: Prueba manual"

#~ msgid ""
#~ "UINT32-13bit-verilog:  Extend a 13-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-13bit-verilog:  Extender un entero sin signo de 13 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint16-13bit Manual testing"
#~ msgstr "## Uint16-13bits: Prueba manual"

#~ msgid ""
#~ "UINT32-14bit-verilog:  Extend a 14-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-14bit-verilog:  Extender un entero sin signo de 14 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint16-14bit Manual testing"
#~ msgstr "## Uint16-14bits: Prueba manual"

#~ msgid ""
#~ "UINT32-15bit-verilog:  Extend a 15-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-15bit-verilog:  Extender un entero sin signo de 15 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid ""
#~ "Copy-15: Copy the input wire twice and generate a 15 bits Bus output "
#~ "(Verilog implementation)"
#~ msgstr ""
#~ "Copy-15: Copiar el cable de entrada dos veces y generar una salida de bus "
#~ "de 15 bits (Implementación en Verilog)"

#~ msgid "## Uint32-15bit Manual testing"
#~ msgstr "## Uint32-15bits: Prueba manual"

#~ msgid "17-bits"
#~ msgstr "17-bits"

#~ msgid "18-bits"
#~ msgstr "18-bits"

#~ msgid "19-bits"
#~ msgstr "19-bits"

#~ msgid "20-bits"
#~ msgstr "20-bits"

#~ msgid "21-bits"
#~ msgstr "21-bits"

#~ msgid "22-bits"
#~ msgstr "22-bits"

#~ msgid "23-bits"
#~ msgstr "23-bits"

#~ msgid "24-bits"
#~ msgstr "24-bits"

#~ msgid "25-bits"
#~ msgstr "25-bits"

#~ msgid "26-bits"
#~ msgstr "26-bits"

#~ msgid "27-bits"
#~ msgstr "27-bits"

#~ msgid "28-bits"
#~ msgstr "28-bits"

#~ msgid "29-bits"
#~ msgstr "29-bits"

#~ msgid "30-bits"
#~ msgstr "30-bits"

#~ msgid "31-bits"
#~ msgstr "31-bits"

#~ msgid "not-x32: 32-bits not gate"
#~ msgstr "not-x32: Puerta NOT de 32 bits"

#~ msgid "## Uint32-2bit Manual testing"
#~ msgstr "## Uint32-2bits: Prueba manual"

#~ msgid "## Uint32-8bit Manual testing"
#~ msgstr "## Uint32-8bits: Prueba manual"

#~ msgid ""
#~ "UINT32-16bit-verilog:  Extend a 16-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-16bit-veriog:  Extender un entero sin signo de 16 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-16bit Manual testing"
#~ msgstr "## Uint32-16bits: Prueba manual"

#~ msgid ""
#~ "UINT32-17bit-verilog:  Extend a 17-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-17bit-veriog:  Extender un entero sin signo de 17 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-17bit Manual testing"
#~ msgstr "## Uint32-17bits: Prueba manual"

#~ msgid ""
#~ "UINT32-18bit-verilog:  Extend a 18-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-18bit-veriog:  Extender un entero sin signo de 18 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-18bit Manual testing"
#~ msgstr "## Uint32-18bits: Prueba manual"

#~ msgid ""
#~ "UINT32-19bit-verilog:  Extend a 19-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-19bit-veriog:  Extender un entero sin signo de 19 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-19bit Manual testing"
#~ msgstr "## Uint32-19bits: Prueba manual"

#~ msgid ""
#~ "UINT32-20bit-verilog:  Extend a 20-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-20bit-veriog:  Extender un entero sin signo de 20 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-20bit Manual testing"
#~ msgstr "## Uint32-20bits: Prueba manual"

#~ msgid ""
#~ "UINT32-21bit-verilog:  Extend a 21-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-21bit-veriog:  Extender un entero sin signo de 21 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-21bit Manual testing"
#~ msgstr "## Uint32-21bits: Prueba manual"

#~ msgid ""
#~ "UINT32-22bit-verilog:  Extend a 22-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-22bit-veriog:  Extender un entero sin signo de 22 bits a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-22bit Manual testing"
#~ msgstr "## Uint32-22bits: Prueba manual"

#~ msgid ""
#~ "UINT32-23bit-verilog:  Extend a 23-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-23bit-veriog:  Extender un entero sin signo de 23 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-23bit Manual testing"
#~ msgstr "## Uint32-23bits: Prueba manual"

#~ msgid ""
#~ "UINT32-24bit-verilog:  Extend a 24-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-24bit-verilog:  Extender un entero sin signo de 24 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-24bit Manual testing"
#~ msgstr "## Uint32-24bits: Prueba manual"

#~ msgid ""
#~ "UINT32-25bit-verilog:  Extend a 25-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-25bit-verilog:  Extender un entero sin signo de 25 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-25bit Manual testing"
#~ msgstr "## Uint32-25bits: Prueba manual"

#~ msgid ""
#~ "UINT32-26bit-verilog:  Extend a 26-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-26bit-veriog:  Extender un entero sin signo de 26 bit a 32 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint32-26bit Manual testing"
#~ msgstr "## Uint32-26bits: Prueba manual"

#~ msgid ""
#~ "UINT32-27bit-verilog:  Extend a 27-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-27bit-verilog:  Extender un entero sin signo de 27 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-27bit Manual testing"
#~ msgstr "## Uint32-27bits: Prueba manual"

#~ msgid ""
#~ "UINT32-28bit-verilog:  Extend a 28-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-28bit-verilog:  Extender un entero sin signo de 28 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-28bit Manual testing"
#~ msgstr "## Uint32-28bits: Prueba manual"

#~ msgid ""
#~ "UINT32-29bit-verilog:  Extend a 29-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-29bit-verilog:  Extender un entero sin signo de 32 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-29bit: Manual testing"
#~ msgstr "## Uint32-29bits: Prueba manual"

#~ msgid ""
#~ "UINT32-30bit-verilog:  Extend a 30-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-30bit-verilog:  Extender un entero sin signo de 30 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-30bit: Manual testing"
#~ msgstr "## Uint32-30bits: Prueba manual"

#~ msgid ""
#~ "UINT32-31bit-verilog:  Extend a 31-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-31bit-verilog:  Extender un entero sin signo de 31 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint32-31bit: Manual testing"
#~ msgstr "## Uint32-31bits: Prueba manual"

#~ msgid "01-manual-btn-led"
#~ msgstr "01-manual-btn-led"

#~ msgid ""
#~ "# BUS-2: Manual testing with two pushbuttons and two LEDs\n"
#~ "\n"
#~ "The SW1 and SW2 buttons are connected to the LEDs 0 and 1 respectivelly\n"
#~ "When the buttons are is pressed the corresponding LED is turned on"
#~ msgstr ""
#~ "# Bus2: Prueba manual con dos pulsadores y dos LEDs\n"
#~ "\n"
#~ "Los botones SW1 y SW2 se conectan a los LEDs 0 y 1 respectivamente  \n"
#~ "Cuando los botones se aprieta, el LED correspondiente se enciende"

#~ msgid "Bus\n"
#~ msgstr "Bus\n"

#~ msgid ""
#~ "# BUS-3: Manual testing with LEDs\n"
#~ "\n"
#~ "Turn on all the LEDs"
#~ msgstr ""
#~ "# Bus3: Prueba manual con LEDs  \n"
#~ "\n"
#~ "Encender todos los LEDs"

#~ msgid ""
#~ "# BUS-4: Manual testing with LEDs\n"
#~ "\n"
#~ "Turn on all the LEDs"
#~ msgstr ""
#~ "# Bus-4: Prueba manual con LEDs  \n"
#~ "\n"
#~ "Encender todos los LEDs"

#~ msgid ""
#~ "# BUS-5: Manual testing with LEDs\n"
#~ "\n"
#~ "Turn on all the LEDs"
#~ msgstr ""
#~ "# Bus-5: Prueba manual con LEDs  \n"
#~ "\n"
#~ "Encender todos los LEDs"

#~ msgid ""
#~ "# BUS-6: Manual testing with LEDs\n"
#~ "\n"
#~ "Turn on all the LEDs"
#~ msgstr ""
#~ "# Bus-6: Prueba manual con LEDs  \n"
#~ "\n"
#~ "Encender todos los LEDs"

#~ msgid ""
#~ "# BUS-7: Manual testing with LEDs\n"
#~ "\n"
#~ "Turn on all the LEDs"
#~ msgstr ""
#~ "# Bus-7: Prueba manual con LEDs  \n"
#~ "\n"
#~ "Encender todos los LEDs"

#~ msgid ""
#~ "# BUS-8: Manual testing with LEDs\n"
#~ "\n"
#~ "Turn on all the LEDs"
#~ msgstr ""
#~ "# Bus-8: Prueba manual con LEDs  \n"
#~ "\n"
#~ "Encender todos los LEDs"

#~ msgid ""
#~ "# Wire: Manual testing with one pushbutton and one LED\n"
#~ "\n"
#~ "When the button is pressed the LED0 is turned on"
#~ msgstr ""
#~ "# Wire: Prueba manual con un botón y un LED  \n"
#~ "\n"
#~ "Cuando el botón se aprieta el LED0 se enciende"

#~ msgid ""
#~ "UINT4-1bit-verilog:  Extend a 1-bit unsigned integer to 4-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT4-1bit-veriog:  Extender un entero sin signo de 1 bit a 4 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint4-1bit: Manual testing"
#~ msgstr "## Uint4-1bit: Prueba manual"

#~ msgid ""
#~ "UINT4-2bit-verilog:  Extend a 2-bit unsigned integer to 4-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT4-2bit-veriog:  Extender un entero sin signo de 2 bits a 4 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint4-2bit: Manual testing"
#~ msgstr "## Uint4-2bit: Prueba manual"

#~ msgid ""
#~ "UINT4-3bit-verilog:  Extend a 3-bit unsigned integer to 4-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT4-3bit-veriog:  Extender un entero sin signo de 3 bits a 4 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint4-3bit: Manual testing"
#~ msgstr "## Uint4-3bit: Prueba manual"

#~ msgid ""
#~ "UINT16-15bit-verilog:  Extend a 15-bit unsigned integer to 32-bits. "
#~ "Verilog implementation "
#~ msgstr ""
#~ "UINT32-15bit-verilog:  Extender un entero sin signo de 15 bits a 32 bits. "
#~ "Implementación en Verilog "

#~ msgid "Uint16-8-bits"
#~ msgstr "Uint16-8-bits"

#~ msgid "Uint16-9-bits"
#~ msgstr "Uint16-9-bits"

#~ msgid ""
#~ "UINT2-1bit-verilog:  Extend a 1-bit unsigned integer to 2-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT2-1bit-veriog:  Extender un entero sin signo de 1 bit a 2 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint2-1bits: Manual testing"
#~ msgstr "## Uint2-1bits: Prueba manual"

#~ msgid "Uint2"
#~ msgstr "Uint2"

#~ msgid ""
#~ "UINT8-2bit-verilog:  Extend a 2-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-2bit-veriog:  Extender un entero sin signo de 2 bits a 8 bits. "
#~ "Implementación en Verilog  "

#~ msgid ""
#~ "UINT8-3bit-verilog:  Extend a 3-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-3bit-veriog:  Extender un entero sin signo de 3 bits a 8 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint8-3bit: Manual testing"
#~ msgstr "## Uint8-3bit: Prueba manual"

#~ msgid ""
#~ "UINT8-4bit-verilog:  Extend a 4-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-4bit-veriog:  Extender un entero sin signo de 4 bits a 8 bits. "
#~ "Implementación en Verilog "

#~ msgid "## Uint8-4bit: Manual testing"
#~ msgstr "## Uint8-4bit: Prueba manual"

#~ msgid ""
#~ "UINT8-5bit-verilog:  Extend a 5-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-5bit-veriog:  Extender un entero sin signo de 5 bit a 8 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint8-5bit: Manual testing"
#~ msgstr "## Uint8-5bit: Prueba manual"

#~ msgid ""
#~ "UINT8-6bit-verilog:  Extend a 6-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-6bit-veriog:  Extender un entero sin signo de 6 bit a 8 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint8-6bit: Manual testing"
#~ msgstr "## Uint8-6bit: Prueba manual"

#~ msgid ""
#~ "UINT8-7bit-verilog:  Extend a 7-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-7bit-veriog:  Extender un entero sin signo de 7 bit a 8 bits. "
#~ "Implementación en Verilog  "

#~ msgid "## Uint8-7bit: Manual testing"
#~ msgstr "## Uint8-7bit: Prueba manual"

#~ msgid "Uint8"
#~ msgstr "Uint8"

#~ msgid ""
#~ "UINT8-1bit-verilog:  Extend a 1-bit unsigned integer to 8-bits. Verilog "
#~ "implementation "
#~ msgstr ""
#~ "UINT8-1bit-veriog:  Extender un entero sin signo de 1 bit a 8 bits. "
#~ "Implementación en Verilog  "

#~ msgid "Uint8-02-bit"
#~ msgstr "Uint8-02-bit"

#~ msgid "Uint8-03-bit"
#~ msgstr "Uint8-03-bit"

#~ msgid "Uint8-04-bit"
#~ msgstr "Uint8-04-bit"

#~ msgid "Uint8-05-bit"
#~ msgstr "Uint8-05-bit"

#~ msgid "Uint8-06-bit"
#~ msgstr "Uint8-06-bit"

#~ msgid "Uint8-07-bit"
#~ msgstr "Uint8-07-bit"

#~ msgid "## Uint8-2bit: Manual testing"
#~ msgstr "## Uint8-2bit: Prueba manual"

#~ msgid "## Uint16-9bits: Manual testing"
#~ msgstr "## Uint16-9bits: Prueba manual"

#, fuzzy
#~ msgid "## Uint32-2bits: Manual testing"
#~ msgstr "## Uint12-8bits: Prueba manual"

#, fuzzy
#~ msgid "## Uint32-8bits: Manual testing"
#~ msgstr "## Uint12-8bits: Prueba manual"

#, fuzzy
#~ msgid "2-to-1 Multplexer (16-bit channels)"
#~ msgstr "Multiplexor 2-1 (Canales de 1 bit)"

#~ msgid "## BUS-32-Shift-Left-1: Manual testing"
#~ msgstr "# BUS-32-Shift-Left-1: Prueba manual"

#~ msgid "SR1: Shift  a 3-bit value one bit right. MSB is filled with "
#~ msgstr ""
#~ "SR1: Desplazar un valor de 3-bits un bit a la derecha. MSB se rellena con "

#~ msgid "SR1: Shift  a 4-bit value one bit right. MSB is filled with "
#~ msgstr ""
#~ "SR1: Desplazar un valor de 4-bits un bit a la derecha. MSB se rellena con "

#~ msgid "Value to Shift"
#~ msgstr "Valor a desplazar"

#~ msgid "## BUS-16-Shift-right-1: Manual testing"
#~ msgstr "# BUS-16-Shift-right-1: Prueba manual"

#~ msgid "SR1: Shift  a 8-bit value one bit right. MSB is filled with "
#~ msgstr ""
#~ "SR1: Desplazar un valor de 8-bits un bit a la derecha. MSB se rellena con "

#~ msgid "## BUS-8-Shift-right-1: Manual testing"
#~ msgstr "## BUS-8-Shift-right-1: Prueba manual"

#~ msgid "## BUS-4-Shift-right-1: Manual testing"
#~ msgstr "## BUS-4-Shift-right-1: Prueba manual"

#, fuzzy
#~ msgid "# Shift Right: Manual testing"
#~ msgstr "## BUS-3-Shift-right-1: Prueba manual"

#~ msgid "## BUS-3-Shift-right-1: Manual testing"
#~ msgstr "## BUS-3-Shift-right-1: Prueba manual"

#~ msgid "Shift-left"
#~ msgstr "Shift-left"

#~ msgid "Shift-right"
#~ msgstr "Shift-right"

#~ msgid "Shift-Left"
#~ msgstr "Shift-Left"

#~ msgid "Shift-Right"
#~ msgstr "Shift-Right"

#~ msgid "Reversal-5: 5-bit Bus reversal"
#~ msgstr "Reversal-5: Inversión de un Bus de 5-bits"

#~ msgid "TODO"
#~ msgstr "Por hacer"

#~ msgid "Verilog"
#~ msgstr "Verilog"

#~ msgid "Copy-02-verilog"
#~ msgstr "Copy-02-verilog"

#~ msgid "Bus-29"
#~ msgstr "Bus-29"

#~ msgid "SL1-uint2: Shift  a 2-bit value one bit left. LSB is "
#~ msgstr ""
#~ "SL1-uint2: Desplazar un valor de 2-bits un bit a la izquierda. El LSB "

#~ msgid "Bus3"
#~ msgstr "Bus3"

#~ msgid "Bus4"
#~ msgstr "Bus4"

#~ msgid "## Wires Menu"
#~ msgstr "## Menú Cables"

#~ msgid "Bus3-Join-all"
#~ msgstr "Bus3-Join-all"

#~ msgid "Bus3-Split-all"
#~ msgstr "Bus3-Split-all"
