5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (generate22.vcd) 2 -o (generate22.cdd) 2 -v (generate22.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate22.v 9 28 1
1 a 1 11 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 11 70007 1 0 0 0 1 17 0 1 0 0 0 0
3 0 foobar "main.f0" 0 generate22.v 30 45 1
2 1 1 39 b000b 0 1400 0 0 1 1 c
2 2 1 39 f000f 1 1004 0 0 1 1 a
2 3 1 39 130013 1 1008 0 0 1 1 b
2 4 8 39 f0013 1 1084 3 2 1 18 0 1 1 0 0 0
2 5 35 39 b0013 2 6 4 1
1 a 3 31 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 4 32 d 1 0 0 0 1 17 1 1 0 0 0 0
1 c 5 39 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 X 6 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 39 11 f 5 5 5
3 0 foobar "main.f1" 0 generate22.v 30 45 1
2 6 1 41 b000b 0 1400 0 0 1 1 c
2 7 1 41 f000f 1 1004 0 0 1 1 a
2 8 1 41 130013 1 1008 0 0 1 1 b
2 9 9 41 f0013 1 1088 8 7 1 18 0 1 0 1 0 0
2 10 35 41 b0013 2 a 9 6
1 a 7 31 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 8 32 d 1 0 0 0 1 17 1 1 0 0 0 0
1 c 9 39 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 X 10 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 10 41 11 f 10 10 10
3 0 foobar "main.f2" 0 generate22.v 30 45 1
2 11 1 41 b000b 0 1400 0 0 1 1 c
2 12 1 41 f000f 1 1008 0 0 1 1 a
2 13 1 41 130013 1 1008 0 0 1 1 b
2 14 9 41 f0013 1 1208 13 12 1 18 0 1 1 1 0 0
2 15 35 41 b0013 2 a 14 11
1 a 11 31 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 12 32 d 1 0 0 0 1 17 1 1 0 0 0 0
1 c 13 39 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 X 14 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 15 41 11 f 15 15 15
3 1 main.$u0 "main.$u0" 0 generate22.v 0 26 1
