#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 24 13:30:40 2021
# Process ID: 12276
# Current directory: H:/Random_Number_esc/Random_Number_esc.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: H:/Random_Number_esc/Random_Number_esc.runs/synth_1/Top.vds
# Journal file: H:/Random_Number_esc/Random_Number_esc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 430.848 ; gain = 98.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [H:/Random_Number_esc/Random_Number_esc.srcs/sources_1/new/Top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Top' (1#1) [H:/Random_Number_esc/Random_Number_esc.srcs/sources_1/new/Top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.242 ; gain = 153.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 486.242 ; gain = 153.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 486.242 ; gain = 153.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/imports/Desktop/Arty_Master.xdc]
Finished Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/imports/Desktop/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/imports/Desktop/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/new/Top_2.xdc]
Finished Parsing XDC File [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/new/Top_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Random_Number_esc/Random_Number_esc.srcs/constrs_1/new/Top_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.313 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.313 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 808.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : i_1/out[0]
      : stage_inferred__0/out[0]
      : stage_inferred__0/in0[0]
      : stage_inferred/out[0]
      : stage_inferred/in0[0]
      : i_1/in0[0]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 808.313 ; gain = 476.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: stage_orig_inferredi_0/O (LUT1)
     1: stage_orig_inferredi_0/I0 (LUT1)
      : stage_inferred__0/out[2]
      : stage_inferred__0/in0[2]
      : stage_inferred/out[2]
      : stage_inferred/in0[2]
     2: stage_orig_inferredi_17/O (LUT2)
     3: stage_orig_inferredi_17/I1 (LUT2)
      : stage_inferred__0/out[3]
      : stage_inferred__0/in0[3]
      : stage_inferred/out[3]
      : stage_inferred/in0[3]
     4: stage_orig_inferredi_18/O (LUT2)
     5: stage_orig_inferredi_18/I1 (LUT2)
      : stage_inferred__0/out[4]
      : stage_inferred__0/in0[4]
      : stage_inferred/out[4]
      : stage_inferred/in0[4]
     6: stage_orig_inferredi_19/O (LUT2)
     7: stage_orig_inferredi_19/I1 (LUT2)
      : stage_inferred__0/out[5]
      : stage_inferred__0/in0[5]
      : stage_inferred/out[5]
      : stage_inferred/in0[5]
     8: stage_orig_inferredi_20/O (LUT2)
     9: stage_orig_inferredi_20/I1 (LUT2)
      : stage_inferred__0/out[6]
      : stage_inferred__0/in0[6]
      : stage_inferred/out[6]
      : stage_inferred/in0[6]
    10: stage_orig_inferredi_1/O (LUT1)
    11: stage_orig_inferredi_1/I0 (LUT1)
      : stage_inferred__0/out[7]
      : stage_inferred__0/in0[7]
      : stage_inferred/out[7]
      : stage_inferred/in0[7]
    12: stage_orig_inferredi_21/O (LUT2)
    13: stage_orig_inferredi_21/I1 (LUT2)
      : stage_inferred__0/out[8]
      : stage_inferred__0/in0[8]
      : stage_inferred/out[8]
      : stage_inferred/in0[8]
    14: stage_orig_inferredi_22/O (LUT2)
    15: stage_orig_inferredi_22/I1 (LUT2)
      : stage_inferred__0/out[9]
      : stage_inferred__0/in0[9]
      : stage_inferred/out[9]
      : stage_inferred/in0[9]
    16: stage_orig_inferredi_2/O (LUT1)
    17: stage_orig_inferredi_2/I0 (LUT1)
      : stage_inferred__0/out[10]
      : stage_inferred__0/in0[10]
      : stage_inferred/out[10]
      : stage_inferred/in0[10]
    18: stage_orig_inferredi_3/O (LUT1)
    19: stage_orig_inferredi_3/I0 (LUT1)
      : stage_inferred__0/out[11]
      : stage_inferred__0/in0[11]
      : stage_inferred/out[11]
      : stage_inferred/in0[11]
    20: stage_orig_inferredi_23/O (LUT2)
    21: stage_orig_inferredi_23/I1 (LUT2)
      : stage_inferred__0/out[12]
      : stage_inferred__0/in0[12]
      : stage_inferred/out[12]
      : stage_inferred/in0[12]
    22: stage_orig_inferredi_4/O (LUT1)
    23: stage_orig_inferredi_4/I0 (LUT1)
      : stage_inferred__0/out[13]
      : stage_inferred__0/in0[13]
      : stage_inferred/out[13]
      : stage_inferred/in0[13]
    24: stage_orig_inferredi_24/O (LUT2)
    25: stage_orig_inferredi_24/I1 (LUT2)
      : stage_inferred__0/out[14]
      : stage_inferred__0/in0[14]
      : stage_inferred/out[14]
      : stage_inferred/in0[14]
    26: stage_orig_inferredi_25/O (LUT2)
    27: stage_orig_inferredi_25/I1 (LUT2)
      : stage_inferred__0/out[15]
      : stage_inferred__0/in0[15]
      : stage_inferred/out[15]
      : stage_inferred/in0[15]
    28: stage_orig_inferredi_26/O (LUT2)
    29: stage_orig_inferredi_26/I1 (LUT2)
      : stage_inferred__0/out[16]
      : stage_inferred__0/in0[16]
      : stage_inferred/out[16]
      : stage_inferred/in0[16]
    30: stage_orig_inferredi_5/O (LUT1)
    31: stage_orig_inferredi_5/I0 (LUT1)
      : stage_inferred__0/out[17]
      : stage_inferred__0/in0[17]
      : stage_inferred/out[17]
      : stage_inferred/in0[17]
    32: stage_orig_inferredi_6/O (LUT1)
    33: stage_orig_inferredi_6/I0 (LUT1)
      : stage_inferred__0/out[18]
      : stage_inferred__0/in0[18]
      : stage_inferred/out[18]
      : stage_inferred/in0[18]
    34: stage_orig_inferredi_27/O (LUT2)
    35: stage_orig_inferredi_27/I1 (LUT2)
      : stage_inferred__0/out[19]
      : stage_inferred__0/in0[19]
      : stage_inferred/out[19]
      : stage_inferred/in0[19]
    36: stage_orig_inferredi_28/O (LUT2)
    37: stage_orig_inferredi_28/I1 (LUT2)
      : stage_inferred__0/out[20]
      : stage_inferred__0/in0[20]
      : stage_inferred/out[20]
      : stage_inferred/in0[20]
    38: stage_orig_inferredi_7/O (LUT1)
    39: stage_orig_inferredi_7/I0 (LUT1)
      : stage_inferred__0/out[21]
      : stage_inferred__0/in0[21]
      : stage_inferred/out[21]
      : stage_inferred/in0[21]
    40: stage_orig_inferredi_8/O (LUT1)
    41: stage_orig_inferredi_8/I0 (LUT1)
      : stage_inferred__0/out[22]
      : stage_inferred__0/in0[22]
      : stage_inferred/out[22]
      : stage_inferred/in0[22]
    42: stage_orig_inferredi_9/O (LUT1)
    43: stage_orig_inferredi_9/I0 (LUT1)
      : stage_inferred__0/out[23]
      : stage_inferred__0/in0[23]
      : stage_inferred/out[23]
      : stage_inferred/in0[23]
    44: stage_orig_inferredi_10/O (LUT1)
    45: stage_orig_inferredi_10/I0 (LUT1)
      : stage_inferred__0/out[24]
      : stage_inferred__0/in0[24]
      : stage_inferred/out[24]
      : stage_inferred/in0[24]
    46: stage_orig_inferredi_11/O (LUT1)
    47: stage_orig_inferredi_11/I0 (LUT1)
      : stage_inferred__0/out[25]
      : stage_inferred__0/in0[25]
      : stage_inferred/out[25]
      : stage_inferred/in0[25]
    48: stage_orig_inferredi_29/O (LUT2)
    49: stage_orig_inferredi_29/I1 (LUT2)
      : stage_inferred__0/out[26]
      : stage_inferred__0/in0[26]
      : stage_inferred/out[26]
      : stage_inferred/in0[26]
    50: stage_orig_inferredi_12/O (LUT1)
    51: stage_orig_inferredi_12/I0 (LUT1)
      : stage_inferred__0/out[27]
      : stage_inferred__0/in0[27]
      : stage_inferred/out[27]
      : stage_inferred/in0[27]
    52: stage_orig_inferredi_13/O (LUT1)
    53: stage_orig_inferredi_13/I0 (LUT1)
      : stage_inferred__0/out[28]
      : stage_inferred__0/in0[28]
      : stage_inferred/out[28]
      : stage_inferred/in0[28]
    54: stage_orig_inferredi_14/O (LUT1)
    55: stage_orig_inferredi_14/I0 (LUT1)
      : stage_inferred__0/out[29]
      : stage_inferred__0/in0[29]
      : stage_inferred/out[29]
      : stage_inferred/in0[29]
    56: stage_orig_inferredi_15/O (LUT1)
    57: stage_orig_inferredi_15/I0 (LUT1)
      : stage_inferred__0/out[30]
      : stage_inferred__0/in0[30]
      : stage_inferred/out[30]
      : stage_inferred/in0[30]
    58: stage_orig_inferredi_16/O (LUT1)
    59: stage_orig_inferredi_16/I0 (LUT1)
      : stage_inferred__0/out[0]
      : stage_inferred__0/in0[0]
      : stage_inferred/out[0]
      : stage_inferred/in0[0]
    60: i_31/O (LUT2)
    61: i_31/I1 (LUT2)
    62: i_30/O (LUT2)
    63: i_30/I1 (LUT2)
      : stage_inferred__0/out[1]
      : stage_inferred__0/in0[1]
      : stage_inferred/out[1]
      : stage_inferred/in0[1]
    64: stage_orig_inferredi_0/O (LUT1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [H:/Random_Number_esc/Random_Number_esc.srcs/sources_1/new/Top.v:4]
Inferred a: "set_disable_timing -from I0 -to O stage_orig_inferredi_0"
Found timing loop:
     0: i_31/O (LUT2)
     1: i_31/I1 (LUT2)
     2: i_30/O (LUT2)
     3: i_30/I1 (LUT2)
      : stage_inferred__0/out[1]
      : stage_inferred__0/in0[1]
      : stage_inferred/out[1]
      : stage_inferred/in0[1]
     4: stage_orig_inferredi_0/O (LUT1)
     5: stage_orig_inferredi_0/O (LUT1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [H:/Random_Number_esc/Random_Number_esc.srcs/sources_1/new/Top.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_31"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    18|
|3     |LUT2 |    13|
|4     |LUT3 |     1|
|5     |FDCE |     2|
|6     |IBUF |     3|
|7     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 811.594 ; gain = 157.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 811.594 ; gain = 479.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 824.332 ; gain = 505.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/Random_Number_esc/Random_Number_esc.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 13:31:17 2021...
