<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/sctag_snpctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpctl.v</a>
time_elapsed: 0.056s
</pre>
<pre class="log">

module sctag_snpctl (
	sctag_jbi_por_req,
	so,
	sctag_jbi_iq_dequeue,
	snpq_arbctl_vld_px1,
	snp_hdr1_wen0_s0,
	snp_hdr2_wen0_s1,
	snp_data1_wen0_s2,
	snp_data2_wen0_s3,
	snp_hdr1_wen1_s0,
	snp_hdr2_wen1_s1,
	snp_data1_wen1_s2,
	snp_data2_wen1_s3,
	snpctl_wr_ptr,
	snpctl_rd_ptr,
	rdmad_wr_entry_s2,
	rdmatag_wr_en_s2,
	sctag_scbuf_rdma_wren_s2,
	sctag_scbuf_rdma_wrwl_s2,
	jbi_req_vld_buf,
	arbctl_snpsel_c1,
	snpdp_rq_winv_s1,
	rdmat_wr_entry_s1,
	sctag_por_req,
	rclk,
	si,
	se,
	arst_l,
	grst_l
);
	input jbi_req_vld_buf;
	input arbctl_snpsel_c1;
	input snpdp_rq_winv_s1;
	input [1:0] rdmat_wr_entry_s1;
	input sctag_por_req;
	input rclk;
	input si;
	input se;
	input arst_l;
	input grst_l;
	output sctag_jbi_por_req;
	output so;
	output sctag_jbi_iq_dequeue;
	output snpq_arbctl_vld_px1;
	output snp_hdr1_wen0_s0;
	output snp_hdr2_wen0_s1;
	output snp_data1_wen0_s2;
	output snp_data2_wen0_s3;
	output snp_hdr1_wen1_s0;
	output snp_hdr2_wen1_s1;
	output snp_data1_wen1_s2;
	output snp_data2_wen1_s3;
	output snpctl_wr_ptr;
	output snpctl_rd_ptr;
	output [1:0] rdmad_wr_entry_s2;
	output rdmatag_wr_en_s2;
	output [15:0] sctag_scbuf_rdma_wren_s2;
	output [1:0] sctag_scbuf_rdma_wrwl_s2;
	wire jbi_req_vld_s0;
	wire wr_ptr_in;
	wire wr_ptr;
	wire rd_ptr_in;
	wire rd_ptr;
	wire winv_reset;
	wire winv_en;
	wire winv_rq_active_s2;
	wire winv_rq_active_s2_1;
	wire sel_snpiq_cnt_reset;
	wire snpiq_cnt_en;
	wire sel_snpiq_cnt_plus0;
	wire snpiq_cnt_rst;
	wire [4:0] snpiq_cnt_plus0;
	wire [4:0] snpiq_cnt_in;
	wire [4:0] snpiq_cnt;
	wire [1:0] snpq_valid_in;
	wire [1:0] snpq_valid;
	wire [15:0] rdmadata_wen_s1;
	wire [15:0] rdmadata_wen_s2;
	wire [1:0] rdmad_wr_entry_s2_d1;
	wire [1:0] rdmad_wr_wl_s2;
	wire dbb_rst_l;
	assign sctag_jbi_por_req = sctag_por_req;
	dffrl_async #(1) reset_flop(
		.q(dbb_rst_l),
		.clk(rclk),
		.rst_l(arst_l),
		.din(grst_l),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_jbi_req_vld_s0(
		.din(jbi_req_vld_buf),
		.clk(rclk),
		.q(jbi_req_vld_s0),
		.se(se),
		.si(),
		.so()
	);
	assign winv_reset = ~dbb_rst_l;
	assign winv_en = (snpiq_cnt == 5&#39;d1);
	dffre_s #(1) ff_winv_rq_active_s2(
		.din(snpdp_rq_winv_s1),
		.en(winv_en),
		.clk(rclk),
		.rst(winv_reset),
		.q(winv_rq_active_s2),
		.se(se),
		.si(),
		.so()
	);
	assign sel_snpiq_cnt_reset = (((snpiq_cnt == 5&#39;d17) &amp; winv_rq_active_s2) | ((snpiq_cnt == 5&#39;d3) &amp; ~winv_rq_active_s2));
	assign sel_snpiq_cnt_plus0 = (|snpiq_cnt | jbi_req_vld_s0);
	assign snpiq_cnt_plus0 = (snpiq_cnt + 5&#39;d1);
	assign snpiq_cnt_en = (sel_snpiq_cnt_plus0 | sel_snpiq_cnt_reset);
	assign snpiq_cnt_rst = ~dbb_rst_l;
	mux2ds #(5) mux_snpiq_cnt(
		.dout(snpiq_cnt_in[4:0]),
		.in0(snpiq_cnt_plus0[4:0]),
		.in1(5&#39;b0),
		.sel0(~sel_snpiq_cnt_reset),
		.sel1(sel_snpiq_cnt_reset)
	);
	dffre_s #(5) ff_snpiq_cnt(
		.din(snpiq_cnt_in[4:0]),
		.en(snpiq_cnt_en),
		.clk(rclk),
		.rst(snpiq_cnt_rst),
		.q(snpiq_cnt[4:0]),
		.se(se),
		.si(),
		.so()
	);
	assign wr_ptr_in = (((~wr_ptr &amp; sel_snpiq_cnt_reset) | wr_ptr) &amp; ~(wr_ptr &amp; sel_snpiq_cnt_reset));
	dffrl_s #(1) ff_wr_ptr(
		.q(wr_ptr),
		.din(wr_ptr_in),
		.clk(rclk),
		.rst_l(dbb_rst_l),
		.se(se),
		.si(),
		.so()
	);
	assign snpctl_wr_ptr = wr_ptr;
	assign snp_hdr1_wen0_s0 = ((~wr_ptr &amp; (snpiq_cnt == 5&#39;d0)) &amp; jbi_req_vld_s0);
	assign snp_hdr2_wen0_s1 = (~wr_ptr &amp; (snpiq_cnt == 5&#39;d1));
	assign snp_data1_wen0_s2 = (~wr_ptr &amp; (snpiq_cnt == 5&#39;d2));
	assign snp_data2_wen0_s3 = (~wr_ptr &amp; (snpiq_cnt == 5&#39;d3));
	assign snp_hdr1_wen1_s0 = ((wr_ptr &amp; (snpiq_cnt == 5&#39;d0)) &amp; jbi_req_vld_s0);
	assign snp_hdr2_wen1_s1 = (wr_ptr &amp; (snpiq_cnt == 5&#39;d1));
	assign snp_data1_wen1_s2 = (wr_ptr &amp; (snpiq_cnt == 5&#39;d2));
	assign snp_data2_wen1_s3 = (wr_ptr &amp; (snpiq_cnt == 5&#39;d3));
	assign rdmatag_wr_en_s2 = (winv_rq_active_s2 &amp; (snpiq_cnt == 5&#39;d2));
	assign rdmadata_wen_s1[0] = (snpiq_cnt == 5&#39;d1);
	assign rdmadata_wen_s1[1] = (snpiq_cnt == 5&#39;d2);
	assign rdmadata_wen_s1[2] = (snpiq_cnt == 5&#39;d3);
	assign rdmadata_wen_s1[3] = (snpiq_cnt == 5&#39;d4);
	assign rdmadata_wen_s1[4] = (snpiq_cnt == 5&#39;d5);
	assign rdmadata_wen_s1[5] = (snpiq_cnt == 5&#39;d6);
	assign rdmadata_wen_s1[6] = (snpiq_cnt == 5&#39;d7);
	assign rdmadata_wen_s1[7] = (snpiq_cnt == 5&#39;d8);
	assign rdmadata_wen_s1[8] = (snpiq_cnt == 5&#39;d9);
	assign rdmadata_wen_s1[9] = (snpiq_cnt == 5&#39;d10);
	assign rdmadata_wen_s1[10] = (snpiq_cnt == 5&#39;d11);
	assign rdmadata_wen_s1[11] = (snpiq_cnt == 5&#39;d12);
	assign rdmadata_wen_s1[12] = (snpiq_cnt == 5&#39;d13);
	assign rdmadata_wen_s1[13] = (snpiq_cnt == 5&#39;d14);
	assign rdmadata_wen_s1[14] = (snpiq_cnt == 5&#39;d15);
	assign rdmadata_wen_s1[15] = (snpiq_cnt == 5&#39;d16);
	dff_s #(16) ff_rdmadata_wen_s2(
		.din(rdmadata_wen_s1[15:0]),
		.clk(rclk),
		.q(rdmadata_wen_s2[15:0]),
		.se(se),
		.si(),
		.so()
	);
	dffre_s #(1) ff_winv_rq_active_s2_1(
		.din(snpdp_rq_winv_s1),
		.en(winv_en),
		.clk(rclk),
		.rst(winv_reset),
		.q(winv_rq_active_s2_1),
		.se(se),
		.si(),
		.so()
	);
	assign sctag_scbuf_rdma_wren_s2 = (rdmadata_wen_s2 &amp; {16 {winv_rq_active_s2_1}});
	dff_s #(2) ff_rdmad_wr_entry_s2(
		.din(rdmat_wr_entry_s1[1:0]),
		.clk(rclk),
		.q(rdmad_wr_entry_s2[1:0]),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(2) mux_rdmad_wr_entry_s2(
		.dout(rdmad_wr_wl_s2[1:0]),
		.in0(rdmad_wr_entry_s2[1:0]),
		.in1(rdmad_wr_entry_s2_d1[1:0]),
		.sel0(rdmatag_wr_en_s2),
		.sel1(~rdmatag_wr_en_s2)
	);
	assign sctag_scbuf_rdma_wrwl_s2 = rdmad_wr_wl_s2;
	dffrl_s #(2) ff_rdmad_wr_entry_s2_d1(
		.din(rdmad_wr_wl_s2[1:0]),
		.clk(rclk),
		.rst_l(dbb_rst_l),
		.q(rdmad_wr_entry_s2_d1[1:0]),
		.se(se),
		.si(),
		.so()
	);
	assign snpq_valid_in[0] = ((snpq_valid[0] | (~wr_ptr &amp; sel_snpiq_cnt_reset)) &amp; ~(~rd_ptr &amp; arbctl_snpsel_c1));
	assign snpq_valid_in[1] = ((snpq_valid[1] | (wr_ptr &amp; sel_snpiq_cnt_reset)) &amp; ~(rd_ptr &amp; arbctl_snpsel_c1));
	dffrl_s #(2) ff_snp_valid(
		.q(snpq_valid[1:0]),
		.din(snpq_valid_in[1:0]),
		.clk(rclk),
		.rst_l(dbb_rst_l),
		.se(se),
		.si(),
		.so()
	);
	assign snpq_arbctl_vld_px1 = |snpq_valid;
	assign rd_ptr_in = (((~rd_ptr &amp; arbctl_snpsel_c1) | rd_ptr) &amp; ~(rd_ptr &amp; arbctl_snpsel_c1));
	dffrl_s #(1) ff_rd_ptr(
		.q(rd_ptr),
		.din(rd_ptr_in),
		.clk(rclk),
		.rst_l(dbb_rst_l),
		.se(se),
		.si(),
		.so()
	);
	assign snpctl_rd_ptr = rd_ptr;
	assign sctag_jbi_iq_dequeue = arbctl_snpsel_c1;
endmodule

</pre>
</body>