Command: /home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/subsystem_level/config_ss_verif_env/./simv +UVM_NO_RELNOTES +UVM_TESTNAME=bcpu_bfm_spi_test +UVM_MAX_QUIT_COUNT=1 +ntb_random_seed=3303550442 -l /home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/subsystem_level/config_ss_verif_env/results/SPI/bcpu_bfm_spi_test.log -assert global_finish_maxfail=1
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-SP2_Full64; Runtime version S-2021.09-SP2_Full64;  Jun 16 23:48 2022
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_bcpu_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_bcpu_bus_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_sram_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_acpu_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_acpu_bus_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_fpga0_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_fpga1_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_fpga_s_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_ddr_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))
Stopping new assertion attempts at time 0ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_pll_por_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:28))

Warning-[STASKW_SDILTA64B] Scaled delay exceeds 64 bit limit
/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/pll_model.sv, 38
  Scaled delay                                                              
  inf (                                                             inf) is 
  larger than a 64 bit integer, using 1 instead.

UVM_INFO /home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv(155) @ 0: reporter [DBG] SEED = 3303550442
UVM_INFO @ 0: reporter [RNTST] Running test bcpu_bfm_spi_test...
UVM_INFO @ 0.0ns: reporter [MAXQUITSET] '+UVM_MAX_QUIT_COUNT=1' provided on the command line is being applied.
UVM_INFO [bcpu_bfm_spi_test.sv(29) ] { 0.0ns } [uvm_test_top                  ] [build_phase] Entered...
UVM_INFO [bcpu_bfm_spi_test.sv(33) ] { 0.0ns } [uvm_test_top                  ] [build_phase] Exiting...
UVM_INFO [quence_item_base.svp(2334) ] { 0.0ns } [reporter                      ] [new] VCS-SV simulation.
TimeScale of svt_uvm_pkg is 1 ns / 1 ps 
UVM_INFO [quence_item_base.svp(2334) ] { 0.0ns } [reporter                      ] [new] VIP Vendor: Synopsys, VIP Suite: SVT, VIP Version: T-2022.03
UVM_INFO [quence_item_base.svp(2334) ] { 0.0ns } [reporter                      ] [new] DESIGNWARE_HOME@compile: /home/users/eda_tools/synopsys_instl_dir/vip_instl_dir/instal_dir/.
TimeScale of svt_uvm_pkg is 1 ns / 1 ps 
UVM_INFO [quence_item_base.svp(5752) ] { 0.0ns } [reporter                      ] [new] VIP Vendor: Synopsys, VIP Suite: AMBA-AHB, VIP Version: T-2022.03
UVM_INFO [quence_item_base.svp(5752) ] { 0.0ns } [reporter                      ] [new] VIP Vendor: Synopsys, VIP Suite: SPI-BASE, VIP Version: T-2022.03
UVM_INFO [    config_ss_env.sv(196) ] { 0.0ns } [env                           ] [build_phase] Exited ...
UVM_INFO [virtual_sequencer.sv(36) ] { 0.0ns } [env.spi_virt_sqncr            ] [build_phase] Entered...
UVM_INFO [virtual_sequencer.sv(48) ] { 0.0ns } [env.spi_virt_sqncr            ] [build_phase] Exiting...
UVM_INFO [t_ahb_system_env.svp(717) ] { 0.0ns } [env.ahb_system_env            ] [end_of_elaboration_phase] *************** AHB System Configuration ***************
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Name                                                                      Type                                 Size  Value                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------
bcpu_bfm_cfg                                                              svt_ahb_system_configuration         -     @1862                                    
  bus_cfg                                                                 object                               -     <null>                                   
  master_cfg                                                              da(object)                           1     -                                        
    [0]                                                                   svt_ahb_master_configuration         -     @1910                                    
      slave_addr_ranges                                                   da(object)                           0     -                                        
      dest_addr_mappers                                                   da(object)                           0     -                                        
      source_addr_mappers                                                 da(object)                           0     -                                        
      sys_cfg                                                             svt_ahb_system_configuration         -     @1659                                    
      inst                                                                string                               41    uvm_test_top.env.ahb_system_env.master[0]
      no_dut                                                              integral                             1     'b0                                      
      no_dut_xact_limit                                                   integral                             32    'd100                                    
      enable_signal_callbacks                                             integral                             1     'b0                                      
      enable_sled                                                         integral                             1     'b0                                      
      filter_psdisplay_short                                              qda                                  0     -                                        
      pa_format_type                                                      svt_xml_writer::format_type_enum     32    FSDB                                     
      data_idle_value                                                     idle_val_enum                        32    INACTIVE_X_VAL                           
      data_busy_value                                                     busy_val_enum                        32    INACTIVE_PREV_VALUE                      
      control_idle_value                                                  idle_val_enum                        32    INACTIVE_LOW_VAL                         
      addr_idle_value                                                     idle_val_enum                        32    INACTIVE_LOW_VAL                         
      invariant_mode                                                      invariant_mode_enum                  32    NO_INVARIANT                             
      ahb_interface_type                                                  ahb_interface_type_enum              32    AHB                                      
      perf_inactivity_algorithm_type                                      perf_inactivity_algorithm_type_enum  32    EXCLUDE_ALL                              
      port_id                                                             integral                             32    'd0                                      
      amba_system_port_id                                                 integral                             32    -1                                       
      initialize_output_signals_at_start                                  integral                             1     'b0                                      
      nseq_during_last_beat_second_cycle_error                            integral                             1     'b0                                      
      is_active                                                           integral                             1     'b1                                      
      silent_mode                                                         integral                             1     'b0                                      
      signal_valid_during_reset_checks_enable                             integral                             1     'b1                                      
      retain_data_bus_val                                                 integral                             1     'b1                                      
      enable_xml_gen                                                      integral                             1     'b0                                      
      control_huser_enable                                                integral                             1     'b0                                      
      extended_mem_enable                                                 integral                             1     'b0                                      
      secure_enable                                                       integral                             1     'b0                                      
      enable_ebt_for_incr                                                 integral                             1     'b1                                      
      data_huser_enable                                                   integral                             1     'b0                                      
      end_incr_with_busy                                                  integral                             1     'b0                                      
      wait_state_timeout                                                  integral                             32    'd0                                      
      xact_timeout                                                        integral                             32    'd0                                      
      split_state_timeout                                                 integral                             32    'd0                                      
      addr_width                                                          integral                             32    'd32                                     
      log_base_2_data_width                                               integral                             32    'd0                                      
      data_width                                                          integral                             32    'd32                                     
      control_huser_width                                                 integral                             32    'd32                                     
      data_huser_width                                                    integral                             32    'd4                                      
      use_tlm_generic_payload                                             integral                             1     'b0                                      
      use_pv_socket                                                       integral                             1     'b0                                      
      enable_tracing                                                      integral                             1     'b0                                      
      enable_reporting                                                    integral                             1     'b0                                      
      protocol_checks_enable                                              integral                             1     'b1                                      
      protocol_checks_coverage_enable                                     integral                             1     'b0                                      
      pass_check_cov                                                      integral                             1     'b1                                      
      toggle_coverage_enable                                              integral                             1     'b0                                      
      state_coverage_enable                                               integral                             1     'b0                                      
      transaction_coverage_enable                                         integral                             1     'b0                                      
      trans_cross_ahb_hburst_hlock_hsize_enable                           integral                             1     'b1                                      
      trans_cross_ahb_burst_with_busy_enable                              integral                             1     'b1                                      
      trans_cross_ahb_hburst_num_wait_cycles_enable                       integral                             1     'b1                                      
      trans_cross_ahb_hburst_haddr_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_hresp_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot0_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot1_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot2_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot3_enable                                integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot3_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot4_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot5_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hprot6_ex_enable                             integral                             1     'b1                                      
      trans_cross_ahb_hburst_hnonsec_enable                               integral                             1     'b1                                      
      trans_cross_ahb_hburst_haddr_hsize_enable                           integral                             1     'b1                                      
      trans_cross_ahb_hburst_hsize_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_hburst_enable                                       integral                             1     'b1                                      
      trans_cross_ahb_hburst_hlock_enable                                 integral                             1     'b1                                      
      trans_cross_ahb_page_boundary_size_enable                           integral                             1     'b1                                      
      trans_cross_ahb_size_addr_align_enable                              integral                             1     'b1                                      
      trans_cross_ahb_burst_incr_number_of_beats_enable                   integral                             1     'b1                                      
      trans_cross_ahb_burst_wrapped_addr_boundary_enable                  integral                             1     'b1                                      
      trans_cross_ahb_num_busy_cycles_enable                              integral                             1     'b1                                      
      trans_cross_ahb_num_wait_cycles_enable                              integral                             1     'b1                                      
      trans_cross_ahb_htrans_xact_enable                                  integral                             1     'b1                                      
      trans_ahb_hmaster_enable                                            integral                             1     'b1                                      
      trans_ahb_hready_in_when_hsel_high_enable                           integral                             1     'b1                                      
      trans_ahb_full_hresp_first_beat_enable                              integral                             1     'b1                                      
      trans_ahb_full_hresp_first_beat_ahb_lite_enable                     integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_continue_on_error_ahb_full_enable  integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_continue_on_error_ahb_lite_enable  integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_abort_on_error_ahb_full_enable     integral                             1     'b1                                      
      trans_ahb_beat_hresp_transistion_abort_on_error_ahb_lite_enable     integral                             1     'b1                                      
      trans_ahb_idle_to_nseq_hready_low_enable                            integral                             1     'b1                                      
      trans_ahb_htrans_cov_diff_xact_ahb_full_enable                      integral                             1     'b1                                      
      trans_ahb_hresp_all_beat_ahb_lite_enable                            integral                             1     'b1                                      
      trans_ahb_hresp_all_beat_ahb_full_enable                            integral                             1     'b1                                      
      trans_ahb_htrans_transition_write_xact_enable                       integral                             1     'b1                                      
      trans_ahb_htrans_transition_write_xact_hready_enable                integral                             1     'b1                                      
      trans_ahb_htrans_transition_read_xact_enable                        integral                             1     'b1                                      
      trans_ahb_htrans_transition_read_xact_hready_enable                 integral                             1     'b1                                      
      trans_ahb_hburst_transition_enable                                  integral                             1     'b1                                      
      perf_exclude_inactive_periods_for_throughput                        integral                             1     'b0                                      
      display_xact_phase_messages                                         integral                             1     'b0                                      
      perf_recording_interval                                             real                                 64    0.000000                                 
      perf_max_write_xact_latency                                         real                                 64    -1.000000                                
      perf_min_write_xact_latency                                         real                                 64    -1.000000                                
      perf_avg_max_write_xact_latency                                     real                                 64    -1.000000                                
      perf_avg_min_write_xact_latency                                     real                                 64    -1.000000                                
      perf_max_read_xact_latency                                          real                                 64    -1.000000                                
      perf_min_read_xact_latency                                          real                                 64    -1.000000                                
      perf_avg_max_read_xact_latency                                      real                                 64    -1.000000                                
      perf_avg_min_read_xact_latency                                      real                                 64    -1.000000                                
      perf_max_read_throughput                                            real                                 64    -1.000000                                
      perf_min_read_throughput                                            real                                 64    -1.000000                                
      perf_max_write_throughput                                           real                                 64    -1.000000                                
      perf_min_write_throughput                                           real                                 64    -1.000000                                
      max_retries                                                         integral                             32    -1                                       
      drive_z_before_grant                                                integral                             1     'b0                                      
      assert_hbusreq_for_one_cycle_after_bus_ownership_granted            integral                             1     'b0                                      
      generate_hbstrb_and_hunalign                                        integral                             1     'b0                                      
      drive_addr_ctrl_signals_along_with_busreq_assertion                 integral                             1     'b0                                      
      nseq_in_second_cycle_error_response_for_single_burst                integral                             1     'b0                                      
      allow_both_continue_and_abort_on_error_resp_policy                  integral                             1     'b0                                      
      busy_ignore_waits                                                   integral                             1     'b0                                      
      rebuild_burst_type                                                  rebuild_burst_type_enum              32    REBUILD_BURST_TYPE_INCR                  
      uvm_reg_enable                                                      integral                             1     'b0                                      
  slave_cfg                                                               da(object)                           0     -                                        
  slave_addr_ranges                                                       da(object)                           0     -                                        
  inst                                                                    string                               31    uvm_test_top.env.ahb_system_env          
  no_dut                                                                  integral                             1     'b0                                      
  no_dut_xact_limit                                                       integral                             32    'd100                                    
  enable_signal_callbacks                                                 integral                             1     'b0                                      
  enable_sled                                                             integral                             1     'b0                                      
  filter_psdisplay_short                                                  qda                                  0     -                                        
  system_id                                                               integral                             32    'd0                                      
  common_clock_mode                                                       integral                             1     'b1                                      
  common_reset_mode                                                       integral                             1     'b1                                      
  num_masters                                                             integral                             32    'd1                                      
  num_slaves                                                              integral                             32    'd0                                      
  participating_masters                                                   qda                                  0     -                                        
  participating_slaves                                                    qda                                  0     -                                        
  use_bus                                                                 integral                             1     'b0                                      
  system_monitor_enable                                                   integral                             1     'b0                                      
  system_coverage_enable                                                  integral                             1     'b1                                      
  system_ahb_all_masters_grant_enable                                     integral                             1     'b1                                      
  system_ahb_all_masters_busreq_enable                                    integral                             1     'b1                                      
  system_ahb_cross_all_masters_busreq_grant_enable                        integral                             1     'b1                                      
  system_ahb_all_slaves_selected_enable                                   integral                             1     'b1                                      
  system_ahb_slaves_selection_sequence_enable                             integral                             1     'b1                                      
  protocol_checks_coverage_enable                                         integral                             1     'b0                                      
  pass_check_cov                                                          integral                             1     'b1                                      
  display_summary_report                                                  integral                             1     'b0                                      
  display_perf_summary_report                                             integral                             1     'b0                                      
  ahb3                                                                    integral                             1     'b0                                      
  ahb5                                                                    integral                             1     'b0                                      
  count_busy_only_during_hready_high                                      integral                             1     'b0                                      
  ahb_lite                                                                integral                             1     'b1                                      
  ahb_lite_multilayer                                                     integral                             1     'b0                                      
  allow_slaves_with_overlapping_addr                                      integral                             1     'b0                                      
  disable_locked_transaction_support                                      integral                             1     'b0                                      
  little_endian                                                           integral                             1     'b1                                      
  default_master                                                          integral                             32    'd0                                      
  dummy_master                                                            integral                             32    'd0                                      
  error_response_policy                                                   error_response_policy_enum           32    ABORT_ON_ERROR                           
  master_error_response_policy                                            qda                                  0     -                                        
  default_slave                                                           integral                             32    -1                                       
  default_slave_resp_check                                                integral                             1     'b0                                      
  decoder_hsel_assert_check                                               integral                             1     'b0                                      
  max_num_rebuild_attempts_on_retry_resp                                  integral                             32    -1                                       
  enable_complex_memory_map                                               integral                             1     'b0                                      
  multi_hsel_enable                                                       qda                                  0     -                                        
  multi_hsel_width                                                        qda                                  0     -                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------

UVM_INFO [   rs_clk_seq_lib.sv(72) ] { 0.0ns } [f].sequencer@@pll_fref_clk_seq] [pll_fref_clk_seq] Start of 'rs_clk_cmd_seq'
UVM_INFO [   rs_clk_seq_lib.sv(72) ] { 0.0ns } [pga0].sequencer@@fpga0_clk_seq] [fpga0_clk_seq] Start of 'rs_clk_cmd_seq'
UVM_INFO [   rs_clk_seq_lib.sv(72) ] { 0.0ns } [pga1].sequencer@@fpga1_clk_seq] [fpga1_clk_seq] Start of 'rs_clk_cmd_seq'
UVM_INFO [   rs_clk_seq_lib.sv(72) ] { 0.0ns } [a_s].sequencer@@fpga_s_clk_seq] [fpga_s_clk_seq] Start of 'rs_clk_cmd_seq'
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [.rst_agent_aa[pll_por].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_clk_seq_lib.sv(81) ] { 0.0ns } [f].sequencer@@pll_fref_clk_seq] [pll_fref_clk_seq] End of 'rs_clk_cmd_seq'
UVM_INFO [   rs_clk_seq_lib.sv(81) ] { 0.0ns } [a_s].sequencer@@fpga_s_clk_seq] [fpga_s_clk_seq] End of 'rs_clk_cmd_seq'
UVM_INFO [   rs_clk_seq_lib.sv(81) ] { 0.0ns } [pga1].sequencer@@fpga1_clk_seq] [fpga1_clk_seq] End of 'rs_clk_cmd_seq'
UVM_INFO [   rs_clk_seq_lib.sv(81) ] { 0.0ns } [pga0].sequencer@@fpga0_clk_seq] [fpga0_clk_seq] End of 'rs_clk_cmd_seq'
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [env.rst_agent_aa[sram].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [env.rst_agent_aa[ddr].monitor ] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [nv.rst_agent_aa[fpga0].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [nv.rst_agent_aa[fpga1].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [rst_agent_aa[acpu_bus].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [v.rst_agent_aa[fpga_s].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_seq_lib.sv(77) ] { 0.0ns } [aa[pll_por].sequencer@@rst_seq] [rst_seq] Start of 'rs_rst_simple_seq'
UVM_INFO [   rs_rst_seq_lib.sv(78) ] { 0.0ns } [aa[pll_por].sequencer@@rst_seq] [rst_seq] Executing system reset...
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [env.rst_agent_aa[bcpu].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [rst_agent_aa[bcpu_bus].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(57) ] { 0.0ns } [env.rst_agent_aa[acpu].monitor] [rs_RST_VC] Reset asserted for 0 abonent.
UVM_INFO [       svt_agent.svp(403) ] { 1.0ns } [env.ahb_system_env.master[0]  ] [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: AMBA-AHB, VIP License: VIP-AMBA-AHB-SVT
UVM_INFO [         svt_env.svp(711) ] { 1.0ns } [env.ahb_system_env            ] [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: AMBA-AHB, VIP License: VIP-AMBA-AHB-SVT
UVM_INFO [       svt_agent.svp(403) ] { 1.0ns } [env.spi_agnt                  ] [display_checked_out_features] VIP Vendor: Synopsys, VIP Suite: SPI-BASE, VIP License: VIP-SPI-BUS-SVT
UVM_INFO [   rs_clk_monitor.sv(65) ] { 18.0ns } [nv.clk_agent_aa[fpga1].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[fpga1].monitor] Observed clk change, period = 17.9ns
Starting assertion attempts at time 17949ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_fpga1_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 20.0ns } [nv.clk_agent_aa[fpga1].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[fpga1].monitor] Observed clk change, period = 2.5ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 22.0ns } [v.clk_agent_aa[fpga_s].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[fpga_s].monitor] Observed clk change, period = 22.0ns
Starting assertion attempts at time 21960ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_fpga_s_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 24.0ns } [v.clk_agent_aa[fpga_s].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[fpga_s].monitor] Observed clk change, period = 2.5ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 36.0ns } [clk_agent_aa[pll_fref].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[pll_fref].monitor] Observed clk change, period = 35.6ns
Starting assertion attempts at time 35628ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_pll_por_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 61.0ns } [clk_agent_aa[pll_fref].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[pll_fref].monitor] Observed clk change, period = 25.0ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 85.0ns } [nv.clk_agent_aa[fpga0].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[fpga0].monitor] Observed clk change, period = 85.4ns
Starting assertion attempts at time 85402ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_fpga0_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 88.0ns } [nv.clk_agent_aa[fpga0].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[fpga0].monitor] Observed clk change, period = 2.5ns
UVM_INFO [    rs_rst_driver.sv(60) ] { 11573.0ns } [v.rst_agent_aa[pll_por].driver] [driver] Expecting 779 cycles of reset
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31048.0ns } [.rst_agent_aa[pll_por].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31048.0ns } [clk_agent_aa[soc_pll3].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll3].monitor] Observed clk change, period = 31048.3ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31049.0ns } [clk_agent_aa[soc_pll3].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll3].monitor] Observed clk change, period = 0.6ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31049.0ns } [clk_agent_aa[soc_pll0].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll0].monitor] Observed clk change, period = 31049.0ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31049.0ns } [env.clk_agent_aa[acpu].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[acpu].monitor] Observed clk change, period = 31049.0ns
Starting assertion attempts at time 31048958ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_acpu_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
Starting assertion attempts at time 31048958ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_acpu_bus_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31050.0ns } [clk_agent_aa[soc_pll2].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll2].monitor] Observed clk change, period = 31049.9ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31050.0ns } [env.clk_agent_aa[bcpu].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[bcpu].monitor] Observed clk change, period = 31049.9ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31050.0ns } [clk_agent_aa[soc_pll1].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll1].monitor] Observed clk change, period = 31049.9ns
Starting assertion attempts at time 31049894ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_bcpu_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
Starting assertion attempts at time 31049894ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_bcpu_bus_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31051.0ns } [clk_agent_aa[soc_pll0].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll0].monitor] Observed clk change, period = 1.9ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31051.0ns } [env.clk_agent_aa[acpu].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[acpu].monitor] Observed clk change, period = 1.9ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31054.0ns } [clk_agent_aa[soc_pll2].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll2].monitor] Observed clk change, period = 3.7ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31054.0ns } [env.clk_agent_aa[bcpu].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[bcpu].monitor] Observed clk change, period = 3.7ns
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31054.0ns } [clk_agent_aa[soc_pll1].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[soc_pll1].monitor] Observed clk change, period = 3.7ns
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31113.0ns } [v.rst_agent_aa[fpga_s].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31113.0ns } [.clk_agent_aa[ddr_phy].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[ddr_phy].monitor] Observed clk change, period = 31113.2ns
Starting assertion attempts at time 31113230ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_sram_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31114.0ns } [rst_agent_aa[acpu_bus].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31114.0ns } [env.rst_agent_aa[sram].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31114.0ns } [env.rst_agent_aa[ddr].monitor ] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31114.0ns } [.clk_agent_aa[ddr_phy].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[ddr_phy].monitor] Observed clk change, period = 0.6ns
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31114.0ns } [nv.rst_agent_aa[fpga0].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31114.0ns } [nv.rst_agent_aa[fpga1].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31115.0ns } [.clk_agent_aa[ddr_ctl].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[ddr_ctl].monitor] Observed clk change, period = 31114.8ns
Starting assertion attempts at time 31114790ps: level = 0 arg = no_x_on_rst (from inst config_ss_tb.config_ss_env_intf.rst_n_ddr_intf (/home/users/mahmood.hassan/Desktop/gemini_work/ci_initial/ci_latest_16_06_2022/gemini/DV/common/uvc_lib/rs_rst_vc/src/rs_rst_if.sv:31))
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31116.0ns } [.clk_agent_aa[ddr_ctl].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[ddr_ctl].monitor] Observed clk change, period = 1.2ns
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31117.0ns } [env.rst_agent_aa[acpu].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31123.0ns } [v.clk_agent_aa[apb_ug].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[apb_ug].monitor] Observed clk change, period = 31122.9ns
UVM_INFO [_spi_txrx_common.svp(2540) ] { 31127.0ns } [env.spi_agnt.txrx             ] [sample_reset] Reset detected .....
UVM_INFO [   rs_clk_monitor.sv(65) ] { 31130.0ns } [v.clk_agent_aa[apb_ug].monitor] [RS_CLK_VC] [uvm_test_top.env.clk_agent_aa[apb_ug].monitor] Observed clk change, period = 7.5ns
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31179.0ns } [rst_agent_aa[bcpu_bus].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_rst_monitor.sv(63) ] { 31239.0ns } [env.rst_agent_aa[bcpu].monitor] [rs_RST_VC] Reset deasserted for 0 abonent.
UVM_INFO [   rs_rst_seq_lib.sv(84) ] { 31323.0ns } [aa[pll_por].sequencer@@rst_seq] [rst_seq] End of 'rs_rst_simple_seq'
UVM_INFO [bcpu_bfm_spi_test.sv(37) ] { 31323.0ns } [uvm_test_top                  ] [main_phase] Entered...
UVM_INFO [bcpu_bfm_spi_test.sv(41) ] { 31323.0ns } [uvm_test_top                  ] [bcpu_bfm_spi_test] Objection raised
UVM_INFO [pi_wr_rd_sequence.sv(61) ] { 31323.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [body] Entered ...
UVM_INFO [fm_wr_rd_sequence.sv(103) ] { 31323.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [body] Entered ...
UVM_INFO [fm_wr_rd_sequence.sv(105) ] { 31323.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [body] Exiting...
UVM_INFO [pi_wr_rd_sequence.sv(66) ] { 31323.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [SEQ:] sequence_length is 1 as a result of config DB.
UVM_INFO [fm_wr_rd_sequence.sv(41) ] { 31523.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> verify_reset_state] ################################# SPI_ID_REV_REG_ADDR ##################################
UVM_INFO [er_active_common.svp(272) ] { 31524.0ns } [env.ahb_system_env.master[0]  ] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d0) LOCK('b1) XACT_TYPE(READ) ADDR('hf1030000) BURST_TYPE(SINGLE) BURST_LENGTH('d1) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
UVM_INFO [hb_master_common.svp(1341) ] { 31557.0ns } [env.ahb_system_env.master[0]  ] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d0) LOCK('b1) XACT_TYPE(READ) ADDR('hf1030000) BURST_TYPE(SINGLE) BURST_LENGTH('d1) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d0)   }  
UVM_INFO [fm_wr_rd_sequence.sv(35) ] { 31557.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> read_data] SPI_ID_REV_REG_ADDR :: Address=f1030000  Data=200204a 
UVM_INFO [fm_wr_rd_sequence.sv(44) ] { 31557.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> verify_reset_state:SUCCESS] SPI_ID_REV_REG_ADDR :: Address=f1030000  RData=200204a  Reset_state=0 Mask=0
UVM_INFO [fm_wr_rd_sequence.sv(41) ] { 31557.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> verify_reset_state] ################################# SPI_TR_FRMT_REG_ADDR ##################################
UVM_INFO [er_active_common.svp(272) ] { 31557.0ns } [env.ahb_system_env.master[0]  ] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d1) LOCK('b1) XACT_TYPE(READ) ADDR('hf1030010) BURST_TYPE(SINGLE) BURST_LENGTH('d1) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
UVM_INFO [hb_master_common.svp(1341) ] { 31595.0ns } [env.ahb_system_env.master[0]  ] [complete_transaction] Transaction ended for  AHB transaction {PORT_ID('d0) OBJECT_NUM('d1) LOCK('b1) XACT_TYPE(READ) ADDR('hf1030010) BURST_TYPE(SINGLE) BURST_LENGTH('d1) BURST_SIZE(BURST_SIZE_32BIT) STATUS(ACCEPT) CURR_DATA_BEAT_NUM('d0)   }  
UVM_INFO [fm_wr_rd_sequence.sv(35) ] { 31595.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> read_data] SPI_TR_FRMT_REG_ADDR :: Address=f1030010  Data=20787 
UVM_INFO [fm_wr_rd_sequence.sv(44) ] { 31595.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> verify_reset_state:SUCCESS] SPI_TR_FRMT_REG_ADDR :: Address=f1030010  RData=20787  Reset_state=20787 Mask=31f9f
UVM_INFO [fm_wr_rd_sequence.sv(41) ] { 31595.0ns } [.sequencer@@bcpu_spi_wr_rd_seq] [Task >> verify_reset_state] ################################# SPI_DIRECT_IO_REG_ADDR ##################################
UVM_INFO [er_active_common.svp(272) ] { 31595.0ns } [env.ahb_system_env.master[0]  ] [start_transaction] Transaction started  AHB transaction {PORT_ID('d0) OBJECT_NUM('d2) LOCK('b0) XACT_TYPE(READ) ADDR('hf1030014) BURST_TYPE(SINGLE) BURST_LENGTH('d1) BURST_SIZE(BURST_SIZE_32BIT) STATUS(INITIAL) CURR_DATA_BEAT_NUM('d0)   } 
UVM_ERROR [_err_check_stats.svp(583) ] { 31625.0ns } [b_system_env.master[0].monitor] [register_fail:AMBA:AHB_COMMON:signal_valid_hrdata_check] Description: Monitor detected X or Z on HRDATA 
UVM_INFO [m_report_catcher.svh(705) ] { 31625.0ns } [reporter                      ] [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO [vm_report_server.svh(904) ] { 31625.0ns } [reporter                      ] [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

Quit count reached!
Quit count :     1 of     1
** Report counts by severity
UVM_INFO :   95
UVM_WARNING :    0
UVM_ERROR :    1
UVM_FATAL :    0
** Report counts by id
[DBG]     1
[MAXQUITSET]     1
[RNTST]     1
[RS_CLK_VC]    26
[SEQ:]     1
[Task >> read_data]     2
[Task >> verify_reset_state]     3
[Task >> verify_reset_state:SUCCESS]     2
[UVM/REPORT/CATCHER]     1
[bcpu_bfm_spi_test]     1
[body]     3
[build_phase]     5
[complete_transaction]     2
[display_checked_out_features]     3
[driver]     1
[end_of_elaboration_phase]     1
[fpga0_clk_seq]     2
[fpga1_clk_seq]     2
[fpga_s_clk_seq]     2
[main_phase]     1
[new]     5
[pll_fref_clk_seq]     2
[register_fail:AMBA:AHB_COMMON:signal_valid_hrdata_check]     1
[rs_RST_VC]    20
[rst_seq]     3
[sample_reset]     1
[start_transaction]     3

$finish called from file "/home/users/eda_tools/synopsys_instl_dir/vcs_all/vcs/S-2021.09-SP2/etc/uvm-1.2/base/uvm_root.svh", line 135.
$finish at simulation time 31624.6ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 31624598 ps
CPU Time:      5.030 seconds;       Data structure size:  36.4Mb
Thu Jun 16 23:49:19 2022
