CAPI=1
[main]
name = optimsoc:debug:debug_interface
depend =
   opensocdebug:modules:scm
   opensocdebug:modules:him

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  src/soc/hw/debug_interface/verilog/debug_interface.sv
  
[provider]
    name = github
    user = optimsoc
    repo = optimsoc