<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p197" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_197{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_197{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_197{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_197{left:416px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.67px;}
#t5_197{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_197{left:69px;bottom:979px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_197{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_197{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_197{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_197{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_197{left:69px;bottom:836px;letter-spacing:0.15px;}
#tc_197{left:150px;bottom:836px;letter-spacing:0.2px;word-spacing:0.03px;}
#td_197{left:69px;bottom:811px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#te_197{left:69px;bottom:794px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#tf_197{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_197{left:69px;bottom:761px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#th_197{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_197{left:69px;bottom:719px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tj_197{left:69px;bottom:703px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tk_197{left:69px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_197{left:480px;bottom:686px;}
#tm_197{left:493px;bottom:686px;letter-spacing:-0.12px;}
#tn_197{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#to_197{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_197{left:69px;bottom:628px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_197{left:69px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_197{left:69px;bottom:594px;letter-spacing:-0.13px;}
#ts_197{left:69px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_197{left:69px;bottom:553px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_197{left:69px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tv_197{left:69px;bottom:519px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_197{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_197{left:69px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_197{left:69px;bottom:461px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#tz_197{left:69px;bottom:444px;letter-spacing:-0.41px;}
#t10_197{left:69px;bottom:376px;letter-spacing:0.14px;}
#t11_197{left:150px;bottom:376px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t12_197{left:69px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_197{left:69px;bottom:334px;letter-spacing:-0.18px;word-spacing:-0.85px;}
#t14_197{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_197{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_197{left:69px;bottom:284px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#t17_197{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t18_197{left:69px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t19_197{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1a_197{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_197{left:69px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t1c_197{left:69px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1d_197{left:69px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_197{left:69px;bottom:134px;letter-spacing:-0.13px;word-spacing:-0.52px;}

.s1_197{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_197{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_197{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_197{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_197{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts197" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg197Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg197" style="-webkit-user-select: none;"><object width="935" height="1210" data="197/197.svg" type="image/svg+xml" id="pdf197" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_197" class="t s1_197">Vol. 3A </span><span id="t2_197" class="t s1_197">6-1 </span>
<span id="t3_197" class="t s2_197">CHAPTER 6 </span>
<span id="t4_197" class="t s2_197">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t5_197" class="t s3_197">This chapter describes the interrupt and exception-handling mechanism when operating in protected mode on an </span>
<span id="t6_197" class="t s3_197">Intel 64 or IA-32 processor. Most of the information provided here also applies to interrupt and exception mecha- </span>
<span id="t7_197" class="t s3_197">nisms used in real-address, virtual-8086 mode, and 64-bit mode. </span>
<span id="t8_197" class="t s3_197">Chapter 21, “8086 Emulation,” describes information specific to interrupt and exception mechanisms in real- </span>
<span id="t9_197" class="t s3_197">address and virtual-8086 mode. Section 6.14, “Exception and Interrupt Handling in 64-bit Mode,” describes infor- </span>
<span id="ta_197" class="t s3_197">mation specific to interrupt and exception mechanisms in IA-32e mode and 64-bit sub-mode. </span>
<span id="tb_197" class="t s4_197">6.1 </span><span id="tc_197" class="t s4_197">INTERRUPT AND EXCEPTION OVERVIEW </span>
<span id="td_197" class="t s3_197">Interrupts and exceptions are events that indicate that a condition exists somewhere in the system, the processor, </span>
<span id="te_197" class="t s3_197">or within the currently executing program or task that requires the attention of a processor. They typically result in </span>
<span id="tf_197" class="t s3_197">a forced transfer of execution from the currently running program or task to a special software routine or task </span>
<span id="tg_197" class="t s3_197">called an interrupt handler or an exception handler. The action taken by a processor in response to an interrupt or </span>
<span id="th_197" class="t s3_197">exception is referred to as servicing or handling the interrupt or exception. </span>
<span id="ti_197" class="t s3_197">Interrupts occur at random times during the execution of a program, in response to signals from hardware. System </span>
<span id="tj_197" class="t s3_197">hardware uses interrupts to handle events external to the processor, such as requests to service peripheral devices. </span>
<span id="tk_197" class="t s3_197">Software can also generate interrupts by executing the INT </span><span id="tl_197" class="t s5_197">n </span><span id="tm_197" class="t s3_197">instruction. </span>
<span id="tn_197" class="t s3_197">Exceptions occur when the processor detects an error condition while executing an instruction, such as division by </span>
<span id="to_197" class="t s3_197">zero. The processor detects a variety of error conditions including protection violations, page faults, and internal </span>
<span id="tp_197" class="t s3_197">machine faults. The machine-check architecture of the Pentium 4, Intel Xeon, P6 family, and Pentium processors </span>
<span id="tq_197" class="t s3_197">also permits a machine-check exception to be generated when internal hardware errors and bus errors are </span>
<span id="tr_197" class="t s3_197">detected. </span>
<span id="ts_197" class="t s3_197">When an interrupt is received or an exception is detected, the currently running procedure or task is suspended </span>
<span id="tt_197" class="t s3_197">while the processor executes an interrupt or exception handler. When execution of the handler is complete, the </span>
<span id="tu_197" class="t s3_197">processor resumes execution of the interrupted procedure or task. The resumption of the interrupted procedure or </span>
<span id="tv_197" class="t s3_197">task happens without loss of program continuity, unless recovery from an exception was not possible or an inter- </span>
<span id="tw_197" class="t s3_197">rupt caused the currently running program to be terminated. </span>
<span id="tx_197" class="t s3_197">This chapter describes the processor’s interrupt and exception-handling mechanism, when operating in protected </span>
<span id="ty_197" class="t s3_197">mode. A description of the exceptions and the conditions that cause them to be generated is given at the end of this </span>
<span id="tz_197" class="t s3_197">chapter. </span>
<span id="t10_197" class="t s4_197">6.2 </span><span id="t11_197" class="t s4_197">EXCEPTION AND INTERRUPT VECTORS </span>
<span id="t12_197" class="t s3_197">To aid in handling exceptions and interrupts, each architecturally defined exception and each interrupt condition </span>
<span id="t13_197" class="t s3_197">requiring special handling by the processor is assigned a unique identification number, called a vector number. The </span>
<span id="t14_197" class="t s3_197">processor uses the vector number assigned to an exception or interrupt as an index into the interrupt descriptor </span>
<span id="t15_197" class="t s3_197">table (IDT). The table provides the entry point to an exception or interrupt handler (see Section 6.10, “Interrupt </span>
<span id="t16_197" class="t s3_197">Descriptor Table (IDT)”). </span>
<span id="t17_197" class="t s3_197">The allowable range for vector numbers is 0 to 255. Vector numbers in the range 0 through 31 are reserved by the </span>
<span id="t18_197" class="t s3_197">Intel 64 and IA-32 architectures for architecture-defined exceptions and interrupts. Not all of the vector numbers </span>
<span id="t19_197" class="t s3_197">in this range have a currently defined function. The unassigned vector numbers in this range are reserved. Do not </span>
<span id="t1a_197" class="t s3_197">use the reserved vector numbers. </span>
<span id="t1b_197" class="t s3_197">Vector numbers in the range 32 to 255 are designated as user-defined interrupts and are not reserved by the Intel </span>
<span id="t1c_197" class="t s3_197">64 and IA-32 architecture. These interrupts are generally assigned to external I/O devices to enable those devices </span>
<span id="t1d_197" class="t s3_197">to send interrupts to the processor through one of the external hardware interrupt mechanisms (see Section 6.3, </span>
<span id="t1e_197" class="t s3_197">“Sources of Interrupts”). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
