# 18. Arithmetic/Logical Datapath

## Single-Core Processor

Datapath (“<mark style="color:yellow;">the brawn</mark>”): portion of the processor that <mark style="color:yellow;">contains hardware necessary to perform operations required by the processor</mark>.&#x20;

Control (“<mark style="color:yellow;">the brain</mark>”): portion of the processor (also in hardware) that <mark style="color:yellow;">tells the datapath what needs to be done</mark>.

<figure><img src=".gitbook/assets/image (142).png" alt=""><figcaption></figcaption></figure>

## Combinational Logic Blocks

<figure><img src=".gitbook/assets/image (143).png" alt=""><figcaption></figcaption></figure>

32bits加法器没有看到Overflow输出，应该是这里做了简化：

* **无符号数加法器**：
  * **Carry Out 已足够表示溢出**，无需额外 `Overflow` 标志。
  * 当 `Carry Out = 1` 时，结果超出无符号数范围，需通过软件或硬件处理（如扩展位数）。
* **有符号数加法器**：
  * 需单独 `Overflow` 标志，因为 `Carry Out` 无法直接表示符号位异常。

所以上面的图片应该是对应的无符号数的加法器。

## One-Instruction-Per-Cycle RISC V Machine

<figure><img src=".gitbook/assets/image (171).png" alt="" width="375"><figcaption></figcaption></figure>

The CPU is composed of two types of subcircuits: <mark style="color:yellow;">**combinational logic blocks**</mark> and <mark style="color:yellow;">**state elements**</mark>.

* <mark style="color:yellow;">On</mark> <mark style="color:red;">**every tick**</mark> <mark style="color:yellow;">of the clock, the computer executes one instruction</mark>:
  * Current outputs of the state elements drive the inputs to combinational logic…
  * whose outputs settle at the inputs to the state elements <mark style="color:red;">before the next rising clock edge</mark>.
* At the rising clock edge:
  * All the state elements are <mark style="color:red;">updated with the combinatorial logic outputs</mark> (<mark style="color:red;">samples D inputs</mark>)
  * and execution moves to the next clock cycle(<mark style="color:red;">Driving sampled value to output Q</mark>).

## Program Counter

<figure><img src=".gitbook/assets/image (144).png" alt="" width="179"><figcaption></figcaption></figure>

The Program Counter is a 32-bit Register.

* Input:
  * N-bit data input bus
  * Write Enable “Control” bit (1: asserted/1, 0: deasserted/0)
* Output:
  * N-bit data output bus
* Behavior:
  * <mark style="color:yellow;">If Write Enable is 1 on</mark> <mark style="color:red;">rising clock edge</mark><mark style="color:yellow;">, set Data Out=Data In</mark>.
  * <mark style="color:yellow;">At all other times, Data Out will not change; it will output its current value</mark>.

## Register File

<figure><img src=".gitbook/assets/image (145).png" alt="" width="188"><figcaption></figcaption></figure>

Register File (RegFile) has 32 registers.

* Input:
  * One 32-bit <mark style="color:red;">input data bus</mark>, dataW.
  * Three 5-bit select busses, rs1, rs2, and rsW.
  * RegWEn control bit.
* Output:
  * Two 32-bit <mark style="color:red;">output data busses</mark>, data1 and data2.
* Registers are accessed via their <mark style="color:yellow;">5-bit register numbers</mark>:&#x20;
  * <mark style="color:yellow;">R\[rs1]</mark>: rs1 selects register to put on data1 bus out.&#x20;
  * <mark style="color:yellow;">R\[rs2]</mark>: rs2 selects register to put on data2 bus out.
  * <mark style="color:yellow;">R\[rd]</mark>: rsW selects register <mark style="color:red;">to be written via dataW when RegWEn=1</mark>.&#x20;
* Clock behavior: Write operation occurs on rising clock edge.&#x20;
  * <mark style="color:yellow;">Clock input only a factor on write!</mark>&#x20;
  * All read operations behave like a combinational block: If rs1, rs2 valid, then data1, data2 valid after access time.

{% hint style="info" %}
RegFile behaves like a combinational block for read operations!
{% endhint %}

## Memory

<figure><img src=".gitbook/assets/image (147).png" alt=""><figcaption></figcaption></figure>

Memory is “magic.” For this class:

* 32-bit byte-addressed memory space; and
* Memory access with 32-bit words.
* Memory words are accessed as follows:&#x20;
  * <mark style="color:red;">**Read**</mark>: Address addr selects word to put on dataR bus.&#x20;
  * <mark style="color:red;">**Write**</mark>: Set <mark style="color:red;">MemRW=1</mark>. Address addr selects word to be written with <mark style="color:red;">dataW bus</mark>.&#x20;
* Like RegFile, <mark style="color:yellow;">clock input is only a factor on write.</mark>&#x20;
  * If MemRW=1, write occurs on rising clock edge.&#x20;
  * If MemRW=0 and addr valid, then <mark style="color:yellow;">dataR valid after access time.</mark>

{% hint style="info" %}
<mark style="color:yellow;">If MemRW=0, MEM behaves like a combinational block.</mark>
{% endhint %}

* Current abstraction: Memory holds both instructions and data in one contiguous 32-bit memory space.&#x20;
* In our processor, we’ll use two “separate” memories:&#x20;
  * <mark style="color:red;">IMEM</mark>: A <mark style="color:red;">read-only memory</mark> for fetching instructions.&#x20;
  * <mark style="color:red;">DMEM</mark>: A memory for <mark style="color:red;">loading (read) and storing (write)</mark> data words.&#x20;
  * Under the hood, these are placeholders for caches. (more later)&#x20;
* Because IMEM is read-only, it always behaves like a combinational block:&#x20;
  * If addr valid, then instr valid after access time.

## Design the Datapath in Phases

* Smaller stages are easier to design!&#x20;
* Modularity: Easy to optimize one stage without touching the others.

5 Basic Stages (Phases) of Instruction Execution

* Instruction Fetch
* Instruction Decode
* Execute
* Memory Access
* Write Back

<figure><img src=".gitbook/assets/image (196).png" alt=""><figcaption></figcaption></figure>

## R-Type: add datapath

add rd, rs1, rs2

<figure><img src=".gitbook/assets/image (148).png" alt=""><figcaption></figcaption></figure>

* The add instruction makes two changes to processor state:&#x20;
  * RegFile R\[rd] = R\[rs1] + R\[rs2]&#x20;
  * PC PC = PC + 4

<figure><img src=".gitbook/assets/image (149).png" alt=""><figcaption></figcaption></figure>

## R-Type: sub datapath

sub rd, rs1, rs2

<figure><img src=".gitbook/assets/image (150).png" alt=""><figcaption></figcaption></figure>

* sub is almost the same as add, except now the ALU subtracts operands instead of adding them:
  * RegFile  R\[rd] = R\[rs1] - R\[rs2]
  * PC  PC = PC + 4
* Instruction bit inst\[30] selects between add/sub.
  * Details left to control logic.

<figure><img src=".gitbook/assets/image (197).png" alt=""><figcaption></figcaption></figure>

{% hint style="info" %}
Control and Datapath are two abstractions that together comprise the CPU. Under the hood, both are designed with combinational logic and/or state elements.
{% endhint %}

<figure><img src=".gitbook/assets/image (152).png" alt=""><figcaption></figcaption></figure>

The Control Logic decodes funct3 and funct7 instruction fields, selects appropriate ALU function by setting the control line ALUSel.

<figure><img src=".gitbook/assets/image (153).png" alt="" width="151"><figcaption></figcaption></figure>

## Datapath with immediates: addi

<mark style="color:yellow;">**addi rd, rs1, imm**</mark>

<figure><img src=".gitbook/assets/image (154).png" alt=""><figcaption></figcaption></figure>

* The addi instruction updates the same two states as before. But we now need to <mark style="color:yellow;">build an immediate imm</mark>!&#x20;
  * RegFile Reg\[rd] = Reg\[rs1] + imm&#x20;
  * PC PC = PC + 4

we should feed in an immediate to ALU input B (instead of R\[rs2]).

<figure><img src=".gitbook/assets/image (155).png" alt=""><figcaption></figcaption></figure>

## Immediate Generation Block Design

Sign extended

<figure><img src=".gitbook/assets/image (156).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (157).png" alt=""><figcaption></figcaption></figure>

