 
****************************************
Report : design
Design : fp_mac
Version: O-2018.06-SP4
Date   : Mon Dec 19 02:52:38 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Local Link Library:

    {saed32rvt_ff1p16vn40c.db, saed32rvt_ss0p95v125c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ff1p16vn40c
    Library : saed32rvt_ff1p16vn40c
    Process :   1.01
    Temperature : -40.00
    Voltage :   1.16
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   35000
Location       :   saed32rvt_ff1p16vn40c
Resistance     :   0.001068
Capacitance    :   0.000243
Area           :   0.01
Slope          :   140.36
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    16.92
     2    39.03
     3    64.09
     4    92.51
     5   124.73
     6   161.17
     7   202.25
     8   248.42
     9   300.09
    10   357.68
    11   421.63
    12   492.37
    13   570.31
    14   655.89
    15   749.54
    16   851.67
    17   962.72
    18  1083.11
    19  1213.28
    20  1353.64



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
