#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Mar 15 21:51:06 2022
# Process ID: 6820
# Current directory: C:/Users/jiangja5/hash_server
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7152 C:\Users\jiangja5\hash_server\hash_server.xpr
# Log file: C:/Users/jiangja5/hash_server/vivado.log
# Journal file: C:/Users/jiangja5/hash_server\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangja5/hash_server/hash_server.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/jiangja5/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jiangja5/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_hash_table_mgr_0_0
design_1_hash_table_mgr_mig_0_0
design_1_sd_card_controller_0_0

open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 992.121 ; gain = 381.711
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [Vivado 12-4351] Exported hardware design may be stale because one or more Block Designs are locked. It is recommended to re-generate the locked block designs and re-export.
open_bd_design {C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s04_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s05_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s06_mmu
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- user.org:user:hash_table_mgr:1.0 - hash_table_mgr_0
Adding cell -- user.org:user:hash_table_mgr_mig:1.0 - hash_table_mgr_mig_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:user:sd_card_controller:1.0 - sd_card_controller_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_ethernet_0_dma
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /sd_card_controller_0/resetn(rst)
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Successfully read diagram <design_1> from BD file <C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_shift_ram_0/Q(data) and /phy_rst_n(rst)
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1871.645 ; gain = 0.000
report_ip_status -name ip_status 
report_ip_status -name ip_status 
close_bd_design [get_bd_designs design_1]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangja5/ip_repo'.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
write_hwdef -force  -file C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-05:02:51
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724048B
set_property PROGRAM.FILE {C:/Users/jiangja5/hash_server/hash_server.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_sdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/jiangja5/hash_server/hash_server.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2375.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 22:15:42 2022...
