[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/hdd.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/hdd.v
%3Cclass%3E=100
%3Cbasename%3E=hdd
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, io_select, device_select, reset, a, rd, d_in, d_out, sector, hdd_read, hdd_write, hdd_mounted, hdd_protect, ram_addr, ram_di, ram_do, ram_we
a\category=117
a\port=1
a\alias=A
a\type\Subtype\mark1=ieee::unsigned
a\type\Subtype\mark2=ieee::unsigned
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
cpu_interface\category=113
cpu_interface\port=0
cpu_interface\alias=cpu_interface
d_in\category=117
d_in\port=1
d_in\alias=D_IN
d_in\type\Subtype\mark1=ieee::unsigned
d_in\type\Subtype\mark2=ieee::unsigned
d_in\type\Subtype\constraint\0\Range\dir=false
d_in\type\Subtype\constraint\0\Range\left\Constant\value=7
d_in\type\Subtype\constraint\0\Range\left\Constant\units=
d_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_in\type\Subtype\constraint\0\Range\right\Constant\value=0
d_in\type\Subtype\constraint\0\Range\right\Constant\units=
d_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_out\category=117
d_out\port=2
d_out\alias=D_OUT
d_out\type\Subtype\mark1=ieee::unsigned
d_out\type\Subtype\mark2=ieee::unsigned
d_out\type\Subtype\constraint\0\Range\dir=false
d_out\type\Subtype\constraint\0\Range\left\Constant\value=7
d_out\type\Subtype\constraint\0\Range\left\Constant\units=
d_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_out\type\Subtype\constraint\0\Range\right\Constant\value=0
d_out\type\Subtype\constraint\0\Range\right\Constant\units=
d_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
device_select\category=117
device_select\port=1
device_select\alias=DEVICE_SELECT
device_select\type\Subtype\mark1=ieee::std_logic
device_select\type\Subtype\mark2=ieee::std_logic
hdd\category=100
hdd\port=0
hdd\alias=hdd
hdd_mounted\category=117
hdd_mounted\port=1
hdd_mounted\alias=hdd_mounted
hdd_mounted\type\Subtype\mark1=ieee::std_logic
hdd_mounted\type\Subtype\mark2=ieee::std_logic
hdd_protect\category=117
hdd_protect\port=1
hdd_protect\alias=hdd_protect
hdd_protect\type\Subtype\mark1=ieee::std_logic
hdd_protect\type\Subtype\mark2=ieee::std_logic
hdd_read\category=117
hdd_read\port=2
hdd_read\alias=hdd_read
hdd_read\type\Subtype\mark1=ieee::std_logic
hdd_read\type\Subtype\mark2=ieee::std_logic
hdd_write\category=117
hdd_write\port=2
hdd_write\alias=hdd_write
hdd_write\type\Subtype\mark1=ieee::std_logic
hdd_write\type\Subtype\mark2=ieee::std_logic
increment_sec_addr\category=117
increment_sec_addr\port=0
increment_sec_addr\alias=increment_sec_addr
increment_sec_addr\type\Subtype\mark1=ieee::std_logic
increment_sec_addr\type\Subtype\mark2=ieee::std_logic
io_select\category=117
io_select\port=1
io_select\alias=IO_SELECT
io_select\type\Subtype\mark1=ieee::std_logic
io_select\type\Subtype\mark2=ieee::std_logic
prodos_command_format\category=106
prodos_command_format\port=0
prodos_command_format\alias=PRODOS_COMMAND_FORMAT
prodos_command_format\type\Subtype\mark1=ieee::unsigned
prodos_command_format\type\Subtype\mark2=ieee::unsigned
prodos_command_format\init\Constant\value=03
prodos_command_format\init\Constant\units=
prodos_command_format\init\Constant\typeClass=0
prodos_command_read\category=106
prodos_command_read\port=0
prodos_command_read\alias=PRODOS_COMMAND_READ
prodos_command_read\type\Subtype\mark1=ieee::unsigned
prodos_command_read\type\Subtype\mark2=ieee::unsigned
prodos_command_read\init\Constant\value=01
prodos_command_read\init\Constant\units=
prodos_command_read\init\Constant\typeClass=0
prodos_command_status\category=106
prodos_command_status\port=0
prodos_command_status\alias=PRODOS_COMMAND_STATUS
prodos_command_status\type\Subtype\mark1=ieee::unsigned
prodos_command_status\type\Subtype\mark2=ieee::unsigned
prodos_command_status\init\Constant\value=00
prodos_command_status\init\Constant\units=
prodos_command_status\init\Constant\typeClass=0
prodos_command_write\category=106
prodos_command_write\port=0
prodos_command_write\alias=PRODOS_COMMAND_WRITE
prodos_command_write\type\Subtype\mark1=ieee::unsigned
prodos_command_write\type\Subtype\mark2=ieee::unsigned
prodos_command_write\init\Constant\value=02
prodos_command_write\init\Constant\units=
prodos_command_write\init\Constant\typeClass=0
prodos_status_no_device\category=106
prodos_status_no_device\port=0
prodos_status_no_device\alias=PRODOS_STATUS_NO_DEVICE
prodos_status_no_device\type\Subtype\mark1=ieee::unsigned
prodos_status_no_device\type\Subtype\mark2=ieee::unsigned
prodos_status_no_device\init\Constant\value=28
prodos_status_no_device\init\Constant\units=
prodos_status_no_device\init\Constant\typeClass=0
prodos_status_protect\category=106
prodos_status_protect\port=0
prodos_status_protect\alias=PRODOS_STATUS_PROTECT
prodos_status_protect\type\Subtype\mark1=ieee::unsigned
prodos_status_protect\type\Subtype\mark2=ieee::unsigned
prodos_status_protect\init\Constant\value=2B
prodos_status_protect\init\Constant\units=
prodos_status_protect\init\Constant\typeClass=0
ram_addr\category=117
ram_addr\port=1
ram_addr\alias=ram_addr
ram_addr\type\Subtype\mark1=ieee::unsigned
ram_addr\type\Subtype\mark2=ieee::unsigned
ram_addr\type\Subtype\constraint\0\Range\dir=false
ram_addr\type\Subtype\constraint\0\Range\left\Constant\value=8
ram_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ram_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ram_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_di\category=117
ram_di\port=1
ram_di\alias=ram_di
ram_di\type\Subtype\mark1=ieee::unsigned
ram_di\type\Subtype\mark2=ieee::unsigned
ram_di\type\Subtype\constraint\0\Range\dir=false
ram_di\type\Subtype\constraint\0\Range\left\Constant\value=7
ram_di\type\Subtype\constraint\0\Range\left\Constant\units=
ram_di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_di\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_di\type\Subtype\constraint\0\Range\right\Constant\units=
ram_di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_do\category=117
ram_do\port=2
ram_do\alias=ram_do
ram_do\type\Subtype\mark1=ieee::unsigned
ram_do\type\Subtype\mark2=ieee::unsigned
ram_do\type\Subtype\constraint\0\Range\dir=false
ram_do\type\Subtype\constraint\0\Range\left\Constant\value=7
ram_do\type\Subtype\constraint\0\Range\left\Constant\units=
ram_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_do\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_do\type\Subtype\constraint\0\Range\right\Constant\units=
ram_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_we\category=117
ram_we\port=1
ram_we\alias=ram_we
ram_we\type\Subtype\mark1=ieee::std_logic
ram_we\type\Subtype\mark2=ieee::std_logic
rd\category=117
rd\port=1
rd\alias=RD
rd\type\Subtype\mark1=ieee::std_logic
rd\type\Subtype\mark2=ieee::std_logic
reg_block_h\category=117
reg_block_h\port=0
reg_block_h\alias=reg_block_h
reg_block_h\type\Subtype\mark1=ieee::unsigned
reg_block_h\type\Subtype\mark2=ieee::unsigned
reg_block_h\type\Subtype\constraint\0\Range\dir=false
reg_block_h\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_block_h\type\Subtype\constraint\0\Range\left\Constant\units=
reg_block_h\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_block_h\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_block_h\type\Subtype\constraint\0\Range\right\Constant\units=
reg_block_h\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_block_l\category=117
reg_block_l\port=0
reg_block_l\alias=reg_block_l
reg_block_l\type\Subtype\mark1=ieee::unsigned
reg_block_l\type\Subtype\mark2=ieee::unsigned
reg_block_l\type\Subtype\constraint\0\Range\dir=false
reg_block_l\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_block_l\type\Subtype\constraint\0\Range\left\Constant\units=
reg_block_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_block_l\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_block_l\type\Subtype\constraint\0\Range\right\Constant\units=
reg_block_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_command\category=117
reg_command\port=0
reg_command\alias=reg_command
reg_command\type\Subtype\mark1=ieee::unsigned
reg_command\type\Subtype\mark2=ieee::unsigned
reg_command\type\Subtype\constraint\0\Range\dir=false
reg_command\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_command\type\Subtype\constraint\0\Range\left\Constant\units=
reg_command\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_command\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_command\type\Subtype\constraint\0\Range\right\Constant\units=
reg_command\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_mem_h\category=117
reg_mem_h\port=0
reg_mem_h\alias=reg_mem_h
reg_mem_h\type\Subtype\mark1=ieee::unsigned
reg_mem_h\type\Subtype\mark2=ieee::unsigned
reg_mem_h\type\Subtype\constraint\0\Range\dir=false
reg_mem_h\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_mem_h\type\Subtype\constraint\0\Range\left\Constant\units=
reg_mem_h\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_mem_h\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_mem_h\type\Subtype\constraint\0\Range\right\Constant\units=
reg_mem_h\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_mem_l\category=117
reg_mem_l\port=0
reg_mem_l\alias=reg_mem_l
reg_mem_l\type\Subtype\mark1=ieee::unsigned
reg_mem_l\type\Subtype\mark2=ieee::unsigned
reg_mem_l\type\Subtype\constraint\0\Range\dir=false
reg_mem_l\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_mem_l\type\Subtype\constraint\0\Range\left\Constant\units=
reg_mem_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_mem_l\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_mem_l\type\Subtype\constraint\0\Range\right\Constant\units=
reg_mem_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_status\category=117
reg_status\port=0
reg_status\alias=reg_status
reg_status\type\Subtype\mark1=ieee::unsigned
reg_status\type\Subtype\mark2=ieee::unsigned
reg_status\type\Subtype\constraint\0\Range\dir=false
reg_status\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_status\type\Subtype\constraint\0\Range\left\Constant\units=
reg_status\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_status\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_status\type\Subtype\constraint\0\Range\right\Constant\units=
reg_status\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reg_unit\category=117
reg_unit\port=0
reg_unit\alias=reg_unit
reg_unit\type\Subtype\mark1=ieee::unsigned
reg_unit\type\Subtype\mark2=ieee::unsigned
reg_unit\type\Subtype\constraint\0\Range\dir=false
reg_unit\type\Subtype\constraint\0\Range\left\Constant\value=7
reg_unit\type\Subtype\constraint\0\Range\left\Constant\units=
reg_unit\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
reg_unit\type\Subtype\constraint\0\Range\right\Constant\value=0
reg_unit\type\Subtype\constraint\0\Range\right\Constant\units=
reg_unit\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
reset\category=117
reset\port=1
reset\alias=RESET
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
rom\category=105
rom\port=0
rom\alias=rom
rom_dout\category=117
rom_dout\port=0
rom_dout\alias=rom_dout
rom_dout\type\Subtype\mark1=ieee::unsigned
rom_dout\type\Subtype\mark2=ieee::unsigned
rom_dout\type\Subtype\constraint\0\Range\dir=false
rom_dout\type\Subtype\constraint\0\Range\left\Constant\value=7
rom_dout\type\Subtype\constraint\0\Range\left\Constant\units=
rom_dout\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rom_dout\type\Subtype\constraint\0\Range\right\Constant\value=0
rom_dout\type\Subtype\constraint\0\Range\right\Constant\units=
rom_dout\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rtl\category=101
rtl\port=0
rtl\alias=rtl
sec_addr\category=117
sec_addr\port=0
sec_addr\alias=sec_addr
sec_addr\type\Subtype\mark1=ieee::unsigned
sec_addr\type\Subtype\mark2=ieee::unsigned
sec_addr\type\Subtype\constraint\0\Range\dir=false
sec_addr\type\Subtype\constraint\0\Range\left\Constant\value=8
sec_addr\type\Subtype\constraint\0\Range\left\Constant\units=
sec_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sec_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
sec_addr\type\Subtype\constraint\0\Range\right\Constant\units=
sec_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sec_storage\category=113
sec_storage\port=0
sec_storage\alias=sec_storage
sector\category=117
sector\port=2
sector\alias=sector
sector\type\Subtype\mark1=ieee::unsigned
sector\type\Subtype\mark2=ieee::unsigned
sector\type\Subtype\constraint\0\Range\dir=false
sector\type\Subtype\constraint\0\Range\left\Constant\value=15
sector\type\Subtype\constraint\0\Range\left\Constant\units=
sector\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
sector\type\Subtype\constraint\0\Range\right\Constant\value=0
sector\type\Subtype\constraint\0\Range\right\Constant\units=
sector\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
sector_buf\category=117
sector_buf\port=0
sector_buf\alias=sector_buf
sector_buf\type\Subtype\mark1=hdd::sector_ram
sector_buf\type\Subtype\mark2=hdd::sector_ram
sector_ram\category=119
sector_ram\port=0
sector_ram\alias=sector_ram
sector_ram\type\Type\entry=hdd::sector_ram
sector_ram\type\Type\tclass=301
sector_ram\type\Type\name=
sector_ram\type\Type\subtype\Subtype\mark1=ieee::unsigned
sector_ram\type\Type\subtype\Subtype\mark2=ieee::unsigned
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\dir=false
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=7
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
sector_ram\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
sector_ram\type\Type\constraint\0\Range\dir=true
sector_ram\type\Type\constraint\0\Range\left\Constant\value=0
sector_ram\type\Type\constraint\0\Range\left\Constant\units=
sector_ram\type\Type\constraint\0\Range\left\Constant\typeClass=304
sector_ram\type\Type\constraint\0\Range\right\Constant\value=511
sector_ram\type\Type\constraint\0\Range\right\Constant\units=
sector_ram\type\Type\constraint\0\Range\right\Constant\typeClass=304
select_d\category=117
select_d\port=0
select_d\alias=select_d
select_d\type\Subtype\mark1=ieee::std_logic
select_d\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
