
---------- Begin Simulation Statistics ----------
final_tick                               13973697077571                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225479                       # Simulator instruction rate (inst/s)
host_mem_usage                               17156228                       # Number of bytes of host memory used
host_op_rate                                   268008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4427.33                       # Real time elapsed on the host
host_tick_rate                                6445999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998269703                       # Number of instructions simulated
sim_ops                                    1186559439                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028539                       # Number of seconds simulated
sim_ticks                                 28538593839                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1275654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         5067                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2539453                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         5067                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1275644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         5135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2539447                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         5135                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu1.num_int_insts                          19                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         4                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1280148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2548475                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4989                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1280551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         4908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2549291                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         4908                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       579837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        1168268                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        682738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         44999070                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54174504                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249184410                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            296187248                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343928                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343928                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        402859113                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       197685455                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  20786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153112                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2758178                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.489863                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98034339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23542751                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12184586                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75102974                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        65963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23623713                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    302178146                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74491588                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       244917                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    299086345                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        210509                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       501650                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153187                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       779956                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4105                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118662                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        453956488                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            298966570                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525720                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        238653840                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.488466                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             299037768                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       311035714                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       72981340                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.907587                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.907587                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53132      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86290411     28.83%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30095      0.01%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187180      0.06%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55533763     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3355304      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55751551     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10837949      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4001678      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63739077     21.29%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19550382      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     299331266                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      232702979                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    452124592                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219215588                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    223805470                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13857475                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046295                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          76537      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           620      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2957203     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           33      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6621467     47.78%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        284693      2.05%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168067      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3693710     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55145      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80432630                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246212844                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79750982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84367519                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         302178146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        299331266                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5990805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       136767                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9317106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85680666                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.493568                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.823325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     22061690     25.75%     25.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5864324      6.84%     32.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7736046      9.03%     41.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6895411      8.05%     49.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9623588     11.23%     60.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8664144     10.11%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8821695     10.30%     81.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5546769      6.47%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10466999     12.22%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85680666                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.492721                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5152548                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1871127                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75102974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23623713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      103823681                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85701452                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     98                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         44999412                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54174590                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249184352                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            296187183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.343928                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.343928                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        402859384                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       197685503                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  20568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153111                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2758158                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.489866                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98034462                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23542869                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       12200922                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75102687                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        65948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23623686                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    302177304                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74491593                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       244844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    299086550                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        210428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       504712                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153174                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       782948                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4098                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        453961124                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            298966763                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525717                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        238655288                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.488468                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             299037919                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       311036060                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       72981314                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.907586                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.907586                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53134      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86290421     28.83%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30095      0.01%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187157      0.06%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55533836     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3355333      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55751541     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10837930      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4001717      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63739050     21.29%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19550442      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     299331400                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      232702761                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    452124516                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219215762                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    223804849                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13857251                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046294                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          76383      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           620      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2957266     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           33      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6621225     47.78%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        284869      2.06%     71.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168033      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3693702     26.66%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        55120      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80432756                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    246213155                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79751001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84366537                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         302177304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        299331400                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5990051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136742                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9314088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85680884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.493561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.823334                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     22061953     25.75%     25.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5865924      6.85%     32.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7734991      9.03%     41.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6893903      8.05%     49.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9622767     11.23%     60.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8664534     10.11%     71.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8822776     10.30%     81.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5548897      6.48%     87.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10465139     12.21%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85680884                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.492723                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5152440                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1870030                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75102687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23623686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      103823749                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85701452                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45121642                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54325504                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249900871                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297033909                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.342942                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.342942                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404037693                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198263439                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  19898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153336                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2764642                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.499801                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98314689                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23609236                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       12058698                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75317728                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        65941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23690081                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303034051                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74705453                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245300                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    299937999                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        210890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       484563                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153388                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       763226                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4097                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455251610                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299818063                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525718                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239334059                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.498401                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             299889374                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       311906025                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73176421                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.915947                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.915947                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53200      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86525452     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30131      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187422      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55695882     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3364751      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55916146     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10865906      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4011244      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63925121     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19607300      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300183299                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233383577                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453445909                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219855957                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224452864                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13898347                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046300                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          76640      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           621      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2966270     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           33      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6641658     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285321      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168246      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3704533     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55025      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80644869                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    246637559                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79962106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84585197                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303034051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300183299                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5999980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       136969                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9329323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85681554                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.503476                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.821119                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21880547     25.54%     25.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5882386      6.87%     32.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7754943      9.05%     41.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6917016      8.07%     49.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9652243     11.27%     60.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8689849     10.14%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8846077     10.32%     81.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5562644      6.49%     87.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10495849     12.25%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85681554                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.502663                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5167020                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1882528                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75317728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23690081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104117339                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85701452                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45138024                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54346078                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.342806                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.342806                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404201337                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198343778                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  19823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153363                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765509                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.501171                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98353446                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618282                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       12045554                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75347410                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        66544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699194                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303151706                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74735164                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245139                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300055471                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        211212                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       486057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153405                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       765090                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4090                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455442700                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299935468                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525717                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239434162                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.499771                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300006769                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312025485                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73202824                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.917104                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.917104                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53205      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86557309     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187447      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55718317     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366039      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55939143     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869588      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012470      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63951064     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19615150      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300300611                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233478567                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453629838                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219944853                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224542694                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13904632                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046302                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          76926      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           623      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967389     21.34%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           35      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6644580     47.79%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        285478      2.05%     71.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168291      1.21%     72.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3706153     26.65%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55157      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80673471                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    246694621                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79990615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84613665                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303151706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300300611                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6000630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       136977                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9330508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85681629                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.504842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.821176                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21865940     25.52%     25.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5876937      6.86%     32.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7758952      9.06%     41.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6916553      8.07%     49.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9653098     11.27%     60.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8691999     10.14%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8849317     10.33%     81.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5562842      6.49%     87.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10505991     12.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85681629                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.504032                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5169142                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1869688                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75347410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699194                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104157880                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85701452                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89256709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89256713                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89256709                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89256713                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5007309                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5007315                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5007310                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5007316                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  39499927533                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39499927533                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  39499927533                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39499927533                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94264018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94264028                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94264019                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94264029                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.600000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053120                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053120                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.600000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053120                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7888.454164                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7888.444712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7888.452589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7888.443137                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          223                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          223                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1263151                       # number of writebacks
system.cpu0.dcache.writebacks::total          1263151                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3731154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3731154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3731154                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3731154                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1276155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1276155                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1276156                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1276156                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14174552259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14174552259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14174658153                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14174658153                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013538                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013538                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013538                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013538                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11107.234042                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11107.234042                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11107.308317                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11107.308317                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1263151                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     65826543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65826544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4965110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4965115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  39284409600                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39284409600                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70791653                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70791659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070137                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7912.092501                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7912.084534                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3731145                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3731145                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1233965                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1233965                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13973101578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13973101578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11323.742228                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11323.742228                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23430166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23430169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        42199                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    215517933                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    215517933                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23472365                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23472369                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001798                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001798                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5107.181047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5107.060024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        42190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        42190                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    201450681                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    201450681                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4774.844300                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4774.844300                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       105894                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       105894                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data       105894                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total       105894                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.780123                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90534460                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1263663                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.644465                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.006418                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.773705                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995652                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999571                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        755375895                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       755375895                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20586641                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20586664                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20586641                       # number of overall hits
system.cpu0.icache.overall_hits::total       20586664                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     13148505                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13148505                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     13148505                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13148505                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20586791                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20586816                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20586791                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20586816                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 87656.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86503.322368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 87656.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86503.322368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     12137850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12137850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     12137850                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12137850                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90580.970149                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 90580.970149                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90580.970149                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 90580.970149                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20586641                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20586664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     13148505                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13148505                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20586791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20586816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 87656.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86503.322368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     12137850                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12137850                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 90580.970149                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 90580.970149                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.596185                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20586800                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151373.529412                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   130.596185                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.255071                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        164694664                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       164694664                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1234107                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       309973                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1103168                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        12499                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        12499                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29692                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29692                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1234107                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3815475                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3815747                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    161716096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           161724800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       149990                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                9599360                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1426288                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003634                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060172                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1421105     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5183      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1426288                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1686895079                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1266555510                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1116636                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1116637                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1116636                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1116637                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       147021                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       147162                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       147021                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       147162                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     12041946                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9074700216                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9086742162                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     12041946                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9074700216                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9086742162                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          134                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1263657                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1263799                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          134                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1263657                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1263799                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.116346                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.116444                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.116346                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.116444                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 90540.947368                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 61723.836840                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 61746.525339                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 90540.947368                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 61723.836840                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 61746.525339                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       149990                       # number of writebacks
system.cpu0.l2cache.writebacks::total          149990                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       147021                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       147154                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       147021                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       147154                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     11997657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9025742223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9037739880                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     11997657                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9025742223                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9037739880                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.116346                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.116438                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.116346                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.116438                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90207.947368                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 61390.836840                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61416.882178                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90207.947368                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 61390.836840                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61416.882178                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               149990                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       288012                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       288012                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       288012                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       288012                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       975023                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       975023                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       975023                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       975023                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        12499                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        12499                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        12499                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        12499                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29005                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29005                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          686                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     16599051                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     16599051                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29691                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29692                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.023105                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.023138                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 24196.867347                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 24161.646288                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     16370613                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     16370613                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.023105                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.023104                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 23863.867347                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 23863.867347                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1087631                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1087632                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       146335                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       146475                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     12041946                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9058101165                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9070143111                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1233966                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1234107                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.118589                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.118689                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90540.947368                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61899.758534                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61922.806697                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       146335                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       146468                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11997657                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   9009371610                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   9021369267                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.118589                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118683                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90207.947368                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61566.758534                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61592.766113                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2123.621855                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2539333                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          152125                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           16.692411                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   181.463479                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.092133                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    75.938672                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1864.127572                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.044303                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000022                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.018540                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.455109                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518462                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1439                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40781453                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40781453                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28538583839                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29872.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29872.numOps                      0                       # Number of Ops committed
system.cpu0.thread29872.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89256616                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89256620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89256616                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89256620                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5007306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5007312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5007307                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5007313                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  39535919172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39535919172                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  39535919172                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39535919172                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94263922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94263932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94263923                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94263933                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053120                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053120                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.600000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053120                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053120                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7895.646715                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7895.637254                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7895.645139                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7895.635678                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1263154                       # number of writebacks
system.cpu1.dcache.writebacks::total          1263154                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3731158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3731158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3731158                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3731158                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1276148                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1276148                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1276149                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1276149                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  14189883579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14189883579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  14190025104                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14190025104                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013538                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013538                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013538                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013538                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 11119.308716                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11119.308716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 11119.410903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11119.410903                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1263154                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     65826440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       65826441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4965119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4965124                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  39320374932                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39320374932                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70791559                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70791565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070137                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070137                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7919.321759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7919.313784                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3731148                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3731148                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1233971                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1233971                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  13988402262                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13988402262                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017431                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017431                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 11336.086717                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11336.086717                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23430176                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23430179                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        42187                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        42188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    215544240                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    215544240                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23472363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23472367                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001797                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001797                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5109.257354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5109.136247                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           10                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        42177                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42177                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    201481317                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    201481317                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001797                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4777.042393                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4777.042393                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       141525                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       141525                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       141525                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       141525                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.780447                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90534355                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1263666                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.644212                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.006415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.774032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995652                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          334                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        755375130                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       755375130                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20586498                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20586521                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20586498                       # number of overall hits
system.cpu1.icache.overall_hits::total       20586521                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          150                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          150                       # number of overall misses
system.cpu1.icache.overall_misses::total          152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12860127                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12860127                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12860127                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12860127                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20586648                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20586673                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20586648                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20586673                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 85734.180000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84606.098684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 85734.180000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84606.098684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          134                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     11870118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     11870118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     11870118                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     11870118                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88582.970149                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88582.970149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88582.970149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88582.970149                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20586498                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20586521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12860127                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12860127                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20586648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20586673                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 85734.180000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84606.098684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     11870118                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     11870118                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 88582.970149                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88582.970149                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.596150                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20586657                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151372.477941                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   130.596150                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.255071                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.258977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        164693520                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       164693520                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1234113                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       309962                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1103397                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12489                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12489                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29689                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29689                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1234113                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3815464                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3815736                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    161716480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           161725184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       150205                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                9613120                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1426497                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003681                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.060560                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1421246     99.63%     99.63% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                5251      0.37%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1426497                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1686894414                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1266555177                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1116511                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1116512                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1116511                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1116512                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       147149                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       147290                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       147149                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       147290                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     11774547                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   9090685214                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   9102459761                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     11774547                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   9090685214                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   9102459761                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          134                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1263660                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1263802                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          134                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1263660                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1263802                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.116447                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.116545                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.116447                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.116545                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88530.428571                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 61778.776709                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61799.577439                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88530.428571                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 61778.776709                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61799.577439                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       150205                       # number of writebacks
system.cpu1.l2cache.writebacks::total          150205                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       147149                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       147282                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       147149                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       147282                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     11730258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   9041684597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   9053414855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     11730258                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   9041684597                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   9053414855                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116447                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.116539                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116447                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.116539                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88197.428571                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 61445.776709                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61469.934242                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88197.428571                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 61445.776709                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61469.934242                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               150205                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       288008                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       288008                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       288008                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       288008                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       975030                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       975030                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       975030                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       975030                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12489                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12489                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12489                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12489                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29001                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29001                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          687                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          688                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     16729587                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     16729587                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29688                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29689                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.023141                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.023174                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 24351.655022                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 24316.260174                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          687                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     16500816                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     16500816                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.023141                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.023140                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 24018.655022                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 24018.655022                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1087510                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1087511                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       146462                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       146602                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11774547                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9073955627                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   9085730174                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1233972                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1234113                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.118692                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.118791                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88530.428571                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 61954.333732                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 61975.485832                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       146462                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       146595                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     11730258                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   9025183781                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   9036914039                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.118692                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118786                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88197.428571                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 61621.333732                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61645.445199                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2123.645519                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2539329                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          152340                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           16.668826                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   181.247427                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.092138                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    76.046301                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1864.259653                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.044250                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000022                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.018566                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.455142                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.518468                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1444                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.521240                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40781604                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40781604                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28538583839                       # Cumulative time (in ticks) in various power states
system.cpu1.thread26766.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread26766.numOps                      0                       # Number of Ops committed
system.cpu1.thread26766.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89508820                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89508824                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89508820                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89508824                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5025237                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5025243                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5025238                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5025244                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39368836089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39368836089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39368836089                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39368836089                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94534057                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94534067                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94534058                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94534068                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053158                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053158                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053158                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053158                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7834.224752                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7834.215398                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7834.223193                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7834.213839                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1267678                       # number of writebacks
system.cpu2.dcache.writebacks::total          1267678                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3744583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3744583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3744583                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3744583                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1280654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1280654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1280655                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1280655                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14100807078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14100807078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  14100898653                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14100898653                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013547                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013547                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013547                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013547                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 11010.629786                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11010.629786                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 11010.692695                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11010.692695                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1267678                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66012426                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66012427                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4982975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4982980                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39152788686                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39152788686                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70995401                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70995407                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070187                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070187                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7857.311884                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7857.304000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3744572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3744572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13898849904                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13898849904                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 11223.204324                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11223.204324                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23496394                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23496397                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        42262                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        42263                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    216047403                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    216047403                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23538656                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23538660                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001795                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5112.096044                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5111.975085                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        42251                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        42251                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    201957174                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    201957174                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4779.938321                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4779.938321                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data        91575                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        91575                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        91575                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        91575                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.780864                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90791068                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268190                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.591061                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.006413                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.774451                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995653                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999572                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757540734                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757540734                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20644114                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20644137                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20644114                       # number of overall hits
system.cpu2.icache.overall_hits::total       20644137                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          150                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          150                       # number of overall misses
system.cpu2.icache.overall_misses::total          152                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12556431                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12556431                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12556431                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12556431                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20644264                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20644289                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20644264                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20644289                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 83709.540000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82608.098684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 83709.540000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82608.098684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          134                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          134                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     11617038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11617038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     11617038                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11617038                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86694.313433                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 86694.313433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86694.313433                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 86694.313433                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20644114                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20644137                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          150                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12556431                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12556431                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20644264                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20644289                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 83709.540000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82608.098684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          134                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     11617038                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11617038                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 86694.313433                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 86694.313433                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          132.599602                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20644273                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         151796.125000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   130.599602                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.255077                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.258984                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165154448                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165154448                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238544                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       310932                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1106521                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        12470                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        12470                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29782                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29782                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238545                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3828999                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3829271                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162295552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162304256                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       149775                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                9585600                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1430572                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003569                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059630                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1425467     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5105      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1430572                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1692913059                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1271068326                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1121331                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1121332                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1121331                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1121332                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          133                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       146854                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       146995                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          133                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       146854                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       146995                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     11521467                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   8980498845                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   8992020312                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     11521467                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   8980498845                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   8992020312                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          134                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268185                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268327                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          134                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268185                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268327                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992537                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.115799                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.115897                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992537                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.115799                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.115897                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 86627.571429                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 61152.565439                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61172.286894                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 86627.571429                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 61152.565439                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61172.286894                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       149775                       # number of writebacks
system.cpu2.l2cache.writebacks::total          149775                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          133                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       146854                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       146987                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          133                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       146854                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       146987                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     11477178                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8931596796                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8943073974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     11477178                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8931596796                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8943073974                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.115799                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.115890                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.115799                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.115890                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86294.571429                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 60819.567707                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 60842.618558                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86294.571429                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 60819.567707                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 60842.618558                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               149775                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       288985                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       288985                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       288985                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       288985                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978577                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978577                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978577                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978577                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        12470                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        12470                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        12470                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        12470                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29098                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29098                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          683                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          684                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     16834149                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     16834149                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29781                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29782                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.022934                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.022967                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 24647.363104                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 24611.328947                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          683                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          683                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     16606710                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     16606710                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.022934                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.022933                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 24314.363104                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 24314.363104                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1092233                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1092234                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       146171                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       146311                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11521467                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   8963664696                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   8975186163                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238404                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238545                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.118032                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.118131                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86627.571429                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 61323.139994                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61343.208392                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       146171                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       146304                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11477178                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   8914990086                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   8926467264                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118032                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118126                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86294.571429                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 60990.142272                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61013.145669                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2106.894965                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2548358                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          151890                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           16.777655                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   178.140891                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.022216                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.090868                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    52.188312                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1876.452678                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.043491                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000022                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.012741                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.458118                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.514379                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1471                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          136                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40925634                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40925634                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28538583839                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29872.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29872.numOps                      0                       # Number of Ops committed
system.cpu2.thread29872.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89544779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89544783                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89544779                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89544783                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5026972                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5026978                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5026973                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5026979                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  39380084829                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  39380084829                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  39380084829                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  39380084829                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94571751                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94571761                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94571752                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94571762                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053155                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053155                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053155                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053155                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7833.758539                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7833.749189                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7833.756980                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7833.747630                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268093                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268093                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3745914                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3745914                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3745914                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3745914                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1281058                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1281058                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1281059                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1281059                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  14096039184                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14096039184                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  14096139084                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14096139084                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013546                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013546                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 11003.435585                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11003.435585                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 11003.504978                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11003.504978                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268093                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66039303                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66039304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4984716                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4984721                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  39164129334                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39164129334                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71024019                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71024025                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7856.842663                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7856.834783                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3745902                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3745902                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238814                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238814                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  13894173585                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13894173585                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11215.705978                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11215.705978                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23505476                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23505479                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        42256                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        42257                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    215955495                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    215955495                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001794                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001795                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5110.646890                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5110.525948                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        42244                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42244                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    201865599                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    201865599                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4778.562612                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4778.562612                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.781163                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90827425                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268605                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.596301                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.006410                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.774753                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995654                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999573                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757842701                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757842701                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20651988                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20652011                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20651988                       # number of overall hits
system.cpu3.icache.overall_hits::total       20652011                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          147                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           149                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          147                       # number of overall misses
system.cpu3.icache.overall_misses::total          149                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     12379608                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12379608                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     12379608                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12379608                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20652135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20652160                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20652135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20652160                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 84215.020408                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 83084.617450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 84215.020408                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 83084.617450                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          131                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          131                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     11467521                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11467521                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     11467521                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11467521                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87538.328244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 87538.328244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87538.328244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 87538.328244                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20651988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20652011                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          147                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     12379608                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12379608                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20652135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20652160                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 84215.020408                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 83084.617450                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          131                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     11467521                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11467521                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 87538.328244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 87538.328244                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          129.902643                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20652144                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              133                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         155279.278195                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   127.902643                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.249810                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.253716                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165217413                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165217413                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238950                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       310982                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1106720                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        12457                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29788                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29788                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238952                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          266                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3830219                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3830485                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162348672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162357184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       149609                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                9574976                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1430806                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003511                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.059152                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1425782     99.65%     99.65% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5024      0.35%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1430806                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1693461509                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         130869                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1271478582                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1121833                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1121834                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1121833                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1121834                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          130                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       146768                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       146906                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          130                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       146768                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       146906                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     11373948                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8973519498                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8984893446                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     11373948                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8973519498                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8984893446                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          131                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268601                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268740                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          131                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268601                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268740                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992366                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.115693                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.115789                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992366                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.115693                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.115789                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 87491.907692                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 61140.844721                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 61160.833771                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 87491.907692                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 61140.844721                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 61160.833771                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       149609                       # number of writebacks
system.cpu3.l2cache.writebacks::total          149609                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          130                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       146768                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       146898                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          130                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       146768                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       146898                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     11330658                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8924645754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8935976412                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     11330658                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8924645754                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8935976412                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992366                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.115693                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.115783                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992366                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.115693                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.115783                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87158.907692                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 60807.844721                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 60831.164563                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87158.907692                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 60807.844721                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 60831.164563                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               149609                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289044                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289044                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289044                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289044                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978933                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978933                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978933                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978933                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        12457                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        12457                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29101                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29101                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          686                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          687                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     16764885                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     16764885                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.023030                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.023063                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 24438.607872                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 24403.034934                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          686                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     16536447                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     16536447                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.023030                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.023029                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 24105.607872                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 24105.607872                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1092732                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1092733                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       146082                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       146219                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11373948                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   8956754613                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   8968128561                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          131                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238814                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238952                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992366                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.117921                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.118018                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87491.907692                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 61313.198156                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61333.537782                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       146082                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       146212                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11330658                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8908109307                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   8919439965                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992366                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.117921                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118013                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87158.907692                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 60980.198156                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61003.474168                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2106.750159                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2549174                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          151724                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           16.801389                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   178.112140                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.013549                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.092065                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    51.848002                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1876.684403                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.043484                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000003                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000022                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.012658                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.458175                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.514343                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1475                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.516357                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40938508                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40938508                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158493732                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28538583839                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              585606                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        116019                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        491680                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            276445                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2746                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2746                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         585607                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       439247                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       439650                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       438775                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       438513                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1756185                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     18693440                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     18711040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     18673920                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     18662848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 74741248                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            304664                       # Total snoops (count)
system.l3bus.snoopTraffic                     1806016                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             893174                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   893174    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               893174                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            582118576                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            98066316                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            98157872                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            97966380                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            97899472                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        52708                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        52854                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        52413                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        52304                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              210279                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        52708                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        52854                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        52413                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        52304                       # number of overall hits
system.l3cache.overall_hits::total             210279                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94313                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        94295                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        94441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          130                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        94464                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            378074                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94313                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        94295                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        94441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          130                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        94464                       # number of overall misses
system.l3cache.overall_misses::total           378074                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     11463525                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7697169437                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     11196792                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7710718876                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     10942047                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7609186187                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     10810512                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7604063642                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30665551018                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     11463525                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7697169437                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     11196792                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7710718876                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     10942047                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7609186187                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     10810512                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7604063642                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30665551018                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       147021                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       147149                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       146854                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          130                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       146768                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          588353                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       147021                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       147149                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       146854                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          130                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       146768                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         588353                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.641493                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.640813                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.643095                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.643628                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.642597                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.641493                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.640813                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.643095                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.643628                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.642597                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86191.917293                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 81613.027228                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 84186.406015                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 81772.298383                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82271.030075                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 80570.792209                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 83157.784615                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 80496.947430                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81109.917683                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86191.917293                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 81613.027228                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 84186.406015                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 81772.298383                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82271.030075                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 80570.792209                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 83157.784615                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 80496.947430                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81109.917683                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          28219                       # number of writebacks
system.l3cache.writebacks::total                28219                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94313                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        94295                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        94441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          130                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        94464                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       378042                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94313                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        94295                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        94441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          130                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        94464                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       378042                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     10577745                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7069044857                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     10311012                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7082714176                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10056267                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   6980215787                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      9944712                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6974933402                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28147797958                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     10577745                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7069044857                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     10311012                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7082714176                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10056267                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   6980215787                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      9944712                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6974933402                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28147797958                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.641493                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.640813                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.643095                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.643628                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.642543                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.641493                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.640813                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.643095                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.643628                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.642543                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79531.917293                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74953.027228                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 77526.406015                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 75112.298383                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75611.030075                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 73910.862729                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76497.784615                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 73836.947430                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74456.800985                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79531.917293                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74953.027228                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 77526.406015                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 75112.298383                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75611.030075                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 73910.862729                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76497.784615                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 73836.947430                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74456.800985                       # average overall mshr miss latency
system.l3cache.replacements                    304664                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        87800                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        87800                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        87800                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        87800                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       491680                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       491680                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       491680                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       491680                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          638                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          634                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          637                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2546                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           49                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            200                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4683645                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      4805190                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      4964364                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      4878783                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     19331982                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          687                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          683                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          686                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2746                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.071325                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.071742                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.071429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.072833                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95584.591837                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 98065.102041                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 101313.551020                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data        99567                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 96659.910000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           49                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          196                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4357305                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4478850                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      4638024                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      4552443                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     18026622                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.071325                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.071742                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.071429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.071377                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 88924.591837                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 91405.102041                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94653.551020                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data        92907                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 91972.561224                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        52071                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        52216                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        51779                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        51667                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       207733                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94264                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        94246                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        94392                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        94415                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       377874                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11463525                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7692485792                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11196792                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7705913686                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10942047                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7604221823                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     10810512                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7599184859                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30646219036                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       146335                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       146462                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       146171                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       146082                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       585607                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.644166                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.643484                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.645764                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.646315                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.645269                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86191.917293                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81605.764576                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84186.406015                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81763.827494                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82271.030075                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80560.024398                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 83157.784615                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80487.050352                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81101.687430                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94264                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        94246                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        94392                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          130                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        94415                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       377846                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     10577745                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7064687552                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10311012                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7078235326                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10056267                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6975577763                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9944712                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6970380959                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28129771336                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.644166                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.643484                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.645764                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.646315                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.645221                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79531.917293                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 74945.764576                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 77526.406015                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75103.827494                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 75611.030075                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 73900.094955                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 76497.784615                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 73827.050352                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74447.715037                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58734.807762                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 789759                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               579480                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.362875                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945285864224                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58734.807762                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.896222                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.896222                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64537                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1263                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        15438                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47714                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.984756                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             19264808                       # Number of tag accesses
system.l3cache.tags.data_accesses            19264808                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     94291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     94437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     94460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001370190122                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1693                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1693                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              779922                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26624                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      378042                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28219                       # Number of write requests accepted
system.mem_ctrls.readBursts                    378042                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28219                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                378042                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  196601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  110125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     223.210278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    161.501801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1468.279927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1687     99.65%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.30%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1693                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.630242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.596812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.086270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1222     72.18%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.42%     74.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297     17.54%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      6.26%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.24%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1693                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24194688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1806016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    847.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28538469963                       # Total gap between requests
system.mem_ctrls.avgGap                      70246.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6035776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6034624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6043968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6045440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1801920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 298262.768236595904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 211495213.606203913689                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 298262.768236595904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 211454847.216517776251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 298262.768236595904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 211782263.488416582346                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 291535.036622236599                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 211833842.764126688242                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63139761.200762085617                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94313                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        94295                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        94441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          130                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        94464                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28219                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      5592198                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3533664242                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5325392                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   3548113284                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5070678                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3440431334                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5071413                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   3434210213                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1402857759166                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     42046.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     37467.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     40040.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     37627.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     38125.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     36429.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39010.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     36354.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  49713234.32                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            70000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6227                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    852                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6036032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6034880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6044224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6045696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24196736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1806016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1806016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94313                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        94295                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        94441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        94464                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         378074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28219                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28219                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        13455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        13455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        13455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       298263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    211504184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       298263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    211463818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       298263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    211791234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       291535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    211842813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        847860134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       298263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       298263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       298263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       291535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1204264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63283286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63283286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63283286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        13455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        13455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        13455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       298263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    211504184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       298263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    211463818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       298263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    211791234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       291535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    211842813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       911143420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               378026                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28155                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        10983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        10200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        11213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        11157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        11672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        11675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        11636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        11604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        12413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        12496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        11307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        11300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        11734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        11745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        11947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1070                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          758                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7365047962                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1259582632                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13977478754                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19482.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36974.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              322814                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13315                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           47.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        70050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   371.095846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   235.136549                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   343.379421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14343     20.48%     20.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20949     29.91%     50.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8790     12.55%     62.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5130      7.32%     70.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3643      5.20%     75.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2712      3.87%     79.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2202      3.14%     82.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2005      2.86%     85.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10276     14.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        70050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24193664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1801920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              847.752490                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.139761                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    218474815.103995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    290451173.040006                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1590097114.636787                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  105820454.880001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10174213294.156363                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23622281046.505444                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 479486112.806365                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  36480824011.127968                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1278.297880                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    521208943                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2570400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25446974896                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             377873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28219                       # Transaction distribution
system.membus.trans_dist::CleanEvict           276445                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         377874                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1060811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1060811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1060811                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     26002688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     26002688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26002688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              378074                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           264928868                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          692084956                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3141008                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2919711                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149483                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2768287                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2767995                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989452                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111645                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      5990965                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149461                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84838530                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.491188                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420802                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24623036     29.02%     29.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15242228     17.97%     46.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5925424      6.98%     53.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5469483      6.45%     60.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1416014      1.67%     62.09% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1039641      1.23%     63.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2759665      3.25%     66.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1638840      1.93%     68.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26724199     31.50%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84838530                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249184410                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     296187248                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97529639                       # Number of memory references committed
system.switch_cpus0.commit.loads             74057272                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2641039                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         218565310                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          160606343                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88441                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50113      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84078232     28.39%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30095      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       164870      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55328826     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3354719      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55650016     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10521854      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3949660      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63535418     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19522707      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    296187248                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26724199                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5428887                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41360289                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27861116                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10877169                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153187                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2682663                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     304798665                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74491579                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23542751                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4879                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             258410590                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3141008                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2879762                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85410296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306418                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20586791                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85680666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.595012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37262960     43.49%     43.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2275968      2.66%     46.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2416496      2.82%     48.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1449281      1.69%     50.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7032850      8.21%     58.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1069599      1.25%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3357049      3.92%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3587184      4.19%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27229279     31.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85680666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036651                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.015242                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20586791                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3699901                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1045673                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4105                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151339                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28538593839                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153187                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10435966                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14643345                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33647925                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26800225                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     303800302                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       451201                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8548483                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14945788                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         74645                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    330489684                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          876171030                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       316208255                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        408053905                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    321112630                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9376932                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57223243                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               360292544                       # The number of ROB reads
system.switch_cpus0.rob.writes              605204458                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249184410                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          296187248                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3140996                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2919719                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149482                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2768302                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2768011                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989488                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111636                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      5990201                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149460                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     84838839                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.491174                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420793                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     24623076     29.02%     29.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15242250     17.97%     46.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5925583      6.98%     53.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5469658      6.45%     60.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1416144      1.67%     62.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1039541      1.23%     63.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2759685      3.25%     66.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1638814      1.93%     68.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26724088     31.50%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     84838839                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249184352                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     296187183                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97529621                       # Number of memory references committed
system.switch_cpus1.commit.loads             74057258                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2641039                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         218565245                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          160606325                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88441                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50113      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84078226     28.39%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30095      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       164870      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55328808     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3354719      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55649993     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10521854      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3949660      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63535404     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19522703      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    296187183                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26724088                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5429293                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     41360320                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27860777                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10877302                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153174                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2682638                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     304797183                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74491584                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23542869                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4881                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       117355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258409501                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3140996                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2879767                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             85410333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306392                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20586648                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85680884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.594987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.576882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        37263556     43.49%     43.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2277091      2.66%     46.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2413889      2.82%     48.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1450300      1.69%     50.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7032869      8.21%     58.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1070340      1.25%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3355652      3.92%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3588714      4.19%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27228473     31.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85680884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.036650                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               3.015229                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20586648                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3700000                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1045413                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          162                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4098                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151318                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28538593839                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153174                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10436337                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14666984                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33647652                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26776719                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     303799421                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       459207                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8548589                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14921893                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         75473                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    330488689                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          876169061                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       316207182                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        408053149                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    321112564                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9376039                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57223102                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               360292135                       # The number of ROB reads
system.switch_cpus1.rob.writes              605202695                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249184352                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          296187183                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3147995                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2926440                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149696                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2774889                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2774598                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989513                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111777                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          210                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      6000166                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149674                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     84838173                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.501182                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.420461                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     24444939     28.81%     28.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15286514     18.02%     46.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5947800      7.01%     53.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5488750      6.47%     60.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1419858      1.67%     61.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1039120      1.22%     63.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2767815      3.26%     66.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1643393      1.94%     68.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26799984     31.59%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     84838173                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249900871                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297033909                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97809092                       # Number of memory references committed
system.switch_cpus2.commit.loads             74270436                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2647318                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219204457                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161056302                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88549                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50184      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84309539     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30131      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165080      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55490503     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3364148      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55814494     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10549308      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3959108      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63721128     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19579548      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297033909                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26799984                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5445567                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     41235458                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27935883                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10911240                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153388                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689147                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305658260                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74705444                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23609236                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4881                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       117334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259140421                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3147995                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2886495                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             85410810                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306820                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20644264                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85681554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.605056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.576796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        37129039     43.33%     43.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2280137      2.66%     45.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2424193      2.83%     48.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1451829      1.69%     50.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7055713      8.23%     58.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1070342      1.25%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3369270      3.93%     63.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3595659      4.20%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27305372     31.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85681554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.036732                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               3.023758                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20644264                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3710018                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047264                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4097                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151409                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28538593839                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153388                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10466939                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14489593                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33742547                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26829069                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304658826                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       452078                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8575392                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14939292                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         74231                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331422112                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878655634                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317085459                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409240575                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322030198                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9391711                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57393537                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               361072264                       # The number of ROB reads
system.switch_cpus2.rob.writes              606917498                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249900871                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297033909                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148927                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927357                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149719                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775760                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775470                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989552                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111790                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          119                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          211                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      6000818                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149698                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     84838215                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.502561                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.420654                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     24430616     28.80%     28.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15292970     18.03%     46.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5940301      7.00%     53.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5482339      6.46%     60.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1420956      1.67%     61.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1047207      1.23%     63.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2767908      3.26%     66.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644225      1.94%     68.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26811693     31.60%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     84838215                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus3.commit.loads             74300017                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648180                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26811693                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5444801                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     41221046                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27952292                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10910067                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153405                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2690024                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           22                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305776922                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74735167                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618282                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4881                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259240940                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148927                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887379                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85410846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306852                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20652135                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85681629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.606439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.576782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        37109339     43.31%     43.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2280719      2.66%     45.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2428022      2.83%     48.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1452323      1.70%     50.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7057076      8.24%     58.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1071745      1.25%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3369200      3.93%     63.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3596027      4.20%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27317178     31.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85681629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036743                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               3.024931                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20652135                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973697077571                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3711129                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1047373                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4090                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151459                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28538593839                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153405                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10468307                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       14479861                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33755435                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26824603                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304776594                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       470861                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8568839                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14937224                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         74245                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331549755                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878996472                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317205024                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409404788                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9392601                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57405068                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               361178355                       # The number of ROB reads
system.switch_cpus3.rob.writes              607152948                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
