{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730391845653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730391845657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 12:24:05 2024 " "Processing started: Thu Oct 31 12:24:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730391845657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730391845657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off muxModified -c muxModified " "Command: quartus_map --read_settings_files=on --write_settings_files=off muxModified -c muxModified" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730391845657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730391846297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxModified " "Found entity 1: muxModified" {  } { { "../encod/muxModified.bdf" "" { Schematic "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391846686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730391846686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/wmazarik/Downloads/L4.3/mux2to1/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/wmazarik/Downloads/L4.3/mux2to1/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "../mux2to1/mux2to1.vhd" "" { Text "/home/student1/wmazarik/Downloads/L4.3/mux2to1/mux2to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391847478 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../mux2to1/mux2to1.vhd" "" { Text "/home/student1/wmazarik/Downloads/L4.3/mux2to1/mux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391847478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730391847478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/wmazarik/Downloads/L4.3/sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/wmazarik/Downloads/L4.3/sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "../sseg.vhd" "" { Text "/home/student1/wmazarik/Downloads/L4.3/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391847661 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "../sseg.vhd" "" { Text "/home/student1/wmazarik/Downloads/L4.3/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391847661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730391847661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student1/wmazarik/Downloads/L4.3/sseg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student1/wmazarik/Downloads/L4.3/sseg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg2-Behavior " "Found design unit 1: sseg2-Behavior" {  } { { "../sseg2.vhd" "" { Text "/home/student1/wmazarik/Downloads/L4.3/sseg2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391847758 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg2 " "Found entity 1: sseg2" {  } { { "../sseg2.vhd" "" { Text "/home/student1/wmazarik/Downloads/L4.3/sseg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730391847758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730391847758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "muxModified " "Elaborating entity \"muxModified\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730391848061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg2 sseg2:inst3 " "Elaborating entity \"sseg2\" for hierarchy \"sseg2:inst3\"" {  } { { "../encod/muxModified.bdf" "inst3" { Schematic "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { { 104 832 984 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730391848068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:inst2 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:inst2\"" {  } { { "../encod/muxModified.bdf" "inst2" { Schematic "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { { 104 504 616 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730391848073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "../encod/muxModified.bdf" "" { Schematic "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { { 128 1008 1184 144 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730391849456 "|muxModified|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "../encod/muxModified.bdf" "" { Schematic "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { { 128 1008 1184 144 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730391849456 "|muxModified|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] VCC " "Pin \"leds\[6\]\" is stuck at VCC" {  } { { "../encod/muxModified.bdf" "" { Schematic "/home/student1/wmazarik/Downloads/L4.3/encod/muxModified.bdf" { { 128 1008 1184 144 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730391849456 "|muxModified|leds[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730391849456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730391850413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730391850413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730391851095 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730391851095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730391851095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730391851095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730391851417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 12:24:11 2024 " "Processing ended: Thu Oct 31 12:24:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730391851417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730391851417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730391851417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730391851417 ""}
