;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #-157, 100
	SLT @270, <53
	SLT @270, <53
	SLT @270, <53
	ADD 11, 24
	SLT @270, <53
	ADD 11, 24
	ADD 11, 24
	JMP -207, @-116
	ADD 10, 0
	SUB 0, @2
	ADD #10, <-1
	SUB @-12, @10
	ADD 210, 60
	SUB 0, @2
	MOV -1, <-20
	MOV #-127, 105
	SUB #20, @11
	SUB @121, 106
	SUB -207, <-116
	MOV #127, 105
	SUB #72, @160
	SPL 110, 240
	MOV -1, <-20
	SPL @0, #-0
	SUB 0, @2
	MOV #-127, 105
	MOV 3, <52
	MOV #-127, 105
	SPL 110, 240
	SUB 0, @-0
	SUB @121, 106
	MOV -1, <-20
	SLT #270, <50
	DJN -1, @-20
	JMP -207, @-116
	SUB 0, @2
	DJN -1, @-20
	MOV #-127, 105
	SLT @-12, @10
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	SUB 0, @2
	CMP -207, <-120
	SUB @1, 0
	SPL 100
	SLT @270, <53
