Verilator Tree Dump (format 0x3900) from <e670> to <e689>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679480 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fb10 <e515> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fc90 <e216> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fe10 <e224> {c4ar} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67ff90 <e330> {c5aw} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__Q [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab679fc0 <e598> {c1ai}
    1:2:2: SCOPE 0xaaaaab679ec0 <e669> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab679480]
    1:2:2:1: VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b000 <e615> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__clock -> VAR 0xaaaaab67fb10 <e515> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b120 <e618> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__reset -> VAR 0xaaaaab67fc90 <e216> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b240 <e621> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__D -> VAR 0xaaaaab67fe10 <e224> {c4ar} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__D [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67b360 <e624> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__Q -> VAR 0xaaaaab67ff90 <e330> {c5aw} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab68b450 <e674#> {c2al}  combo => SENTREE 0xaaaaab68b390 <e672#> {c2al}
    1:2:2:2:1: SENTREE 0xaaaaab68b390 <e672#> {c2al}
    1:2:2:2:1:1: SENITEM 0xaaaaab68b2d0 <e671#> {c2al} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67a400 <e675#> {c2al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:2:1: VARREF 0xaaaaab67a4c0 <e483> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67a5e0 <e484> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__clock [LV] => VARSCOPE 0xaaaaab67b000 <e615> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__clock -> VAR 0xaaaaab67fb10 <e515> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__clock [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67a700 <e677#> {c3al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:2:1: VARREF 0xaaaaab67a7c0 <e492> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67a8e0 <e493> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__reset [LV] => VARSCOPE 0xaaaaab67b120 <e618> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__reset -> VAR 0xaaaaab67fc90 <e216> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__reset [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67aa00 <e679#> {c4ar} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:2:1: VARREF 0xaaaaab67aac0 <e501> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67abe0 <e502> {c4ar} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__D [LV] => VARSCOPE 0xaaaaab67b240 <e621> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__D -> VAR 0xaaaaab67fe10 <e224> {c4ar} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__D [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0xaaaaab67ad00 <e681#> {c5aw} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:2:1: VARREF 0xaaaaab67adc0 <e510> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [RV] <- VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab67aee0 <e511> {c5aw} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__Q [LV] => VARSCOPE 0xaaaaab67b360 <e624> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->CyclicLeftShiftRegister_PosEdge_4Bit__DOT__Q -> VAR 0xaaaaab67ff90 <e330> {c5aw} @dt=0xaaaaab66c860@(G/w4)  CyclicLeftShiftRegister_PosEdge_4Bit__DOT__Q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0xaaaaab68b7e0 <e683#> {c7af}  sequent => SENTREE 0xaaaaab68b540 <e148> {c7am}
    1:2:2:2:1: SENTREE 0xaaaaab68b540 <e148> {c7am}
    1:2:2:2:1:1: SENITEM 0xaaaaab68b600 <e73> {c7ao} [POS]
    1:2:2:2:1:1:1: VARREF 0xaaaaab68b6c0 <e233> {c7aw} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a080 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab6797e0 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0xaaaaab67b480 <e689#> {c7af}
    1:2:2:2:2:2: ASSIGNDLY 0xaaaaab67b7e0 <e414> {c10ap} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:2:2:1: COND 0xaaaaab67b8a0 <e405> {c10as} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:2:2:1:1: VARREF 0xaaaaab67b960 <e401> {c9an} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a160 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679b80 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0xaaaaab67ba80 <e402> {c10as} @dt=0xaaaaab66c860@(G/w4)  4'h0
    1:2:2:2:2:2:1:3: CONCAT 0xaaaaab67bbc0 <e403> {c12az} @dt=0xaaaaab66c860@(G/w4)
    1:2:2:2:2:2:1:3:1: SEL 0xaaaaab67bc80 <e257> {c12au} @dt=0xaaaaab675410@(G/w3) decl[3:0]]
    1:2:2:2:2:2:1:3:1:1: VARREF 0xaaaaab67bd50 <e249> {c12at} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:3:1:2: CONST 0xaaaaab67be70 <e274> {c12ax} @dt=0xaaaaab6754f0@(G/sw2)  2'h0
    1:2:2:2:2:2:1:3:1:3: CONST 0xaaaaab67bfb0 <e342> {c12av} @dt=0xaaaaab678be0@(G/w32)  32'h3
    1:2:2:2:2:2:1:3:2: SEL 0xaaaaab67c0f0 <e353> {c12bc} @dt=0xaaaaab6750a0@(G/w1) decl[3:0]]
    1:2:2:2:2:2:1:3:2:1: VARREF 0xaaaaab67c1c0 <e285> {c12bb} @dt=0xaaaaab66c860@(G/w4)  D [RV] <- VARSCOPE 0xaaaaab67a240 <e606> {c4ar} @dt=0xaaaaab66c860@(G/w4)  TOP->D -> VAR 0xaaaaab67cbd0 <e378> {c4ar} @dt=0xaaaaab66c860@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:3:2:2: CONST 0xaaaaab67c2e0 <e310> {c12bd} @dt=0xaaaaab6754f0@(G/sw2)  2'h3
    1:2:2:2:2:2:1:3:2:3: CONST 0xaaaaab67c420 <e352> {c12bc} @dt=0xaaaaab678be0@(G/w32)  32'h1
    1:2:2:2:2:2:2: VARREF 0xaaaaab67c560 <e332> {c10an} @dt=0xaaaaab66c860@(G/w4)  Q [LV] => VARSCOPE 0xaaaaab67a320 <e609> {c5aw} @dt=0xaaaaab66c860@(G/w4)  TOP->Q -> VAR 0xaaaaab67cf70 <e384> {c5aw} @dt=0xaaaaab66c860@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6754f0 <e266> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab675410 <e254> {c12au} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab66c860 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab678be0 <e337> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66c860 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab675410 <e254> {c12au} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab6754f0 <e266> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab678be0 <e337> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e670#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
