###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       861777   # Number of WRITE/WRITEP commands
num_reads_done                 =      1246249   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1058497   # Number of read row buffer hits
num_read_cmds                  =      1246239   # Number of READ/READP commands
num_writes_done                =       861819   # Number of read requests issued
num_write_row_hits             =       743188   # Number of write row buffer hits
num_act_cmds                   =       309798   # Number of ACT commands
num_pre_cmds                   =       309768   # Number of PRE commands
num_ondemand_pres              =       282533   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645516   # Cyles of rank active rank.0
rank_active_cycles.1           =      9604182   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354484   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       395818   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2041132   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30304   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4951   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2973   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2415   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1777   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1529   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1304   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1077   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          993   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19652   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          425   # Write cmd latency (cycles)
write_latency[20-39]           =         6058   # Write cmd latency (cycles)
write_latency[40-59]           =         7371   # Write cmd latency (cycles)
write_latency[60-79]           =        11297   # Write cmd latency (cycles)
write_latency[80-99]           =        14611   # Write cmd latency (cycles)
write_latency[100-119]         =        16905   # Write cmd latency (cycles)
write_latency[120-139]         =        19223   # Write cmd latency (cycles)
write_latency[140-159]         =        21961   # Write cmd latency (cycles)
write_latency[160-179]         =        25185   # Write cmd latency (cycles)
write_latency[180-199]         =        28297   # Write cmd latency (cycles)
write_latency[200-]            =       710444   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       208190   # Read request latency (cycles)
read_latency[40-59]            =       100633   # Read request latency (cycles)
read_latency[60-79]            =        95258   # Read request latency (cycles)
read_latency[80-99]            =        67460   # Read request latency (cycles)
read_latency[100-119]          =        56022   # Read request latency (cycles)
read_latency[120-139]          =        48753   # Read request latency (cycles)
read_latency[140-159]          =        41469   # Read request latency (cycles)
read_latency[160-179]          =        36063   # Read request latency (cycles)
read_latency[180-199]          =        31918   # Read request latency (cycles)
read_latency[200-]             =       560467   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.30199e+09   # Write energy
read_energy                    =  5.02484e+09   # Read energy
act_energy                     =  8.47607e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70152e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89993e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0188e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99301e+09   # Active standby energy rank.1
average_read_latency           =      344.198   # Average read request latency (cycles)
average_interarrival           =      4.74359   # Average request interarrival latency (cycles)
total_energy                   =   2.3251e+10   # Total energy (pJ)
average_power                  =       2325.1   # Average power (mW)
average_bandwidth              =      17.9888   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       870499   # Number of WRITE/WRITEP commands
num_reads_done                 =      1251672   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1047138   # Number of read row buffer hits
num_read_cmds                  =      1251667   # Number of READ/READP commands
num_writes_done                =       870569   # Number of read requests issued
num_write_row_hits             =       734844   # Number of write row buffer hits
num_act_cmds                   =       343642   # Number of ACT commands
num_pre_cmds                   =       343615   # Number of PRE commands
num_ondemand_pres              =       316708   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641744   # Cyles of rank active rank.0
rank_active_cycles.1           =      9632034   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358256   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       367966   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2056149   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30419   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4312   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2858   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2434   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1705   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1459   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1269   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1138   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          947   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19634   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          414   # Write cmd latency (cycles)
write_latency[20-39]           =         5049   # Write cmd latency (cycles)
write_latency[40-59]           =         6900   # Write cmd latency (cycles)
write_latency[60-79]           =        10279   # Write cmd latency (cycles)
write_latency[80-99]           =        13627   # Write cmd latency (cycles)
write_latency[100-119]         =        16745   # Write cmd latency (cycles)
write_latency[120-139]         =        20343   # Write cmd latency (cycles)
write_latency[140-159]         =        24173   # Write cmd latency (cycles)
write_latency[160-179]         =        28697   # Write cmd latency (cycles)
write_latency[180-199]         =        31747   # Write cmd latency (cycles)
write_latency[200-]            =       712525   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       183399   # Read request latency (cycles)
read_latency[40-59]            =        92311   # Read request latency (cycles)
read_latency[60-79]            =        94594   # Read request latency (cycles)
read_latency[80-99]            =        65336   # Read request latency (cycles)
read_latency[100-119]          =        54555   # Read request latency (cycles)
read_latency[120-139]          =        48272   # Read request latency (cycles)
read_latency[140-159]          =        42407   # Read request latency (cycles)
read_latency[160-179]          =        37521   # Read request latency (cycles)
read_latency[180-199]          =        33372   # Read request latency (cycles)
read_latency[200-]             =       599900   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.34553e+09   # Write energy
read_energy                    =  5.04672e+09   # Read energy
act_energy                     =  9.40205e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71963e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76624e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01645e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01039e+09   # Active standby energy rank.1
average_read_latency           =      346.026   # Average read request latency (cycles)
average_interarrival           =      4.71181   # Average request interarrival latency (cycles)
total_energy                   =  2.34125e+10   # Total energy (pJ)
average_power                  =      2341.25   # Average power (mW)
average_bandwidth              =      18.1098   # Average bandwidth
