
eth_low_level.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039fc  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003bfc  08003bfc  00004bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c60  08003c60  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003c60  08003c60  00004c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c68  08003c68  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c68  08003c68  00004c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c6c  08003c6c  00004c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003c70  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000068  08003cd8  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08003cd8  000052fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b168  00000000  00000000  00005096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020fd  00000000  00000000  000101fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00012300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000746  00000000  00000000  00012cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c81b  00000000  00000000  000133fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb92  00000000  00000000  0003fc19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111563  00000000  00000000  0004e7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fd0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002da4  00000000  00000000  0015fd54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00162af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000068 	.word	0x20000068
 800021c:	00000000 	.word	0x00000000
 8000220:	08003be4 	.word	0x08003be4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000006c 	.word	0x2000006c
 800023c:	08003be4 	.word	0x08003be4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <adc1_pa4_init>:

ADC_HandleTypeDef hadc1;


void adc1_pa4_init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	@ 0x30
 8000610:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000612:	f107 031c 	add.w	r3, r7, #28
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]
 8000620:	611a      	str	r2, [r3, #16]
    ADC_ChannelConfTypeDef sConfig 	  = {0};
 8000622:	f107 030c 	add.w	r3, r7, #12
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000630:	4b2e      	ldr	r3, [pc, #184]	@ (80006ec <adc1_pa4_init+0xe0>)
 8000632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000634:	4a2d      	ldr	r2, [pc, #180]	@ (80006ec <adc1_pa4_init+0xe0>)
 8000636:	f043 0301 	orr.w	r3, r3, #1
 800063a:	6313      	str	r3, [r2, #48]	@ 0x30
 800063c:	4b2b      	ldr	r3, [pc, #172]	@ (80006ec <adc1_pa4_init+0xe0>)
 800063e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC1_CLK_ENABLE();
 8000648:	4b28      	ldr	r3, [pc, #160]	@ (80006ec <adc1_pa4_init+0xe0>)
 800064a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064c:	4a27      	ldr	r2, [pc, #156]	@ (80006ec <adc1_pa4_init+0xe0>)
 800064e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000652:	6453      	str	r3, [r2, #68]	@ 0x44
 8000654:	4b25      	ldr	r3, [pc, #148]	@ (80006ec <adc1_pa4_init+0xe0>)
 8000656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]

	/*Set PA4 as analog pin*/
	GPIO_InitStruct.Pin  = SENSOR_PIN;
 8000660:	2310      	movs	r3, #16
 8000662:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000664:	2303      	movs	r3, #3
 8000666:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_GPIO_Init(SENSOR_PORT,&GPIO_InitStruct);
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	4619      	mov	r1, r3
 8000672:	481f      	ldr	r0, [pc, #124]	@ (80006f0 <adc1_pa4_init+0xe4>)
 8000674:	f001 f82c 	bl	80016d0 <HAL_GPIO_Init>


	/*Configure ADC parameters*/

	hadc1.Instance =  ADC1;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <adc1_pa4_init+0xe8>)
 800067a:	4a1f      	ldr	r2, [pc, #124]	@ (80006f8 <adc1_pa4_init+0xec>)
 800067c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler =  ADC_CLOCK_SYNC_PCLK_DIV8;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <adc1_pa4_init+0xe8>)
 8000680:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000684:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution	  =  ADC_RESOLUTION_12B;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <adc1_pa4_init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode   =  ADC_SCAN_DISABLE;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <adc1_pa4_init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode	= DISABLE;
 8000692:	4b18      	ldr	r3, [pc, #96]	@ (80006f4 <adc1_pa4_init+0xe8>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000698:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <adc1_pa4_init+0xe8>)
 800069a:	2200      	movs	r2, #0
 800069c:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006a0:	4b14      	ldr	r3, [pc, #80]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006a6:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006a8:	4a14      	ldr	r2, [pc, #80]	@ (80006fc <adc1_pa4_init+0xf0>)
 80006aa:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ac:	4b11      	ldr	r3, [pc, #68]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80006b2:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80006b8:	4b0e      	ldr	r3, [pc, #56]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c0:	4b0c      	ldr	r3, [pc, #48]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	615a      	str	r2, [r3, #20]

	HAL_ADC_Init(&hadc1);
 80006c6:	480b      	ldr	r0, [pc, #44]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006c8:	f000 fb2c 	bl	8000d24 <HAL_ADC_Init>

	sConfig.Channel = ADC_CHANNEL_4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	60fb      	str	r3, [r7, #12]
	sConfig.Rank    = ADC_REGULAR_RANK_1;
 80006d0:	2301      	movs	r3, #1
 80006d2:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime =  ADC_SAMPLETIME_480CYCLES;
 80006d4:	2307      	movs	r3, #7
 80006d6:	617b      	str	r3, [r7, #20]

	HAL_ADC_ConfigChannel(&hadc1,&sConfig);
 80006d8:	f107 030c 	add.w	r3, r7, #12
 80006dc:	4619      	mov	r1, r3
 80006de:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <adc1_pa4_init+0xe8>)
 80006e0:	f000 fc4a 	bl	8000f78 <HAL_ADC_ConfigChannel>


}
 80006e4:	bf00      	nop
 80006e6:	3730      	adds	r7, #48	@ 0x30
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40020000 	.word	0x40020000
 80006f4:	20000084 	.word	0x20000084
 80006f8:	40012000 	.word	0x40012000
 80006fc:	0f000001 	.word	0x0f000001

08000700 <leds_init>:
#include "leds.h"



void leds_init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b086      	sub	sp, #24
 8000704:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef   GPIO_InitStruct = {0};
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000714:	4b0d      	ldr	r3, [pc, #52]	@ (800074c <leds_init+0x4c>)
 8000716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000718:	4a0c      	ldr	r2, [pc, #48]	@ (800074c <leds_init+0x4c>)
 800071a:	f043 0302 	orr.w	r3, r3, #2
 800071e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000720:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <leds_init+0x4c>)
 8000722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000724:	f003 0302 	and.w	r3, r3, #2
 8000728:	603b      	str	r3, [r7, #0]
 800072a:	683b      	ldr	r3, [r7, #0]


	GPIO_InitStruct.Pin  = GREEN_LED | BLUE_LED | RED_LED | CUSTOM_LED;
 800072c:	f24c 0381 	movw	r3, #49281	@ 0xc081
 8000730:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull =  GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(LEDS_PORT,&GPIO_InitStruct);
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	4619      	mov	r1, r3
 800073e:	4804      	ldr	r0, [pc, #16]	@ (8000750 <leds_init+0x50>)
 8000740:	f000 ffc6 	bl	80016d0 <HAL_GPIO_Init>
}
 8000744:	bf00      	nop
 8000746:	3718      	adds	r7, #24
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40023800 	.word	0x40023800
 8000750:	40020400 	.word	0x40020400

08000754 <led_on>:


void led_on(uint32_t led)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	switch(led)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000762:	d025      	beq.n	80007b0 <led_on+0x5c>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800076a:	d828      	bhi.n	80007be <led_on+0x6a>
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000772:	d016      	beq.n	80007a2 <led_on+0x4e>
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800077a:	d820      	bhi.n	80007be <led_on+0x6a>
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	2b01      	cmp	r3, #1
 8000780:	d003      	beq.n	800078a <led_on+0x36>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2b80      	cmp	r3, #128	@ 0x80
 8000786:	d006      	beq.n	8000796 <led_on+0x42>
		case CUSTOM_LED:
			HAL_GPIO_WritePin(LEDS_PORT,CUSTOM_LED,GPIO_PIN_SET);
			break;

	}
}
 8000788:	e019      	b.n	80007be <led_on+0x6a>
			HAL_GPIO_WritePin(LEDS_PORT,GREEN_LED,GPIO_PIN_SET);
 800078a:	2201      	movs	r2, #1
 800078c:	2101      	movs	r1, #1
 800078e:	480e      	ldr	r0, [pc, #56]	@ (80007c8 <led_on+0x74>)
 8000790:	f001 f94a 	bl	8001a28 <HAL_GPIO_WritePin>
			break;
 8000794:	e013      	b.n	80007be <led_on+0x6a>
			HAL_GPIO_WritePin(LEDS_PORT,BLUE_LED,GPIO_PIN_SET);
 8000796:	2201      	movs	r2, #1
 8000798:	2180      	movs	r1, #128	@ 0x80
 800079a:	480b      	ldr	r0, [pc, #44]	@ (80007c8 <led_on+0x74>)
 800079c:	f001 f944 	bl	8001a28 <HAL_GPIO_WritePin>
			break;
 80007a0:	e00d      	b.n	80007be <led_on+0x6a>
			HAL_GPIO_WritePin(LEDS_PORT,RED_LED,GPIO_PIN_SET);
 80007a2:	2201      	movs	r2, #1
 80007a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007a8:	4807      	ldr	r0, [pc, #28]	@ (80007c8 <led_on+0x74>)
 80007aa:	f001 f93d 	bl	8001a28 <HAL_GPIO_WritePin>
			break;
 80007ae:	e006      	b.n	80007be <led_on+0x6a>
			HAL_GPIO_WritePin(LEDS_PORT,CUSTOM_LED,GPIO_PIN_SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007b6:	4804      	ldr	r0, [pc, #16]	@ (80007c8 <led_on+0x74>)
 80007b8:	f001 f936 	bl	8001a28 <HAL_GPIO_WritePin>
			break;
 80007bc:	bf00      	nop
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40020400 	.word	0x40020400

080007cc <main>:
uint32_t g_hclk_freq, g_pclk1_freq,g_pclk2_freq;

uint32_t g_sensor_val;

int main(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
	HAL_Init();
 80007d0:	f000 fa1f 	bl	8000c12 <HAL_Init>
	sysclock_config();
 80007d4:	f000 f840 	bl	8000858 <sysclock_config>
	leds_init();
 80007d8:	f7ff ff92 	bl	8000700 <leds_init>
	uart3_tx_init();
 80007dc:	f000 f962 	bl	8000aa4 <uart3_tx_init>
	adc1_pa4_init();
 80007e0:	f7ff ff14 	bl	800060c <adc1_pa4_init>

	g_hclk_freq = HAL_RCC_GetHCLKFreq();
 80007e4:	f001 fdea 	bl	80023bc <HAL_RCC_GetHCLKFreq>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4a15      	ldr	r2, [pc, #84]	@ (8000840 <main+0x74>)
 80007ec:	6013      	str	r3, [r2, #0]
	g_pclk1_freq = HAL_RCC_GetPCLK1Freq();
 80007ee:	f001 fdf1 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
 80007f2:	4603      	mov	r3, r0
 80007f4:	4a13      	ldr	r2, [pc, #76]	@ (8000844 <main+0x78>)
 80007f6:	6013      	str	r3, [r2, #0]
	g_pclk2_freq = HAL_RCC_GetPCLK2Freq();
 80007f8:	f001 fe00 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 80007fc:	4603      	mov	r3, r0
 80007fe:	4a12      	ldr	r2, [pc, #72]	@ (8000848 <main+0x7c>)
 8000800:	6013      	str	r3, [r2, #0]

	led_on(GREEN_LED);
 8000802:	2001      	movs	r0, #1
 8000804:	f7ff ffa6 	bl	8000754 <led_on>
	led_on(BLUE_LED);
 8000808:	2080      	movs	r0, #128	@ 0x80
 800080a:	f7ff ffa3 	bl	8000754 <led_on>
	led_on(RED_LED);
 800080e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000812:	f7ff ff9f 	bl	8000754 <led_on>


	while(1)
	{

	  HAL_ADC_Start(&hadc1);
 8000816:	480d      	ldr	r0, [pc, #52]	@ (800084c <main+0x80>)
 8000818:	f000 fad2 	bl	8000dc0 <HAL_ADC_Start>
	  g_sensor_val = HAL_ADC_GetValue(&hadc1);
 800081c:	480b      	ldr	r0, [pc, #44]	@ (800084c <main+0x80>)
 800081e:	f000 fb9d 	bl	8000f5c <HAL_ADC_GetValue>
 8000822:	4603      	mov	r3, r0
 8000824:	4a0a      	ldr	r2, [pc, #40]	@ (8000850 <main+0x84>)
 8000826:	6013      	str	r3, [r2, #0]

      printf("Sensor value :  %d   \n\r",(int)g_sensor_val);
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <main+0x84>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	4809      	ldr	r0, [pc, #36]	@ (8000854 <main+0x88>)
 8000830:	f002 fb72 	bl	8002f18 <iprintf>
      HAL_Delay(10);
 8000834:	200a      	movs	r0, #10
 8000836:	f000 fa51 	bl	8000cdc <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 800083a:	bf00      	nop
 800083c:	e7eb      	b.n	8000816 <main+0x4a>
 800083e:	bf00      	nop
 8000840:	200000cc 	.word	0x200000cc
 8000844:	200000d0 	.word	0x200000d0
 8000848:	200000d4 	.word	0x200000d4
 800084c:	20000084 	.word	0x20000084
 8000850:	200000d8 	.word	0x200000d8
 8000854:	08003bfc 	.word	0x08003bfc

08000858 <sysclock_config>:




void sysclock_config(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b094      	sub	sp, #80	@ 0x50
 800085c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef		RCC_OscInitStruct = {0};
 800085e:	f107 031c 	add.w	r3, r7, #28
 8000862:	2234      	movs	r2, #52	@ 0x34
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f002 fbab 	bl	8002fc2 <memset>
	RCC_ClkInitTypeDef		RCC_ClkInitStruct = {0};
 800086c:	f107 0308 	add.w	r3, r7, #8
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]

	__HAL_RCC_PWR_CLK_ENABLE();
 800087c:	4b23      	ldr	r3, [pc, #140]	@ (800090c <sysclock_config+0xb4>)
 800087e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000880:	4a22      	ldr	r2, [pc, #136]	@ (800090c <sysclock_config+0xb4>)
 8000882:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000886:	6413      	str	r3, [r2, #64]	@ 0x40
 8000888:	4b20      	ldr	r3, [pc, #128]	@ (800090c <sysclock_config+0xb4>)
 800088a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000894:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <sysclock_config+0xb8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a1d      	ldr	r2, [pc, #116]	@ (8000910 <sysclock_config+0xb8>)
 800089a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800089e:	6013      	str	r3, [r2, #0]
 80008a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <sysclock_config+0xb8>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	683b      	ldr	r3, [r7, #0]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ac:	2301      	movs	r3, #1
 80008ae:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState		 = RCC_HSE_BYPASS;
 80008b0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008b4:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 80008b6:	2302      	movs	r3, #2
 80008b8:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 80008ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008be:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM		 = 12;
 80008c0:	230c      	movs	r3, #12
 80008c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN		 = 192;
 80008c4:	23c0      	movs	r3, #192	@ 0xc0
 80008c6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLQ		 = 2;
 80008c8:	2302      	movs	r3, #2
 80008ca:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP		 = RCC_PLLP_DIV2;
 80008cc:	2302      	movs	r3, #2
 80008ce:	647b      	str	r3, [r7, #68]	@ 0x44

	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80008d0:	f107 031c 	add.w	r3, r7, #28
 80008d4:	4618      	mov	r0, r3
 80008d6:	f001 f911 	bl	8001afc <HAL_RCC_OscConfig>

	/*Activate the over drive mode */
	HAL_PWREx_EnableOverDrive();
 80008da:	f001 f8bf 	bl	8001a5c <HAL_PWREx_EnableOverDrive>


	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008de:	230f      	movs	r3, #15
 80008e0:	60bb      	str	r3, [r7, #8]
								  |RCC_CLOCKTYPE_PCLK1 |RCC_CLOCKTYPE_PCLK2;

	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 80008e2:	2302      	movs	r3, #2
 80008e4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008ee:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008f4:	61bb      	str	r3, [r7, #24]

	HAL_RCC_ClockConfig(&RCC_ClkInitStruct,FLASH_LATENCY_6);
 80008f6:	f107 0308 	add.w	r3, r7, #8
 80008fa:	2106      	movs	r1, #6
 80008fc:	4618      	mov	r0, r3
 80008fe:	f001 fbab 	bl	8002058 <HAL_RCC_ClockConfig>

}
 8000902:	bf00      	nop
 8000904:	3750      	adds	r7, #80	@ 0x50
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800
 8000910:	40007000 	.word	0x40007000

08000914 <SysTick_Handler>:


extern ETH_HandleTypeDef heth;

void SysTick_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000918:	f000 f9c0 	bl	8000c9c <HAL_IncTick>
}
 800091c:	bf00      	nop
 800091e:	bd80      	pop	{r7, pc}

08000920 <ETH_IRQHandler>:


void ETH_IRQHandler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
	HAL_ETH_IRQHandler(&heth);
 8000924:	4802      	ldr	r0, [pc, #8]	@ (8000930 <ETH_IRQHandler+0x10>)
 8000926:	f000 fe50 	bl	80015ca <HAL_ETH_IRQHandler>
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000168 	.word	0x20000168

08000934 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
 8000944:	e00a      	b.n	800095c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000946:	f3af 8000 	nop.w
 800094a:	4601      	mov	r1, r0
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	1c5a      	adds	r2, r3, #1
 8000950:	60ba      	str	r2, [r7, #8]
 8000952:	b2ca      	uxtb	r2, r1
 8000954:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000956:	697b      	ldr	r3, [r7, #20]
 8000958:	3301      	adds	r3, #1
 800095a:	617b      	str	r3, [r7, #20]
 800095c:	697a      	ldr	r2, [r7, #20]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	429a      	cmp	r2, r3
 8000962:	dbf0      	blt.n	8000946 <_read+0x12>
	}

return len;
 8000964:	687b      	ldr	r3, [r7, #4]
}
 8000966:	4618      	mov	r0, r3
 8000968:	3718      	adds	r7, #24
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b086      	sub	sp, #24
 8000972:	af00      	add	r7, sp, #0
 8000974:	60f8      	str	r0, [r7, #12]
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097a:	2300      	movs	r3, #0
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	e009      	b.n	8000994 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	1c5a      	adds	r2, r3, #1
 8000984:	60ba      	str	r2, [r7, #8]
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 f879 	bl	8000a80 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	3301      	adds	r3, #1
 8000992:	617b      	str	r3, [r7, #20]
 8000994:	697a      	ldr	r2, [r7, #20]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	429a      	cmp	r2, r3
 800099a:	dbf1      	blt.n	8000980 <_write+0x12>
	}
	return len;
 800099c:	687b      	ldr	r3, [r7, #4]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <_close>:

int _close(int file)
{
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	return -1;
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	370c      	adds	r7, #12
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr

080009be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009be:	b480      	push	{r7}
 80009c0:	b083      	sub	sp, #12
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
 80009c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009ce:	605a      	str	r2, [r3, #4]
	return 0;
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <_isatty>:

int _isatty(int file)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
	return 1;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
	return 0;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3714      	adds	r7, #20
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
	...

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b087      	sub	sp, #28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d205      	bcs.n	8000a4c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <_sbrk+0x6c>)
 8000a42:	220c      	movs	r2, #12
 8000a44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a46:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4a:	e009      	b.n	8000a60 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a4c:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <_sbrk+0x64>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a52:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4413      	add	r3, r2
 8000a5a:	4a06      	ldr	r2, [pc, #24]	@ (8000a74 <_sbrk+0x64>)
 8000a5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	371c      	adds	r7, #28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	20080000 	.word	0x20080000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	200000dc 	.word	0x200000dc
 8000a78:	20000300 	.word	0x20000300
 8000a7c:	200002ec 	.word	0x200002ec

08000a80 <__io_putchar>:

static void uart3_set_baudrate(uint32_t periph_clock, uint32_t baudrate);


int __io_putchar(int ch)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t *)&ch,1,10);
 8000a88:	1d39      	adds	r1, r7, #4
 8000a8a:	230a      	movs	r3, #10
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	4804      	ldr	r0, [pc, #16]	@ (8000aa0 <__io_putchar+0x20>)
 8000a90:	f001 fd20 	bl	80024d4 <HAL_UART_Transmit>
	return ch;
 8000a94:	687b      	ldr	r3, [r7, #4]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	200000e0 	.word	0x200000e0

08000aa4 <uart3_tx_init>:

void uart3_tx_init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
 8000ab8:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000aba:	4b28      	ldr	r3, [pc, #160]	@ (8000b5c <uart3_tx_init+0xb8>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	4a27      	ldr	r2, [pc, #156]	@ (8000b5c <uart3_tx_init+0xb8>)
 8000ac0:	f043 0308 	orr.w	r3, r3, #8
 8000ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac6:	4b25      	ldr	r3, [pc, #148]	@ (8000b5c <uart3_tx_init+0xb8>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	f003 0308 	and.w	r3, r3, #8
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]


	GPIO_InitStruct.Pin  = GPIO_PIN_8;
 8000ad2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ad6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ae4:	2307      	movs	r3, #7
 8000ae6:	61fb      	str	r3, [r7, #28]

	HAL_GPIO_Init(GPIOD,&GPIO_InitStruct);
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	4619      	mov	r1, r3
 8000aee:	481c      	ldr	r0, [pc, #112]	@ (8000b60 <uart3_tx_init+0xbc>)
 8000af0:	f000 fdee 	bl	80016d0 <HAL_GPIO_Init>


	__HAL_RCC_USART3_CLK_ENABLE();
 8000af4:	4b19      	ldr	r3, [pc, #100]	@ (8000b5c <uart3_tx_init+0xb8>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af8:	4a18      	ldr	r2, [pc, #96]	@ (8000b5c <uart3_tx_init+0xb8>)
 8000afa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000afe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b00:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <uart3_tx_init+0xb8>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	687b      	ldr	r3, [r7, #4]


	huart3.Instance = USART3;
 8000b0c:	4b15      	ldr	r3, [pc, #84]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b0e:	4a16      	ldr	r2, [pc, #88]	@ (8000b68 <uart3_tx_init+0xc4>)
 8000b10:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000b12:	4b14      	ldr	r3, [pc, #80]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b18:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b1a:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits   = UART_STOPBITS_1;
 8000b20:	4b10      	ldr	r3, [pc, #64]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity	= UART_PARITY_NONE;
 8000b26:	4b0f      	ldr	r3, [pc, #60]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX;
 8000b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b2e:	2208      	movs	r2, #8
 8000b30:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b32:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b38:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling =  UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3e:	4b09      	ldr	r3, [pc, #36]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	621a      	str	r2, [r3, #32]

	HAL_UART_Init(&huart3);
 8000b44:	4807      	ldr	r0, [pc, #28]	@ (8000b64 <uart3_tx_init+0xc0>)
 8000b46:	f001 fc6d 	bl	8002424 <HAL_UART_Init>

   /*Set baudrate fix*/
	uart3_set_baudrate(16000000,115200);
 8000b4a:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000b4e:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <uart3_tx_init+0xc8>)
 8000b50:	f000 f822 	bl	8000b98 <uart3_set_baudrate>
}
 8000b54:	bf00      	nop
 8000b56:	3720      	adds	r7, #32
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020c00 	.word	0x40020c00
 8000b64:	200000e0 	.word	0x200000e0
 8000b68:	40004800 	.word	0x40004800
 8000b6c:	00f42400 	.word	0x00f42400

08000b70 <compute_uart_div>:



static uint16_t compute_uart_div(uint32_t periph_clock, uint32_t baudrate)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
	return ((periph_clock + (baudrate/2U))/baudrate);
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	085a      	lsrs	r2, r3, #1
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	441a      	add	r2, r3
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b88:	b29b      	uxth	r3, r3
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
	...

08000b98 <uart3_set_baudrate>:


static void uart3_set_baudrate(uint32_t periph_clock, uint32_t baudrate)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
	USART3->BRR  = compute_uart_div(periph_clock,baudrate);
 8000ba2:	6839      	ldr	r1, [r7, #0]
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f7ff ffe3 	bl	8000b70 <compute_uart_div>
 8000baa:	4603      	mov	r3, r0
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <uart3_set_baudrate+0x24>)
 8000bb0:	60da      	str	r2, [r3, #12]
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40004800 	.word	0x40004800

08000bc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bc0:	480d      	ldr	r0, [pc, #52]	@ (8000bf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bc2:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000bc4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc8:	480c      	ldr	r0, [pc, #48]	@ (8000bfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000bca:	490d      	ldr	r1, [pc, #52]	@ (8000c00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <LoopForever+0xe>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000be0:	4c0a      	ldr	r4, [pc, #40]	@ (8000c0c <LoopForever+0x16>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bee:	f002 fa37 	bl	8003060 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bf2:	f7ff fdeb 	bl	80007cc <main>

08000bf6 <LoopForever>:

LoopForever:
    b LoopForever
 8000bf6:	e7fe      	b.n	8000bf6 <LoopForever>
  ldr   r0, =_estack
 8000bf8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c00:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c04:	08003c70 	.word	0x08003c70
  ldr r2, =_sbss
 8000c08:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c0c:	200002fc 	.word	0x200002fc

08000c10 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c10:	e7fe      	b.n	8000c10 <ADC_IRQHandler>

08000c12 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c16:	2003      	movs	r0, #3
 8000c18:	f000 fca4 	bl	8001564 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f000 f80d 	bl	8000c3c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000c22:	f000 f803 	bl	8000c2c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
	...

08000c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c44:	4b12      	ldr	r3, [pc, #72]	@ (8000c90 <HAL_InitTick+0x54>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <HAL_InitTick+0x58>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f000 fca9 	bl	80015b2 <HAL_SYSTICK_Config>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e00e      	b.n	8000c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b0f      	cmp	r3, #15
 8000c6e:	d80a      	bhi.n	8000c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c70:	2200      	movs	r2, #0
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	f04f 30ff 	mov.w	r0, #4294967295
 8000c78:	f000 fc7f 	bl	800157a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c7c:	4a06      	ldr	r2, [pc, #24]	@ (8000c98 <HAL_InitTick+0x5c>)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c82:	2300      	movs	r3, #0
 8000c84:	e000      	b.n	8000c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000000 	.word	0x20000000
 8000c94:	20000008 	.word	0x20000008
 8000c98:	20000004 	.word	0x20000004

08000c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <HAL_IncTick+0x20>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <HAL_IncTick+0x24>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4413      	add	r3, r2
 8000cac:	4a04      	ldr	r2, [pc, #16]	@ (8000cc0 <HAL_IncTick+0x24>)
 8000cae:	6013      	str	r3, [r2, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	20000008 	.word	0x20000008
 8000cc0:	20000164 	.word	0x20000164

08000cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc8:	4b03      	ldr	r3, [pc, #12]	@ (8000cd8 <HAL_GetTick+0x14>)
 8000cca:	681b      	ldr	r3, [r3, #0]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000164 	.word	0x20000164

08000cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce4:	f7ff ffee 	bl	8000cc4 <HAL_GetTick>
 8000ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf4:	d005      	beq.n	8000d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <HAL_Delay+0x44>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4413      	add	r3, r2
 8000d00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d02:	bf00      	nop
 8000d04:	f7ff ffde 	bl	8000cc4 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d8f7      	bhi.n	8000d04 <HAL_Delay+0x28>
  {
  }
}
 8000d14:	bf00      	nop
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000008 	.word	0x20000008

08000d24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d101      	bne.n	8000d3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e031      	b.n	8000d9e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d109      	bne.n	8000d56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f000 f832 	bl	8000dac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5a:	f003 0310 	and.w	r3, r3, #16
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d116      	bne.n	8000d90 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d66:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <HAL_ADC_Init+0x84>)
 8000d68:	4013      	ands	r3, r2
 8000d6a:	f043 0202 	orr.w	r2, r3, #2
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f000 fa4a 	bl	800120c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d82:	f023 0303 	bic.w	r3, r3, #3
 8000d86:	f043 0201 	orr.w	r2, r3, #1
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d8e:	e001      	b.n	8000d94 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
 8000d92:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2200      	movs	r2, #0
 8000d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	ffffeefd 	.word	0xffffeefd

08000dac <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */ 
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d101      	bne.n	8000dda <HAL_ADC_Start+0x1a>
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	e0ad      	b.n	8000f36 <HAL_ADC_Start+0x176>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2201      	movs	r2, #1
 8000dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d018      	beq.n	8000e22 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	689a      	ldr	r2, [r3, #8]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f042 0201 	orr.w	r2, r2, #1
 8000dfe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000e00:	4b50      	ldr	r3, [pc, #320]	@ (8000f44 <HAL_ADC_Start+0x184>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a50      	ldr	r2, [pc, #320]	@ (8000f48 <HAL_ADC_Start+0x188>)
 8000e06:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0a:	0c9a      	lsrs	r2, r3, #18
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4413      	add	r3, r2
 8000e12:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8000e14:	e002      	b.n	8000e1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	3b01      	subs	r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1f9      	bne.n	8000e16 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	f003 0301 	and.w	r3, r3, #1
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d175      	bne.n	8000f1c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e34:	4b45      	ldr	r3, [pc, #276]	@ (8000f4c <HAL_ADC_Start+0x18c>)
 8000e36:	4013      	ands	r3, r2
 8000e38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d007      	beq.n	8000e5e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e52:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000e56:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000e6a:	d106      	bne.n	8000e7a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e70:	f023 0206 	bic.w	r2, r3, #6
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	645a      	str	r2, [r3, #68]	@ 0x44
 8000e78:	e002      	b.n	8000e80 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2200      	movs	r2, #0
 8000e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8000e90:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8000e92:	4b2f      	ldr	r3, [pc, #188]	@ (8000f50 <HAL_ADC_Start+0x190>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f003 031f 	and.w	r3, r3, #31
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d10f      	bne.n	8000ebe <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d143      	bne.n	8000f34 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	689a      	ldr	r2, [r3, #8]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	e03a      	b.n	8000f34 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a24      	ldr	r2, [pc, #144]	@ (8000f54 <HAL_ADC_Start+0x194>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d10e      	bne.n	8000ee6 <HAL_ADC_Start+0x126>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d107      	bne.n	8000ee6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000ee4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8000ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f50 <HAL_ADC_Start+0x190>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f003 0310 	and.w	r3, r3, #16
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d120      	bne.n	8000f34 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a18      	ldr	r2, [pc, #96]	@ (8000f58 <HAL_ADC_Start+0x198>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d11b      	bne.n	8000f34 <HAL_ADC_Start+0x174>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d114      	bne.n	8000f34 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000f18:	609a      	str	r2, [r3, #8]
 8000f1a:	e00b      	b.n	8000f34 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f20:	f043 0210 	orr.w	r2, r3, #16
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2c:	f043 0201 	orr.w	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3714      	adds	r7, #20
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000000 	.word	0x20000000
 8000f48:	431bde83 	.word	0x431bde83
 8000f4c:	fffff8fe 	.word	0xfffff8fe
 8000f50:	40012300 	.word	0x40012300
 8000f54:	40012000 	.word	0x40012000
 8000f58:	40012200 	.word	0x40012200

08000f5c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
	...

08000f78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d101      	bne.n	8000f94 <HAL_ADC_ConfigChannel+0x1c>
 8000f90:	2302      	movs	r3, #2
 8000f92:	e12a      	b.n	80011ea <HAL_ADC_ConfigChannel+0x272>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2201      	movs	r2, #1
 8000f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b09      	cmp	r3, #9
 8000fa2:	d93a      	bls.n	800101a <HAL_ADC_ConfigChannel+0xa2>
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000fac:	d035      	beq.n	800101a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68d9      	ldr	r1, [r3, #12]
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4413      	add	r3, r2
 8000fc2:	3b1e      	subs	r3, #30
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	400a      	ands	r2, r1
 8000fd2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a87      	ldr	r2, [pc, #540]	@ (80011f8 <HAL_ADC_ConfigChannel+0x280>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d10a      	bne.n	8000ff4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	68d9      	ldr	r1, [r3, #12]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	061a      	lsls	r2, r3, #24
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000ff2:	e035      	b.n	8001060 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	68d9      	ldr	r1, [r3, #12]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	689a      	ldr	r2, [r3, #8]
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	b29b      	uxth	r3, r3
 8001004:	4618      	mov	r0, r3
 8001006:	4603      	mov	r3, r0
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4403      	add	r3, r0
 800100c:	3b1e      	subs	r3, #30
 800100e:	409a      	lsls	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	430a      	orrs	r2, r1
 8001016:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001018:	e022      	b.n	8001060 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6919      	ldr	r1, [r3, #16]
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	b29b      	uxth	r3, r3
 8001026:	461a      	mov	r2, r3
 8001028:	4613      	mov	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4413      	add	r3, r2
 800102e:	2207      	movs	r2, #7
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43da      	mvns	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	400a      	ands	r2, r1
 800103c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6919      	ldr	r1, [r3, #16]
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	689a      	ldr	r2, [r3, #8]
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	b29b      	uxth	r3, r3
 800104e:	4618      	mov	r0, r3
 8001050:	4603      	mov	r3, r0
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	4403      	add	r3, r0
 8001056:	409a      	lsls	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	430a      	orrs	r2, r1
 800105e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b06      	cmp	r3, #6
 8001066:	d824      	bhi.n	80010b2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	4613      	mov	r3, r2
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	3b05      	subs	r3, #5
 800107a:	221f      	movs	r2, #31
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43da      	mvns	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	400a      	ands	r2, r1
 8001088:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	b29b      	uxth	r3, r3
 8001096:	4618      	mov	r0, r3
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685a      	ldr	r2, [r3, #4]
 800109c:	4613      	mov	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	3b05      	subs	r3, #5
 80010a4:	fa00 f203 	lsl.w	r2, r0, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	430a      	orrs	r2, r1
 80010ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80010b0:	e04c      	b.n	800114c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b0c      	cmp	r3, #12
 80010b8:	d824      	bhi.n	8001104 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685a      	ldr	r2, [r3, #4]
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	3b23      	subs	r3, #35	@ 0x23
 80010cc:	221f      	movs	r2, #31
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43da      	mvns	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	400a      	ands	r2, r1
 80010da:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	4618      	mov	r0, r3
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685a      	ldr	r2, [r3, #4]
 80010ee:	4613      	mov	r3, r2
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	4413      	add	r3, r2
 80010f4:	3b23      	subs	r3, #35	@ 0x23
 80010f6:	fa00 f203 	lsl.w	r2, r0, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	430a      	orrs	r2, r1
 8001100:	631a      	str	r2, [r3, #48]	@ 0x30
 8001102:	e023      	b.n	800114c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	4613      	mov	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4413      	add	r3, r2
 8001114:	3b41      	subs	r3, #65	@ 0x41
 8001116:	221f      	movs	r2, #31
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43da      	mvns	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	400a      	ands	r2, r1
 8001124:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	b29b      	uxth	r3, r3
 8001132:	4618      	mov	r0, r3
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	4613      	mov	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	3b41      	subs	r3, #65	@ 0x41
 8001140:	fa00 f203 	lsl.w	r2, r0, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a2a      	ldr	r2, [pc, #168]	@ (80011fc <HAL_ADC_ConfigChannel+0x284>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d10a      	bne.n	800116c <HAL_ADC_ConfigChannel+0x1f4>
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800115e:	d105      	bne.n	800116c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001160:	4b27      	ldr	r3, [pc, #156]	@ (8001200 <HAL_ADC_ConfigChannel+0x288>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	4a26      	ldr	r2, [pc, #152]	@ (8001200 <HAL_ADC_ConfigChannel+0x288>)
 8001166:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800116a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a22      	ldr	r2, [pc, #136]	@ (80011fc <HAL_ADC_ConfigChannel+0x284>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d109      	bne.n	800118a <HAL_ADC_ConfigChannel+0x212>
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b12      	cmp	r3, #18
 800117c:	d105      	bne.n	800118a <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800117e:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <HAL_ADC_ConfigChannel+0x288>)
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4a1f      	ldr	r2, [pc, #124]	@ (8001200 <HAL_ADC_ConfigChannel+0x288>)
 8001184:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001188:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a1b      	ldr	r2, [pc, #108]	@ (80011fc <HAL_ADC_ConfigChannel+0x284>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d125      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x268>
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a17      	ldr	r2, [pc, #92]	@ (80011f8 <HAL_ADC_ConfigChannel+0x280>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d003      	beq.n	80011a6 <HAL_ADC_ConfigChannel+0x22e>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b11      	cmp	r3, #17
 80011a4:	d11c      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80011a6:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <HAL_ADC_ConfigChannel+0x288>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	4a15      	ldr	r2, [pc, #84]	@ (8001200 <HAL_ADC_ConfigChannel+0x288>)
 80011ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80011b0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a10      	ldr	r2, [pc, #64]	@ (80011f8 <HAL_ADC_ConfigChannel+0x280>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d111      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <HAL_ADC_ConfigChannel+0x28c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a11      	ldr	r2, [pc, #68]	@ (8001208 <HAL_ADC_ConfigChannel+0x290>)
 80011c2:	fba2 2303 	umull	r2, r3, r2, r3
 80011c6:	0c9a      	lsrs	r2, r3, #18
 80011c8:	4613      	mov	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	4413      	add	r3, r2
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80011d2:	e002      	b.n	80011da <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1f9      	bne.n	80011d4 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	10000012 	.word	0x10000012
 80011fc:	40012000 	.word	0x40012000
 8001200:	40012300 	.word	0x40012300
 8001204:	20000000 	.word	0x20000000
 8001208:	431bde83 	.word	0x431bde83

0800120c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001214:	4b78      	ldr	r3, [pc, #480]	@ (80013f8 <ADC_Init+0x1ec>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	4a77      	ldr	r2, [pc, #476]	@ (80013f8 <ADC_Init+0x1ec>)
 800121a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800121e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001220:	4b75      	ldr	r3, [pc, #468]	@ (80013f8 <ADC_Init+0x1ec>)
 8001222:	685a      	ldr	r2, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	4973      	ldr	r1, [pc, #460]	@ (80013f8 <ADC_Init+0x1ec>)
 800122a:	4313      	orrs	r3, r2
 800122c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800123c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	6859      	ldr	r1, [r3, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	021a      	lsls	r2, r3, #8
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	430a      	orrs	r2, r1
 8001250:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001260:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	6859      	ldr	r1, [r3, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689a      	ldr	r2, [r3, #8]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	430a      	orrs	r2, r1
 8001272:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	689a      	ldr	r2, [r3, #8]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001282:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	6899      	ldr	r1, [r3, #8]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	68da      	ldr	r2, [r3, #12]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	430a      	orrs	r2, r1
 8001294:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800129a:	4a58      	ldr	r2, [pc, #352]	@ (80013fc <ADC_Init+0x1f0>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d022      	beq.n	80012e6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	689a      	ldr	r2, [r3, #8]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80012ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6899      	ldr	r1, [r3, #8]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	430a      	orrs	r2, r1
 80012c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	689a      	ldr	r2, [r3, #8]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80012d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6899      	ldr	r1, [r3, #8]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	e00f      	b.n	8001306 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80012f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	689a      	ldr	r2, [r3, #8]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001304:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f022 0202 	bic.w	r2, r2, #2
 8001314:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6899      	ldr	r1, [r3, #8]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	005a      	lsls	r2, r3, #1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	430a      	orrs	r2, r1
 8001328:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d01b      	beq.n	800136c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	685a      	ldr	r2, [r3, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001342:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001352:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6859      	ldr	r1, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135e:	3b01      	subs	r3, #1
 8001360:	035a      	lsls	r2, r3, #13
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	430a      	orrs	r2, r1
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	e007      	b.n	800137c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800137a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800138a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69db      	ldr	r3, [r3, #28]
 8001396:	3b01      	subs	r3, #1
 8001398:	051a      	lsls	r2, r3, #20
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	430a      	orrs	r2, r1
 80013a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	689a      	ldr	r2, [r3, #8]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80013b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	6899      	ldr	r1, [r3, #8]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80013be:	025a      	lsls	r2, r3, #9
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	430a      	orrs	r2, r1
 80013c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	689a      	ldr	r2, [r3, #8]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80013d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6899      	ldr	r1, [r3, #8]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	029a      	lsls	r2, r3, #10
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	430a      	orrs	r2, r1
 80013ea:	609a      	str	r2, [r3, #8]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	40012300 	.word	0x40012300
 80013fc:	0f000001 	.word	0x0f000001

08001400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <__NVIC_SetPriorityGrouping+0x40>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800141c:	4013      	ands	r3, r2
 800141e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 800142a:	4313      	orrs	r3, r2
 800142c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800142e:	4a04      	ldr	r2, [pc, #16]	@ (8001440 <__NVIC_SetPriorityGrouping+0x40>)
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	60d3      	str	r3, [r2, #12]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000ed00 	.word	0xe000ed00
 8001444:	05fa0000 	.word	0x05fa0000

08001448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800144c:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <__NVIC_GetPriorityGrouping+0x18>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	0a1b      	lsrs	r3, r3, #8
 8001452:	f003 0307 	and.w	r3, r3, #7
}
 8001456:	4618      	mov	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	6039      	str	r1, [r7, #0]
 800146e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001474:	2b00      	cmp	r3, #0
 8001476:	db0a      	blt.n	800148e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	b2da      	uxtb	r2, r3
 800147c:	490c      	ldr	r1, [pc, #48]	@ (80014b0 <__NVIC_SetPriority+0x4c>)
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	0112      	lsls	r2, r2, #4
 8001484:	b2d2      	uxtb	r2, r2
 8001486:	440b      	add	r3, r1
 8001488:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800148c:	e00a      	b.n	80014a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	b2da      	uxtb	r2, r3
 8001492:	4908      	ldr	r1, [pc, #32]	@ (80014b4 <__NVIC_SetPriority+0x50>)
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	3b04      	subs	r3, #4
 800149c:	0112      	lsls	r2, r2, #4
 800149e:	b2d2      	uxtb	r2, r2
 80014a0:	440b      	add	r3, r1
 80014a2:	761a      	strb	r2, [r3, #24]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	e000e100 	.word	0xe000e100
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b089      	sub	sp, #36	@ 0x24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f003 0307 	and.w	r3, r3, #7
 80014ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	f1c3 0307 	rsb	r3, r3, #7
 80014d2:	2b04      	cmp	r3, #4
 80014d4:	bf28      	it	cs
 80014d6:	2304      	movcs	r3, #4
 80014d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3304      	adds	r3, #4
 80014de:	2b06      	cmp	r3, #6
 80014e0:	d902      	bls.n	80014e8 <NVIC_EncodePriority+0x30>
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	3b03      	subs	r3, #3
 80014e6:	e000      	b.n	80014ea <NVIC_EncodePriority+0x32>
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ec:	f04f 32ff 	mov.w	r2, #4294967295
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43da      	mvns	r2, r3
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	401a      	ands	r2, r3
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001500:	f04f 31ff 	mov.w	r1, #4294967295
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	fa01 f303 	lsl.w	r3, r1, r3
 800150a:	43d9      	mvns	r1, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001510:	4313      	orrs	r3, r2
         );
}
 8001512:	4618      	mov	r0, r3
 8001514:	3724      	adds	r7, #36	@ 0x24
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
	...

08001520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3b01      	subs	r3, #1
 800152c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001530:	d301      	bcc.n	8001536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001532:	2301      	movs	r3, #1
 8001534:	e00f      	b.n	8001556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001536:	4a0a      	ldr	r2, [pc, #40]	@ (8001560 <SysTick_Config+0x40>)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3b01      	subs	r3, #1
 800153c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800153e:	210f      	movs	r1, #15
 8001540:	f04f 30ff 	mov.w	r0, #4294967295
 8001544:	f7ff ff8e 	bl	8001464 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001548:	4b05      	ldr	r3, [pc, #20]	@ (8001560 <SysTick_Config+0x40>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154e:	4b04      	ldr	r3, [pc, #16]	@ (8001560 <SysTick_Config+0x40>)
 8001550:	2207      	movs	r2, #7
 8001552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	e000e010 	.word	0xe000e010

08001564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff ff47 	bl	8001400 <__NVIC_SetPriorityGrouping>
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800157a:	b580      	push	{r7, lr}
 800157c:	b086      	sub	sp, #24
 800157e:	af00      	add	r7, sp, #0
 8001580:	4603      	mov	r3, r0
 8001582:	60b9      	str	r1, [r7, #8]
 8001584:	607a      	str	r2, [r7, #4]
 8001586:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800158c:	f7ff ff5c 	bl	8001448 <__NVIC_GetPriorityGrouping>
 8001590:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	68b9      	ldr	r1, [r7, #8]
 8001596:	6978      	ldr	r0, [r7, #20]
 8001598:	f7ff ff8e 	bl	80014b8 <NVIC_EncodePriority>
 800159c:	4602      	mov	r2, r0
 800159e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a2:	4611      	mov	r1, r2
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff5d 	bl	8001464 <__NVIC_SetPriority>
}
 80015aa:	bf00      	nop
 80015ac:	3718      	adds	r7, #24
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffb0 	bl	8001520 <SysTick_Config>
 80015c0:	4603      	mov	r3, r0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015da:	695b      	ldr	r3, [r3, #20]
 80015dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015e0:	2b40      	cmp	r3, #64	@ 0x40
 80015e2:	d112      	bne.n	800160a <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f000 f85e 	bl	80016a6 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015f2:	461a      	mov	r2, r3
 80015f4:	2340      	movs	r3, #64	@ 0x40
 80015f6:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001608:	e01a      	b.n	8001640 <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	2b01      	cmp	r3, #1
 800161a:	d111      	bne.n	8001640 <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f000 f838 	bl	8001692 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800162a:	461a      	mov	r2, r3
 800162c:	2301      	movs	r3, #1
 800162e:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001648:	461a      	mov	r2, r3
 800164a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800164e:	6153      	str	r3, [r2, #20]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800165e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001662:	d112      	bne.n	800168a <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f828 	bl	80016ba <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001672:	461a      	mov	r2, r3
 8001674:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001678:	6153      	str	r3, [r2, #20]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2201      	movs	r2, #1
 800167e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }
}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */ 
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b083      	sub	sp, #12
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b089      	sub	sp, #36	@ 0x24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80016da:	2300      	movs	r3, #0
 80016dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
 80016ee:	e175      	b.n	80019dc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80016f0:	2201      	movs	r2, #1
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	697a      	ldr	r2, [r7, #20]
 8001700:	4013      	ands	r3, r2
 8001702:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	429a      	cmp	r2, r3
 800170a:	f040 8164 	bne.w	80019d6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d00b      	beq.n	800172e <HAL_GPIO_Init+0x5e>
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b02      	cmp	r3, #2
 800171c:	d007      	beq.n	800172e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001722:	2b11      	cmp	r3, #17
 8001724:	d003      	beq.n	800172e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2b12      	cmp	r3, #18
 800172c:	d130      	bne.n	8001790 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	2203      	movs	r2, #3
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4013      	ands	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	68da      	ldr	r2, [r3, #12]
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001764:	2201      	movs	r2, #1
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4013      	ands	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	091b      	lsrs	r3, r3, #4
 800177a:	f003 0201 	and.w	r2, r3, #1
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	4313      	orrs	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	2203      	movs	r2, #3
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	4013      	ands	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d003      	beq.n	80017d0 <HAL_GPIO_Init+0x100>
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2b12      	cmp	r3, #18
 80017ce:	d123      	bne.n	8001818 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	08da      	lsrs	r2, r3, #3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3208      	adds	r2, #8
 80017d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	220f      	movs	r2, #15
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4013      	ands	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	691a      	ldr	r2, [r3, #16]
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4313      	orrs	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	08da      	lsrs	r2, r3, #3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3208      	adds	r2, #8
 8001812:	69b9      	ldr	r1, [r7, #24]
 8001814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	2203      	movs	r2, #3
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	4013      	ands	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 0203 	and.w	r2, r3, #3
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4313      	orrs	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001854:	2b00      	cmp	r3, #0
 8001856:	f000 80be 	beq.w	80019d6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185a:	4b66      	ldr	r3, [pc, #408]	@ (80019f4 <HAL_GPIO_Init+0x324>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185e:	4a65      	ldr	r2, [pc, #404]	@ (80019f4 <HAL_GPIO_Init+0x324>)
 8001860:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001864:	6453      	str	r3, [r2, #68]	@ 0x44
 8001866:	4b63      	ldr	r3, [pc, #396]	@ (80019f4 <HAL_GPIO_Init+0x324>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001872:	4a61      	ldr	r2, [pc, #388]	@ (80019f8 <HAL_GPIO_Init+0x328>)
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	089b      	lsrs	r3, r3, #2
 8001878:	3302      	adds	r3, #2
 800187a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	220f      	movs	r2, #15
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43db      	mvns	r3, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a58      	ldr	r2, [pc, #352]	@ (80019fc <HAL_GPIO_Init+0x32c>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d037      	beq.n	800190e <HAL_GPIO_Init+0x23e>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a57      	ldr	r2, [pc, #348]	@ (8001a00 <HAL_GPIO_Init+0x330>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d031      	beq.n	800190a <HAL_GPIO_Init+0x23a>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a56      	ldr	r2, [pc, #344]	@ (8001a04 <HAL_GPIO_Init+0x334>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d02b      	beq.n	8001906 <HAL_GPIO_Init+0x236>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a55      	ldr	r2, [pc, #340]	@ (8001a08 <HAL_GPIO_Init+0x338>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d025      	beq.n	8001902 <HAL_GPIO_Init+0x232>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a54      	ldr	r2, [pc, #336]	@ (8001a0c <HAL_GPIO_Init+0x33c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d01f      	beq.n	80018fe <HAL_GPIO_Init+0x22e>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a53      	ldr	r2, [pc, #332]	@ (8001a10 <HAL_GPIO_Init+0x340>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d019      	beq.n	80018fa <HAL_GPIO_Init+0x22a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a52      	ldr	r2, [pc, #328]	@ (8001a14 <HAL_GPIO_Init+0x344>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d013      	beq.n	80018f6 <HAL_GPIO_Init+0x226>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a51      	ldr	r2, [pc, #324]	@ (8001a18 <HAL_GPIO_Init+0x348>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d00d      	beq.n	80018f2 <HAL_GPIO_Init+0x222>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a50      	ldr	r2, [pc, #320]	@ (8001a1c <HAL_GPIO_Init+0x34c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d007      	beq.n	80018ee <HAL_GPIO_Init+0x21e>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001a20 <HAL_GPIO_Init+0x350>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d101      	bne.n	80018ea <HAL_GPIO_Init+0x21a>
 80018e6:	2309      	movs	r3, #9
 80018e8:	e012      	b.n	8001910 <HAL_GPIO_Init+0x240>
 80018ea:	230a      	movs	r3, #10
 80018ec:	e010      	b.n	8001910 <HAL_GPIO_Init+0x240>
 80018ee:	2308      	movs	r3, #8
 80018f0:	e00e      	b.n	8001910 <HAL_GPIO_Init+0x240>
 80018f2:	2307      	movs	r3, #7
 80018f4:	e00c      	b.n	8001910 <HAL_GPIO_Init+0x240>
 80018f6:	2306      	movs	r3, #6
 80018f8:	e00a      	b.n	8001910 <HAL_GPIO_Init+0x240>
 80018fa:	2305      	movs	r3, #5
 80018fc:	e008      	b.n	8001910 <HAL_GPIO_Init+0x240>
 80018fe:	2304      	movs	r3, #4
 8001900:	e006      	b.n	8001910 <HAL_GPIO_Init+0x240>
 8001902:	2303      	movs	r3, #3
 8001904:	e004      	b.n	8001910 <HAL_GPIO_Init+0x240>
 8001906:	2302      	movs	r3, #2
 8001908:	e002      	b.n	8001910 <HAL_GPIO_Init+0x240>
 800190a:	2301      	movs	r3, #1
 800190c:	e000      	b.n	8001910 <HAL_GPIO_Init+0x240>
 800190e:	2300      	movs	r3, #0
 8001910:	69fa      	ldr	r2, [r7, #28]
 8001912:	f002 0203 	and.w	r2, r2, #3
 8001916:	0092      	lsls	r2, r2, #2
 8001918:	4093      	lsls	r3, r2
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4313      	orrs	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001920:	4935      	ldr	r1, [pc, #212]	@ (80019f8 <HAL_GPIO_Init+0x328>)
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	089b      	lsrs	r3, r3, #2
 8001926:	3302      	adds	r3, #2
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800192e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	43db      	mvns	r3, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4013      	ands	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001952:	4a34      	ldr	r2, [pc, #208]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001958:	4b32      	ldr	r3, [pc, #200]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001970:	2b00      	cmp	r3, #0
 8001972:	d003      	beq.n	800197c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	4313      	orrs	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800197c:	4a29      	ldr	r2, [pc, #164]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001982:	4b28      	ldr	r3, [pc, #160]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	43db      	mvns	r3, r3
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	4013      	ands	r3, r2
 8001990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d003      	beq.n	80019a6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019d0:	4a14      	ldr	r2, [pc, #80]	@ (8001a24 <HAL_GPIO_Init+0x354>)
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3301      	adds	r3, #1
 80019da:	61fb      	str	r3, [r7, #28]
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	2b0f      	cmp	r3, #15
 80019e0:	f67f ae86 	bls.w	80016f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80019e4:	bf00      	nop
 80019e6:	bf00      	nop
 80019e8:	3724      	adds	r7, #36	@ 0x24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40013800 	.word	0x40013800
 80019fc:	40020000 	.word	0x40020000
 8001a00:	40020400 	.word	0x40020400
 8001a04:	40020800 	.word	0x40020800
 8001a08:	40020c00 	.word	0x40020c00
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40021400 	.word	0x40021400
 8001a14:	40021800 	.word	0x40021800
 8001a18:	40021c00 	.word	0x40021c00
 8001a1c:	40022000 	.word	0x40022000
 8001a20:	40022400 	.word	0x40022400
 8001a24:	40013c00 	.word	0x40013c00

08001a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	460b      	mov	r3, r1
 8001a32:	807b      	strh	r3, [r7, #2]
 8001a34:	4613      	mov	r3, r2
 8001a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a38:	787b      	ldrb	r3, [r7, #1]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a3e:	887a      	ldrh	r2, [r7, #2]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001a44:	e003      	b.n	8001a4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a46:	887b      	ldrh	r3, [r7, #2]
 8001a48:	041a      	lsls	r2, r3, #16
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	619a      	str	r2, [r3, #24]
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b23      	ldr	r3, [pc, #140]	@ (8001af4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a72:	4b20      	ldr	r3, [pc, #128]	@ (8001af4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7a:	603b      	str	r3, [r7, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a1d      	ldr	r2, [pc, #116]	@ (8001af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a88:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a8a:	f7ff f91b 	bl	8000cc4 <HAL_GetTick>
 8001a8e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a90:	e009      	b.n	8001aa6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a92:	f7ff f917 	bl	8000cc4 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001aa0:	d901      	bls.n	8001aa6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e022      	b.n	8001aec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001aa6:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ab2:	d1ee      	bne.n	8001a92 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001ab4:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8001af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001aba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001abe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac0:	f7ff f900 	bl	8000cc4 <HAL_GetTick>
 8001ac4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ac6:	e009      	b.n	8001adc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ac8:	f7ff f8fc 	bl	8000cc4 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ad6:	d901      	bls.n	8001adc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e007      	b.n	8001aec <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001adc:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001ae8:	d1ee      	bne.n	8001ac8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40007000 	.word	0x40007000

08001afc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001b04:	2300      	movs	r3, #0
 8001b06:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e29b      	b.n	800204a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f000 8087 	beq.w	8001c2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b20:	4b96      	ldr	r3, [pc, #600]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 030c 	and.w	r3, r3, #12
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d00c      	beq.n	8001b46 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b2c:	4b93      	ldr	r3, [pc, #588]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 030c 	and.w	r3, r3, #12
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	d112      	bne.n	8001b5e <HAL_RCC_OscConfig+0x62>
 8001b38:	4b90      	ldr	r3, [pc, #576]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b44:	d10b      	bne.n	8001b5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b46:	4b8d      	ldr	r3, [pc, #564]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d06c      	beq.n	8001c2c <HAL_RCC_OscConfig+0x130>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d168      	bne.n	8001c2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e275      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b66:	d106      	bne.n	8001b76 <HAL_RCC_OscConfig+0x7a>
 8001b68:	4b84      	ldr	r3, [pc, #528]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a83      	ldr	r2, [pc, #524]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b72:	6013      	str	r3, [r2, #0]
 8001b74:	e02e      	b.n	8001bd4 <HAL_RCC_OscConfig+0xd8>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10c      	bne.n	8001b98 <HAL_RCC_OscConfig+0x9c>
 8001b7e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a7e      	ldr	r2, [pc, #504]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a7b      	ldr	r2, [pc, #492]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001b90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b94:	6013      	str	r3, [r2, #0]
 8001b96:	e01d      	b.n	8001bd4 <HAL_RCC_OscConfig+0xd8>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ba0:	d10c      	bne.n	8001bbc <HAL_RCC_OscConfig+0xc0>
 8001ba2:	4b76      	ldr	r3, [pc, #472]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a75      	ldr	r2, [pc, #468]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001ba8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b73      	ldr	r3, [pc, #460]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a72      	ldr	r2, [pc, #456]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e00b      	b.n	8001bd4 <HAL_RCC_OscConfig+0xd8>
 8001bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a6e      	ldr	r2, [pc, #440]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bc6:	6013      	str	r3, [r2, #0]
 8001bc8:	4b6c      	ldr	r3, [pc, #432]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a6b      	ldr	r2, [pc, #428]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d013      	beq.n	8001c04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bdc:	f7ff f872 	bl	8000cc4 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff f86e 	bl	8000cc4 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	@ 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e229      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf6:	4b61      	ldr	r3, [pc, #388]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0xe8>
 8001c02:	e014      	b.n	8001c2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c04:	f7ff f85e 	bl	8000cc4 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff f85a 	bl	8000cc4 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	@ 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e215      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1e:	4b57      	ldr	r3, [pc, #348]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0x110>
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d069      	beq.n	8001d0e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c3a:	4b50      	ldr	r3, [pc, #320]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f003 030c 	and.w	r3, r3, #12
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d00b      	beq.n	8001c5e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c46:	4b4d      	ldr	r3, [pc, #308]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 030c 	and.w	r3, r3, #12
 8001c4e:	2b08      	cmp	r3, #8
 8001c50:	d11c      	bne.n	8001c8c <HAL_RCC_OscConfig+0x190>
 8001c52:	4b4a      	ldr	r3, [pc, #296]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d116      	bne.n	8001c8c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c5e:	4b47      	ldr	r3, [pc, #284]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <HAL_RCC_OscConfig+0x17a>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d001      	beq.n	8001c76 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e1e9      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c76:	4b41      	ldr	r3, [pc, #260]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	493d      	ldr	r1, [pc, #244]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c8a:	e040      	b.n	8001d0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d023      	beq.n	8001cdc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c94:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a38      	ldr	r2, [pc, #224]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca0:	f7ff f810 	bl	8000cc4 <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ca8:	f7ff f80c 	bl	8000cc4 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e1c7      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cba:	4b30      	ldr	r3, [pc, #192]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d0f0      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4929      	ldr	r1, [pc, #164]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]
 8001cda:	e018      	b.n	8001d0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cdc:	4b27      	ldr	r3, [pc, #156]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a26      	ldr	r2, [pc, #152]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001ce2:	f023 0301 	bic.w	r3, r3, #1
 8001ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce8:	f7fe ffec 	bl	8000cc4 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf0:	f7fe ffe8 	bl	8000cc4 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e1a3      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d02:	4b1e      	ldr	r3, [pc, #120]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f0      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d038      	beq.n	8001d8c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d019      	beq.n	8001d56 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d22:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d26:	4a15      	ldr	r2, [pc, #84]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2e:	f7fe ffc9 	bl	8000cc4 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d36:	f7fe ffc5 	bl	8000cc4 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e180      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d48:	4b0c      	ldr	r3, [pc, #48]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0f0      	beq.n	8001d36 <HAL_RCC_OscConfig+0x23a>
 8001d54:	e01a      	b.n	8001d8c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d56:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d5a:	4a08      	ldr	r2, [pc, #32]	@ (8001d7c <HAL_RCC_OscConfig+0x280>)
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d62:	f7fe ffaf 	bl	8000cc4 <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d68:	e00a      	b.n	8001d80 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6a:	f7fe ffab 	bl	8000cc4 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d903      	bls.n	8001d80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e166      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
 8001d7c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d80:	4b92      	ldr	r3, [pc, #584]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1ee      	bne.n	8001d6a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80a4 	beq.w	8001ee2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d9a:	4b8c      	ldr	r3, [pc, #560]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10d      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001da6:	4b89      	ldr	r3, [pc, #548]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	4a88      	ldr	r2, [pc, #544]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db2:	4b86      	ldr	r3, [pc, #536]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dc2:	4b83      	ldr	r3, [pc, #524]	@ (8001fd0 <HAL_RCC_OscConfig+0x4d4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d118      	bne.n	8001e00 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001dce:	4b80      	ldr	r3, [pc, #512]	@ (8001fd0 <HAL_RCC_OscConfig+0x4d4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a7f      	ldr	r2, [pc, #508]	@ (8001fd0 <HAL_RCC_OscConfig+0x4d4>)
 8001dd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dda:	f7fe ff73 	bl	8000cc4 <HAL_GetTick>
 8001dde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001de0:	e008      	b.n	8001df4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001de2:	f7fe ff6f 	bl	8000cc4 <HAL_GetTick>
 8001de6:	4602      	mov	r2, r0
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b64      	cmp	r3, #100	@ 0x64
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e12a      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001df4:	4b76      	ldr	r3, [pc, #472]	@ (8001fd0 <HAL_RCC_OscConfig+0x4d4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0f0      	beq.n	8001de2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d106      	bne.n	8001e16 <HAL_RCC_OscConfig+0x31a>
 8001e08:	4b70      	ldr	r3, [pc, #448]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e0c:	4a6f      	ldr	r2, [pc, #444]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e0e:	f043 0301 	orr.w	r3, r3, #1
 8001e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e14:	e02d      	b.n	8001e72 <HAL_RCC_OscConfig+0x376>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10c      	bne.n	8001e38 <HAL_RCC_OscConfig+0x33c>
 8001e1e:	4b6b      	ldr	r3, [pc, #428]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e22:	4a6a      	ldr	r2, [pc, #424]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e24:	f023 0301 	bic.w	r3, r3, #1
 8001e28:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e2a:	4b68      	ldr	r3, [pc, #416]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2e:	4a67      	ldr	r2, [pc, #412]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e30:	f023 0304 	bic.w	r3, r3, #4
 8001e34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e36:	e01c      	b.n	8001e72 <HAL_RCC_OscConfig+0x376>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b05      	cmp	r3, #5
 8001e3e:	d10c      	bne.n	8001e5a <HAL_RCC_OscConfig+0x35e>
 8001e40:	4b62      	ldr	r3, [pc, #392]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e44:	4a61      	ldr	r2, [pc, #388]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e46:	f043 0304 	orr.w	r3, r3, #4
 8001e4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e4c:	4b5f      	ldr	r3, [pc, #380]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e50:	4a5e      	ldr	r2, [pc, #376]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e58:	e00b      	b.n	8001e72 <HAL_RCC_OscConfig+0x376>
 8001e5a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e60:	f023 0301 	bic.w	r3, r3, #1
 8001e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e66:	4b59      	ldr	r3, [pc, #356]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e6a:	4a58      	ldr	r2, [pc, #352]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e6c:	f023 0304 	bic.w	r3, r3, #4
 8001e70:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d015      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e7a:	f7fe ff23 	bl	8000cc4 <HAL_GetTick>
 8001e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e80:	e00a      	b.n	8001e98 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e82:	f7fe ff1f 	bl	8000cc4 <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e0d8      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e98:	4b4c      	ldr	r3, [pc, #304]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0ee      	beq.n	8001e82 <HAL_RCC_OscConfig+0x386>
 8001ea4:	e014      	b.n	8001ed0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea6:	f7fe ff0d 	bl	8000cc4 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eac:	e00a      	b.n	8001ec4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eae:	f7fe ff09 	bl	8000cc4 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e0c2      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec4:	4b41      	ldr	r3, [pc, #260]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1ee      	bne.n	8001eae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ed0:	7dfb      	ldrb	r3, [r7, #23]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d105      	bne.n	8001ee2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	4a3c      	ldr	r2, [pc, #240]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001edc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ee0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f000 80ae 	beq.w	8002048 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eec:	4b37      	ldr	r3, [pc, #220]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 030c 	and.w	r3, r3, #12
 8001ef4:	2b08      	cmp	r3, #8
 8001ef6:	d06d      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d14b      	bne.n	8001f98 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f00:	4b32      	ldr	r3, [pc, #200]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a31      	ldr	r2, [pc, #196]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7fe feda 	bl	8000cc4 <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f14:	f7fe fed6 	bl	8000cc4 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e091      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f26:	4b29      	ldr	r3, [pc, #164]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69da      	ldr	r2, [r3, #28]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	019b      	lsls	r3, r3, #6
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f48:	085b      	lsrs	r3, r3, #1
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	041b      	lsls	r3, r3, #16
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f54:	061b      	lsls	r3, r3, #24
 8001f56:	431a      	orrs	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5c:	071b      	lsls	r3, r3, #28
 8001f5e:	491b      	ldr	r1, [pc, #108]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f60:	4313      	orrs	r3, r2
 8001f62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f64:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a18      	ldr	r2, [pc, #96]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f70:	f7fe fea8 	bl	8000cc4 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f78:	f7fe fea4 	bl	8000cc4 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e05f      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f0      	beq.n	8001f78 <HAL_RCC_OscConfig+0x47c>
 8001f96:	e057      	b.n	8002048 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f98:	4b0c      	ldr	r3, [pc, #48]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001f9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa4:	f7fe fe8e 	bl	8000cc4 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7fe fe8a 	bl	8000cc4 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e045      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fbe:	4b03      	ldr	r3, [pc, #12]	@ (8001fcc <HAL_RCC_OscConfig+0x4d0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x4b0>
 8001fca:	e03d      	b.n	8002048 <HAL_RCC_OscConfig+0x54c>
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8002054 <HAL_RCC_OscConfig+0x558>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d030      	beq.n	8002044 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d129      	bne.n	8002044 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d122      	bne.n	8002044 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002004:	4013      	ands	r3, r2
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800200a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800200c:	4293      	cmp	r3, r2
 800200e:	d119      	bne.n	8002044 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800201a:	085b      	lsrs	r3, r3, #1
 800201c:	3b01      	subs	r3, #1
 800201e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002020:	429a      	cmp	r2, r3
 8002022:	d10f      	bne.n	8002044 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002030:	429a      	cmp	r2, r3
 8002032:	d107      	bne.n	8002044 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002040:	429a      	cmp	r2, r3
 8002042:	d001      	beq.n	8002048 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3718      	adds	r7, #24
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40023800 	.word	0x40023800

08002058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e0d0      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002070:	4b6a      	ldr	r3, [pc, #424]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 030f 	and.w	r3, r3, #15
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	429a      	cmp	r2, r3
 800207c:	d910      	bls.n	80020a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800207e:	4b67      	ldr	r3, [pc, #412]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 020f 	bic.w	r2, r3, #15
 8002086:	4965      	ldr	r1, [pc, #404]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208e:	4b63      	ldr	r3, [pc, #396]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e0b8      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d020      	beq.n	80020ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b8:	4b59      	ldr	r3, [pc, #356]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	4a58      	ldr	r2, [pc, #352]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80020be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d0:	4b53      	ldr	r3, [pc, #332]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	4a52      	ldr	r2, [pc, #328]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80020d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b50      	ldr	r3, [pc, #320]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	494d      	ldr	r1, [pc, #308]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d040      	beq.n	800217c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b47      	ldr	r3, [pc, #284]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d115      	bne.n	800213a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e07f      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	4b41      	ldr	r3, [pc, #260]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d109      	bne.n	800213a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e073      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b3d      	ldr	r3, [pc, #244]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e06b      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800213a:	4b39      	ldr	r3, [pc, #228]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f023 0203 	bic.w	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4936      	ldr	r1, [pc, #216]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 8002148:	4313      	orrs	r3, r2
 800214a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800214c:	f7fe fdba 	bl	8000cc4 <HAL_GetTick>
 8002150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002152:	e00a      	b.n	800216a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002154:	f7fe fdb6 	bl	8000cc4 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e053      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	4b2d      	ldr	r3, [pc, #180]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 020c 	and.w	r2, r3, #12
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	429a      	cmp	r2, r3
 800217a:	d1eb      	bne.n	8002154 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800217c:	4b27      	ldr	r3, [pc, #156]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 030f 	and.w	r3, r3, #15
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d210      	bcs.n	80021ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b24      	ldr	r3, [pc, #144]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f023 020f 	bic.w	r2, r3, #15
 8002192:	4922      	ldr	r1, [pc, #136]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	4313      	orrs	r3, r2
 8002198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800219a:	4b20      	ldr	r3, [pc, #128]	@ (800221c <HAL_RCC_ClockConfig+0x1c4>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d001      	beq.n	80021ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e032      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b8:	4b19      	ldr	r3, [pc, #100]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	4916      	ldr	r1, [pc, #88]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d009      	beq.n	80021ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021d6:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	490e      	ldr	r1, [pc, #56]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ea:	f000 f821 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 80021ee:	4602      	mov	r2, r0
 80021f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <HAL_RCC_ClockConfig+0x1c8>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	091b      	lsrs	r3, r3, #4
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	490a      	ldr	r1, [pc, #40]	@ (8002224 <HAL_RCC_ClockConfig+0x1cc>)
 80021fc:	5ccb      	ldrb	r3, [r1, r3]
 80021fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002202:	4a09      	ldr	r2, [pc, #36]	@ (8002228 <HAL_RCC_ClockConfig+0x1d0>)
 8002204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002206:	4b09      	ldr	r3, [pc, #36]	@ (800222c <HAL_RCC_ClockConfig+0x1d4>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe fd16 	bl	8000c3c <HAL_InitTick>

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023c00 	.word	0x40023c00
 8002220:	40023800 	.word	0x40023800
 8002224:	08003c14 	.word	0x08003c14
 8002228:	20000000 	.word	0x20000000
 800222c:	20000004 	.word	0x20000004

08002230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002234:	b090      	sub	sp, #64	@ 0x40
 8002236:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	637b      	str	r3, [r7, #52]	@ 0x34
 800223c:	2300      	movs	r3, #0
 800223e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002240:	2300      	movs	r3, #0
 8002242:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002248:	4b59      	ldr	r3, [pc, #356]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 030c 	and.w	r3, r3, #12
 8002250:	2b08      	cmp	r3, #8
 8002252:	d00d      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x40>
 8002254:	2b08      	cmp	r3, #8
 8002256:	f200 80a1 	bhi.w	800239c <HAL_RCC_GetSysClockFreq+0x16c>
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <HAL_RCC_GetSysClockFreq+0x34>
 800225e:	2b04      	cmp	r3, #4
 8002260:	d003      	beq.n	800226a <HAL_RCC_GetSysClockFreq+0x3a>
 8002262:	e09b      	b.n	800239c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002264:	4b53      	ldr	r3, [pc, #332]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002266:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002268:	e09b      	b.n	80023a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800226a:	4b53      	ldr	r3, [pc, #332]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800226c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800226e:	e098      	b.n	80023a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002270:	4b4f      	ldr	r3, [pc, #316]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002278:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800227a:	4b4d      	ldr	r3, [pc, #308]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d028      	beq.n	80022d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002286:	4b4a      	ldr	r3, [pc, #296]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	099b      	lsrs	r3, r3, #6
 800228c:	2200      	movs	r2, #0
 800228e:	623b      	str	r3, [r7, #32]
 8002290:	627a      	str	r2, [r7, #36]	@ 0x24
 8002292:	6a3b      	ldr	r3, [r7, #32]
 8002294:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002298:	2100      	movs	r1, #0
 800229a:	4b47      	ldr	r3, [pc, #284]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800229c:	fb03 f201 	mul.w	r2, r3, r1
 80022a0:	2300      	movs	r3, #0
 80022a2:	fb00 f303 	mul.w	r3, r0, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	4a43      	ldr	r2, [pc, #268]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80022aa:	fba0 1202 	umull	r1, r2, r0, r2
 80022ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022b0:	460a      	mov	r2, r1
 80022b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80022b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022b6:	4413      	add	r3, r2
 80022b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022bc:	2200      	movs	r2, #0
 80022be:	61bb      	str	r3, [r7, #24]
 80022c0:	61fa      	str	r2, [r7, #28]
 80022c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80022ca:	f7fe f809 	bl	80002e0 <__aeabi_uldivmod>
 80022ce:	4602      	mov	r2, r0
 80022d0:	460b      	mov	r3, r1
 80022d2:	4613      	mov	r3, r2
 80022d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022d6:	e053      	b.n	8002380 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022d8:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	099b      	lsrs	r3, r3, #6
 80022de:	2200      	movs	r2, #0
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	617a      	str	r2, [r7, #20]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80022ea:	f04f 0b00 	mov.w	fp, #0
 80022ee:	4652      	mov	r2, sl
 80022f0:	465b      	mov	r3, fp
 80022f2:	f04f 0000 	mov.w	r0, #0
 80022f6:	f04f 0100 	mov.w	r1, #0
 80022fa:	0159      	lsls	r1, r3, #5
 80022fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002300:	0150      	lsls	r0, r2, #5
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	ebb2 080a 	subs.w	r8, r2, sl
 800230a:	eb63 090b 	sbc.w	r9, r3, fp
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f04f 0300 	mov.w	r3, #0
 8002316:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800231a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800231e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002322:	ebb2 0408 	subs.w	r4, r2, r8
 8002326:	eb63 0509 	sbc.w	r5, r3, r9
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	00eb      	lsls	r3, r5, #3
 8002334:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002338:	00e2      	lsls	r2, r4, #3
 800233a:	4614      	mov	r4, r2
 800233c:	461d      	mov	r5, r3
 800233e:	eb14 030a 	adds.w	r3, r4, sl
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	eb45 030b 	adc.w	r3, r5, fp
 8002348:	607b      	str	r3, [r7, #4]
 800234a:	f04f 0200 	mov.w	r2, #0
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002356:	4629      	mov	r1, r5
 8002358:	028b      	lsls	r3, r1, #10
 800235a:	4621      	mov	r1, r4
 800235c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002360:	4621      	mov	r1, r4
 8002362:	028a      	lsls	r2, r1, #10
 8002364:	4610      	mov	r0, r2
 8002366:	4619      	mov	r1, r3
 8002368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800236a:	2200      	movs	r2, #0
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	60fa      	str	r2, [r7, #12]
 8002370:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002374:	f7fd ffb4 	bl	80002e0 <__aeabi_uldivmod>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4613      	mov	r3, r2
 800237e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	0c1b      	lsrs	r3, r3, #16
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	3301      	adds	r3, #1
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002390:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800239a:	e002      	b.n	80023a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800239c:	4b05      	ldr	r3, [pc, #20]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800239e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80023a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3740      	adds	r7, #64	@ 0x40
 80023a8:	46bd      	mov	sp, r7
 80023aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800
 80023b4:	00f42400 	.word	0x00f42400
 80023b8:	017d7840 	.word	0x017d7840

080023bc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023c0:	4b03      	ldr	r3, [pc, #12]	@ (80023d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023c2:	681b      	ldr	r3, [r3, #0]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	20000000 	.word	0x20000000

080023d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023d8:	f7ff fff0 	bl	80023bc <HAL_RCC_GetHCLKFreq>
 80023dc:	4602      	mov	r2, r0
 80023de:	4b05      	ldr	r3, [pc, #20]	@ (80023f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	0a9b      	lsrs	r3, r3, #10
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	4903      	ldr	r1, [pc, #12]	@ (80023f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023ea:	5ccb      	ldrb	r3, [r1, r3]
 80023ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	08003c24 	.word	0x08003c24

080023fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002400:	f7ff ffdc 	bl	80023bc <HAL_RCC_GetHCLKFreq>
 8002404:	4602      	mov	r2, r0
 8002406:	4b05      	ldr	r3, [pc, #20]	@ (800241c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	0b5b      	lsrs	r3, r3, #13
 800240c:	f003 0307 	and.w	r3, r3, #7
 8002410:	4903      	ldr	r1, [pc, #12]	@ (8002420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002412:	5ccb      	ldrb	r3, [r1, r3]
 8002414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002418:	4618      	mov	r0, r3
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40023800 	.word	0x40023800
 8002420:	08003c24 	.word	0x08003c24

08002424 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e040      	b.n	80024b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800243a:	2b00      	cmp	r3, #0
 800243c:	d106      	bne.n	800244c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f83a 	bl	80024c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2224      	movs	r2, #36	@ 0x24
 8002450:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UART_DISABLE(huart);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 0201 	bic.w	r2, r2, #1
 8002460:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f8ca 	bl	80025fc <UART_SetConfig>
 8002468:	4603      	mov	r3, r0
 800246a:	2b01      	cmp	r3, #1
 800246c:	d101      	bne.n	8002472 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e022      	b.n	80024b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	2b00      	cmp	r3, #0
 8002478:	d002      	beq.n	8002480 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 fb22 	bl	8002ac4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	685a      	ldr	r2, [r3, #4]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800248e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800249e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f042 0201 	orr.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 fba9 	bl	8002c08 <UART_CheckIdleState>
 80024b6:	4603      	mov	r3, r0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	@ 0x28
 80024d8:	af02      	add	r7, sp, #8
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	603b      	str	r3, [r7, #0]
 80024e0:	4613      	mov	r3, r2
 80024e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024e8:	2b20      	cmp	r3, #32
 80024ea:	f040 8081 	bne.w	80025f0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <HAL_UART_Transmit+0x26>
 80024f4:	88fb      	ldrh	r3, [r7, #6]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e079      	b.n	80025f2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <HAL_UART_Transmit+0x38>
 8002508:	2302      	movs	r3, #2
 800250a:	e072      	b.n	80025f2 <HAL_UART_Transmit+0x11e>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2200      	movs	r2, #0
 8002518:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2221      	movs	r2, #33	@ 0x21
 8002520:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002522:	f7fe fbcf 	bl	8000cc4 <HAL_GetTick>
 8002526:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	88fa      	ldrh	r2, [r7, #6]
 800252c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	88fa      	ldrh	r2, [r7, #6]
 8002534:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002540:	d108      	bne.n	8002554 <HAL_UART_Transmit+0x80>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d104      	bne.n	8002554 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	61bb      	str	r3, [r7, #24]
 8002552:	e003      	b.n	800255c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002558:	2300      	movs	r3, #0
 800255a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    while (huart->TxXferCount > 0U)
 8002564:	e02c      	b.n	80025c0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	2200      	movs	r2, #0
 800256e:	2180      	movs	r1, #128	@ 0x80
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f000 fb92 	bl	8002c9a <UART_WaitOnFlagUntilTimeout>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e038      	b.n	80025f2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10b      	bne.n	800259e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	461a      	mov	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002594:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	3302      	adds	r3, #2
 800259a:	61bb      	str	r3, [r7, #24]
 800259c:	e007      	b.n	80025ae <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	781a      	ldrb	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	3301      	adds	r3, #1
 80025ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1cc      	bne.n	8002566 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	2200      	movs	r2, #0
 80025d4:	2140      	movs	r1, #64	@ 0x40
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 fb5f 	bl	8002c9a <UART_WaitOnFlagUntilTimeout>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e005      	b.n	80025f2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2220      	movs	r2, #32
 80025ea:	679a      	str	r2, [r3, #120]	@ 0x78

    return HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	e000      	b.n	80025f2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80025f0:	2302      	movs	r3, #2
  }
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3720      	adds	r7, #32
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b088      	sub	sp, #32
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	4313      	orrs	r3, r2
 800261e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	4ba6      	ldr	r3, [pc, #664]	@ (80028c0 <UART_SetConfig+0x2c4>)
 8002628:	4013      	ands	r3, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6812      	ldr	r2, [r2, #0]
 800262e:	6979      	ldr	r1, [r7, #20]
 8002630:	430b      	orrs	r3, r1
 8002632:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	4313      	orrs	r3, r2
 8002658:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	430a      	orrs	r2, r1
 800266c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a94      	ldr	r2, [pc, #592]	@ (80028c4 <UART_SetConfig+0x2c8>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d120      	bne.n	80026ba <UART_SetConfig+0xbe>
 8002678:	4b93      	ldr	r3, [pc, #588]	@ (80028c8 <UART_SetConfig+0x2cc>)
 800267a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b03      	cmp	r3, #3
 8002684:	d816      	bhi.n	80026b4 <UART_SetConfig+0xb8>
 8002686:	a201      	add	r2, pc, #4	@ (adr r2, 800268c <UART_SetConfig+0x90>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	0800269d 	.word	0x0800269d
 8002690:	080026a9 	.word	0x080026a9
 8002694:	080026a3 	.word	0x080026a3
 8002698:	080026af 	.word	0x080026af
 800269c:	2301      	movs	r3, #1
 800269e:	77fb      	strb	r3, [r7, #31]
 80026a0:	e150      	b.n	8002944 <UART_SetConfig+0x348>
 80026a2:	2302      	movs	r3, #2
 80026a4:	77fb      	strb	r3, [r7, #31]
 80026a6:	e14d      	b.n	8002944 <UART_SetConfig+0x348>
 80026a8:	2304      	movs	r3, #4
 80026aa:	77fb      	strb	r3, [r7, #31]
 80026ac:	e14a      	b.n	8002944 <UART_SetConfig+0x348>
 80026ae:	2308      	movs	r3, #8
 80026b0:	77fb      	strb	r3, [r7, #31]
 80026b2:	e147      	b.n	8002944 <UART_SetConfig+0x348>
 80026b4:	2310      	movs	r3, #16
 80026b6:	77fb      	strb	r3, [r7, #31]
 80026b8:	e144      	b.n	8002944 <UART_SetConfig+0x348>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a83      	ldr	r2, [pc, #524]	@ (80028cc <UART_SetConfig+0x2d0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d132      	bne.n	800272a <UART_SetConfig+0x12e>
 80026c4:	4b80      	ldr	r3, [pc, #512]	@ (80028c8 <UART_SetConfig+0x2cc>)
 80026c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	2b0c      	cmp	r3, #12
 80026d0:	d828      	bhi.n	8002724 <UART_SetConfig+0x128>
 80026d2:	a201      	add	r2, pc, #4	@ (adr r2, 80026d8 <UART_SetConfig+0xdc>)
 80026d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d8:	0800270d 	.word	0x0800270d
 80026dc:	08002725 	.word	0x08002725
 80026e0:	08002725 	.word	0x08002725
 80026e4:	08002725 	.word	0x08002725
 80026e8:	08002719 	.word	0x08002719
 80026ec:	08002725 	.word	0x08002725
 80026f0:	08002725 	.word	0x08002725
 80026f4:	08002725 	.word	0x08002725
 80026f8:	08002713 	.word	0x08002713
 80026fc:	08002725 	.word	0x08002725
 8002700:	08002725 	.word	0x08002725
 8002704:	08002725 	.word	0x08002725
 8002708:	0800271f 	.word	0x0800271f
 800270c:	2300      	movs	r3, #0
 800270e:	77fb      	strb	r3, [r7, #31]
 8002710:	e118      	b.n	8002944 <UART_SetConfig+0x348>
 8002712:	2302      	movs	r3, #2
 8002714:	77fb      	strb	r3, [r7, #31]
 8002716:	e115      	b.n	8002944 <UART_SetConfig+0x348>
 8002718:	2304      	movs	r3, #4
 800271a:	77fb      	strb	r3, [r7, #31]
 800271c:	e112      	b.n	8002944 <UART_SetConfig+0x348>
 800271e:	2308      	movs	r3, #8
 8002720:	77fb      	strb	r3, [r7, #31]
 8002722:	e10f      	b.n	8002944 <UART_SetConfig+0x348>
 8002724:	2310      	movs	r3, #16
 8002726:	77fb      	strb	r3, [r7, #31]
 8002728:	e10c      	b.n	8002944 <UART_SetConfig+0x348>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a68      	ldr	r2, [pc, #416]	@ (80028d0 <UART_SetConfig+0x2d4>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d120      	bne.n	8002776 <UART_SetConfig+0x17a>
 8002734:	4b64      	ldr	r3, [pc, #400]	@ (80028c8 <UART_SetConfig+0x2cc>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800273e:	2b30      	cmp	r3, #48	@ 0x30
 8002740:	d013      	beq.n	800276a <UART_SetConfig+0x16e>
 8002742:	2b30      	cmp	r3, #48	@ 0x30
 8002744:	d814      	bhi.n	8002770 <UART_SetConfig+0x174>
 8002746:	2b20      	cmp	r3, #32
 8002748:	d009      	beq.n	800275e <UART_SetConfig+0x162>
 800274a:	2b20      	cmp	r3, #32
 800274c:	d810      	bhi.n	8002770 <UART_SetConfig+0x174>
 800274e:	2b00      	cmp	r3, #0
 8002750:	d002      	beq.n	8002758 <UART_SetConfig+0x15c>
 8002752:	2b10      	cmp	r3, #16
 8002754:	d006      	beq.n	8002764 <UART_SetConfig+0x168>
 8002756:	e00b      	b.n	8002770 <UART_SetConfig+0x174>
 8002758:	2300      	movs	r3, #0
 800275a:	77fb      	strb	r3, [r7, #31]
 800275c:	e0f2      	b.n	8002944 <UART_SetConfig+0x348>
 800275e:	2302      	movs	r3, #2
 8002760:	77fb      	strb	r3, [r7, #31]
 8002762:	e0ef      	b.n	8002944 <UART_SetConfig+0x348>
 8002764:	2304      	movs	r3, #4
 8002766:	77fb      	strb	r3, [r7, #31]
 8002768:	e0ec      	b.n	8002944 <UART_SetConfig+0x348>
 800276a:	2308      	movs	r3, #8
 800276c:	77fb      	strb	r3, [r7, #31]
 800276e:	e0e9      	b.n	8002944 <UART_SetConfig+0x348>
 8002770:	2310      	movs	r3, #16
 8002772:	77fb      	strb	r3, [r7, #31]
 8002774:	e0e6      	b.n	8002944 <UART_SetConfig+0x348>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a56      	ldr	r2, [pc, #344]	@ (80028d4 <UART_SetConfig+0x2d8>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d120      	bne.n	80027c2 <UART_SetConfig+0x1c6>
 8002780:	4b51      	ldr	r3, [pc, #324]	@ (80028c8 <UART_SetConfig+0x2cc>)
 8002782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002786:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800278a:	2bc0      	cmp	r3, #192	@ 0xc0
 800278c:	d013      	beq.n	80027b6 <UART_SetConfig+0x1ba>
 800278e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002790:	d814      	bhi.n	80027bc <UART_SetConfig+0x1c0>
 8002792:	2b80      	cmp	r3, #128	@ 0x80
 8002794:	d009      	beq.n	80027aa <UART_SetConfig+0x1ae>
 8002796:	2b80      	cmp	r3, #128	@ 0x80
 8002798:	d810      	bhi.n	80027bc <UART_SetConfig+0x1c0>
 800279a:	2b00      	cmp	r3, #0
 800279c:	d002      	beq.n	80027a4 <UART_SetConfig+0x1a8>
 800279e:	2b40      	cmp	r3, #64	@ 0x40
 80027a0:	d006      	beq.n	80027b0 <UART_SetConfig+0x1b4>
 80027a2:	e00b      	b.n	80027bc <UART_SetConfig+0x1c0>
 80027a4:	2300      	movs	r3, #0
 80027a6:	77fb      	strb	r3, [r7, #31]
 80027a8:	e0cc      	b.n	8002944 <UART_SetConfig+0x348>
 80027aa:	2302      	movs	r3, #2
 80027ac:	77fb      	strb	r3, [r7, #31]
 80027ae:	e0c9      	b.n	8002944 <UART_SetConfig+0x348>
 80027b0:	2304      	movs	r3, #4
 80027b2:	77fb      	strb	r3, [r7, #31]
 80027b4:	e0c6      	b.n	8002944 <UART_SetConfig+0x348>
 80027b6:	2308      	movs	r3, #8
 80027b8:	77fb      	strb	r3, [r7, #31]
 80027ba:	e0c3      	b.n	8002944 <UART_SetConfig+0x348>
 80027bc:	2310      	movs	r3, #16
 80027be:	77fb      	strb	r3, [r7, #31]
 80027c0:	e0c0      	b.n	8002944 <UART_SetConfig+0x348>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a44      	ldr	r2, [pc, #272]	@ (80028d8 <UART_SetConfig+0x2dc>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d125      	bne.n	8002818 <UART_SetConfig+0x21c>
 80027cc:	4b3e      	ldr	r3, [pc, #248]	@ (80028c8 <UART_SetConfig+0x2cc>)
 80027ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027da:	d017      	beq.n	800280c <UART_SetConfig+0x210>
 80027dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80027e0:	d817      	bhi.n	8002812 <UART_SetConfig+0x216>
 80027e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027e6:	d00b      	beq.n	8002800 <UART_SetConfig+0x204>
 80027e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027ec:	d811      	bhi.n	8002812 <UART_SetConfig+0x216>
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d003      	beq.n	80027fa <UART_SetConfig+0x1fe>
 80027f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027f6:	d006      	beq.n	8002806 <UART_SetConfig+0x20a>
 80027f8:	e00b      	b.n	8002812 <UART_SetConfig+0x216>
 80027fa:	2300      	movs	r3, #0
 80027fc:	77fb      	strb	r3, [r7, #31]
 80027fe:	e0a1      	b.n	8002944 <UART_SetConfig+0x348>
 8002800:	2302      	movs	r3, #2
 8002802:	77fb      	strb	r3, [r7, #31]
 8002804:	e09e      	b.n	8002944 <UART_SetConfig+0x348>
 8002806:	2304      	movs	r3, #4
 8002808:	77fb      	strb	r3, [r7, #31]
 800280a:	e09b      	b.n	8002944 <UART_SetConfig+0x348>
 800280c:	2308      	movs	r3, #8
 800280e:	77fb      	strb	r3, [r7, #31]
 8002810:	e098      	b.n	8002944 <UART_SetConfig+0x348>
 8002812:	2310      	movs	r3, #16
 8002814:	77fb      	strb	r3, [r7, #31]
 8002816:	e095      	b.n	8002944 <UART_SetConfig+0x348>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a2f      	ldr	r2, [pc, #188]	@ (80028dc <UART_SetConfig+0x2e0>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d125      	bne.n	800286e <UART_SetConfig+0x272>
 8002822:	4b29      	ldr	r3, [pc, #164]	@ (80028c8 <UART_SetConfig+0x2cc>)
 8002824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002828:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800282c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002830:	d017      	beq.n	8002862 <UART_SetConfig+0x266>
 8002832:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002836:	d817      	bhi.n	8002868 <UART_SetConfig+0x26c>
 8002838:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800283c:	d00b      	beq.n	8002856 <UART_SetConfig+0x25a>
 800283e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002842:	d811      	bhi.n	8002868 <UART_SetConfig+0x26c>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <UART_SetConfig+0x254>
 8002848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284c:	d006      	beq.n	800285c <UART_SetConfig+0x260>
 800284e:	e00b      	b.n	8002868 <UART_SetConfig+0x26c>
 8002850:	2301      	movs	r3, #1
 8002852:	77fb      	strb	r3, [r7, #31]
 8002854:	e076      	b.n	8002944 <UART_SetConfig+0x348>
 8002856:	2302      	movs	r3, #2
 8002858:	77fb      	strb	r3, [r7, #31]
 800285a:	e073      	b.n	8002944 <UART_SetConfig+0x348>
 800285c:	2304      	movs	r3, #4
 800285e:	77fb      	strb	r3, [r7, #31]
 8002860:	e070      	b.n	8002944 <UART_SetConfig+0x348>
 8002862:	2308      	movs	r3, #8
 8002864:	77fb      	strb	r3, [r7, #31]
 8002866:	e06d      	b.n	8002944 <UART_SetConfig+0x348>
 8002868:	2310      	movs	r3, #16
 800286a:	77fb      	strb	r3, [r7, #31]
 800286c:	e06a      	b.n	8002944 <UART_SetConfig+0x348>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a1b      	ldr	r2, [pc, #108]	@ (80028e0 <UART_SetConfig+0x2e4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d138      	bne.n	80028ea <UART_SetConfig+0x2ee>
 8002878:	4b13      	ldr	r3, [pc, #76]	@ (80028c8 <UART_SetConfig+0x2cc>)
 800287a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002882:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002886:	d017      	beq.n	80028b8 <UART_SetConfig+0x2bc>
 8002888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800288c:	d82a      	bhi.n	80028e4 <UART_SetConfig+0x2e8>
 800288e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002892:	d00b      	beq.n	80028ac <UART_SetConfig+0x2b0>
 8002894:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002898:	d824      	bhi.n	80028e4 <UART_SetConfig+0x2e8>
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <UART_SetConfig+0x2aa>
 800289e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028a2:	d006      	beq.n	80028b2 <UART_SetConfig+0x2b6>
 80028a4:	e01e      	b.n	80028e4 <UART_SetConfig+0x2e8>
 80028a6:	2300      	movs	r3, #0
 80028a8:	77fb      	strb	r3, [r7, #31]
 80028aa:	e04b      	b.n	8002944 <UART_SetConfig+0x348>
 80028ac:	2302      	movs	r3, #2
 80028ae:	77fb      	strb	r3, [r7, #31]
 80028b0:	e048      	b.n	8002944 <UART_SetConfig+0x348>
 80028b2:	2304      	movs	r3, #4
 80028b4:	77fb      	strb	r3, [r7, #31]
 80028b6:	e045      	b.n	8002944 <UART_SetConfig+0x348>
 80028b8:	2308      	movs	r3, #8
 80028ba:	77fb      	strb	r3, [r7, #31]
 80028bc:	e042      	b.n	8002944 <UART_SetConfig+0x348>
 80028be:	bf00      	nop
 80028c0:	efff69f3 	.word	0xefff69f3
 80028c4:	40011000 	.word	0x40011000
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40004400 	.word	0x40004400
 80028d0:	40004800 	.word	0x40004800
 80028d4:	40004c00 	.word	0x40004c00
 80028d8:	40005000 	.word	0x40005000
 80028dc:	40011400 	.word	0x40011400
 80028e0:	40007800 	.word	0x40007800
 80028e4:	2310      	movs	r3, #16
 80028e6:	77fb      	strb	r3, [r7, #31]
 80028e8:	e02c      	b.n	8002944 <UART_SetConfig+0x348>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a72      	ldr	r2, [pc, #456]	@ (8002ab8 <UART_SetConfig+0x4bc>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d125      	bne.n	8002940 <UART_SetConfig+0x344>
 80028f4:	4b71      	ldr	r3, [pc, #452]	@ (8002abc <UART_SetConfig+0x4c0>)
 80028f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028fa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80028fe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002902:	d017      	beq.n	8002934 <UART_SetConfig+0x338>
 8002904:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002908:	d817      	bhi.n	800293a <UART_SetConfig+0x33e>
 800290a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800290e:	d00b      	beq.n	8002928 <UART_SetConfig+0x32c>
 8002910:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002914:	d811      	bhi.n	800293a <UART_SetConfig+0x33e>
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <UART_SetConfig+0x326>
 800291a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800291e:	d006      	beq.n	800292e <UART_SetConfig+0x332>
 8002920:	e00b      	b.n	800293a <UART_SetConfig+0x33e>
 8002922:	2300      	movs	r3, #0
 8002924:	77fb      	strb	r3, [r7, #31]
 8002926:	e00d      	b.n	8002944 <UART_SetConfig+0x348>
 8002928:	2302      	movs	r3, #2
 800292a:	77fb      	strb	r3, [r7, #31]
 800292c:	e00a      	b.n	8002944 <UART_SetConfig+0x348>
 800292e:	2304      	movs	r3, #4
 8002930:	77fb      	strb	r3, [r7, #31]
 8002932:	e007      	b.n	8002944 <UART_SetConfig+0x348>
 8002934:	2308      	movs	r3, #8
 8002936:	77fb      	strb	r3, [r7, #31]
 8002938:	e004      	b.n	8002944 <UART_SetConfig+0x348>
 800293a:	2310      	movs	r3, #16
 800293c:	77fb      	strb	r3, [r7, #31]
 800293e:	e001      	b.n	8002944 <UART_SetConfig+0x348>
 8002940:	2310      	movs	r3, #16
 8002942:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800294c:	d15c      	bne.n	8002a08 <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 800294e:	7ffb      	ldrb	r3, [r7, #31]
 8002950:	2b08      	cmp	r3, #8
 8002952:	d828      	bhi.n	80029a6 <UART_SetConfig+0x3aa>
 8002954:	a201      	add	r2, pc, #4	@ (adr r2, 800295c <UART_SetConfig+0x360>)
 8002956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295a:	bf00      	nop
 800295c:	08002981 	.word	0x08002981
 8002960:	08002989 	.word	0x08002989
 8002964:	08002991 	.word	0x08002991
 8002968:	080029a7 	.word	0x080029a7
 800296c:	08002997 	.word	0x08002997
 8002970:	080029a7 	.word	0x080029a7
 8002974:	080029a7 	.word	0x080029a7
 8002978:	080029a7 	.word	0x080029a7
 800297c:	0800299f 	.word	0x0800299f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002980:	f7ff fd28 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
 8002984:	61b8      	str	r0, [r7, #24]
        break;
 8002986:	e013      	b.n	80029b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002988:	f7ff fd38 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 800298c:	61b8      	str	r0, [r7, #24]
        break;
 800298e:	e00f      	b.n	80029b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002990:	4b4b      	ldr	r3, [pc, #300]	@ (8002ac0 <UART_SetConfig+0x4c4>)
 8002992:	61bb      	str	r3, [r7, #24]
        break;
 8002994:	e00c      	b.n	80029b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002996:	f7ff fc4b 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 800299a:	61b8      	str	r0, [r7, #24]
        break;
 800299c:	e008      	b.n	80029b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800299e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029a2:	61bb      	str	r3, [r7, #24]
        break;
 80029a4:	e004      	b.n	80029b0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	77bb      	strb	r3, [r7, #30]
        break;
 80029ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d074      	beq.n	8002aa0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	005a      	lsls	r2, r3, #1
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	085b      	lsrs	r3, r3, #1
 80029c0:	441a      	add	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2b0f      	cmp	r3, #15
 80029d2:	d916      	bls.n	8002a02 <UART_SetConfig+0x406>
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029da:	d212      	bcs.n	8002a02 <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	b29b      	uxth	r3, r3
 80029e0:	f023 030f 	bic.w	r3, r3, #15
 80029e4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	085b      	lsrs	r3, r3, #1
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	89fb      	ldrh	r3, [r7, #14]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	89fa      	ldrh	r2, [r7, #14]
 80029fe:	60da      	str	r2, [r3, #12]
 8002a00:	e04e      	b.n	8002aa0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	77bb      	strb	r3, [r7, #30]
 8002a06:	e04b      	b.n	8002aa0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a08:	7ffb      	ldrb	r3, [r7, #31]
 8002a0a:	2b08      	cmp	r3, #8
 8002a0c:	d827      	bhi.n	8002a5e <UART_SetConfig+0x462>
 8002a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a14 <UART_SetConfig+0x418>)
 8002a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a14:	08002a39 	.word	0x08002a39
 8002a18:	08002a41 	.word	0x08002a41
 8002a1c:	08002a49 	.word	0x08002a49
 8002a20:	08002a5f 	.word	0x08002a5f
 8002a24:	08002a4f 	.word	0x08002a4f
 8002a28:	08002a5f 	.word	0x08002a5f
 8002a2c:	08002a5f 	.word	0x08002a5f
 8002a30:	08002a5f 	.word	0x08002a5f
 8002a34:	08002a57 	.word	0x08002a57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a38:	f7ff fccc 	bl	80023d4 <HAL_RCC_GetPCLK1Freq>
 8002a3c:	61b8      	str	r0, [r7, #24]
        break;
 8002a3e:	e013      	b.n	8002a68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a40:	f7ff fcdc 	bl	80023fc <HAL_RCC_GetPCLK2Freq>
 8002a44:	61b8      	str	r0, [r7, #24]
        break;
 8002a46:	e00f      	b.n	8002a68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a48:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac0 <UART_SetConfig+0x4c4>)
 8002a4a:	61bb      	str	r3, [r7, #24]
        break;
 8002a4c:	e00c      	b.n	8002a68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a4e:	f7ff fbef 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 8002a52:	61b8      	str	r0, [r7, #24]
        break;
 8002a54:	e008      	b.n	8002a68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a5a:	61bb      	str	r3, [r7, #24]
        break;
 8002a5c:	e004      	b.n	8002a68 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	77bb      	strb	r3, [r7, #30]
        break;
 8002a66:	bf00      	nop
    }

    if (pclk != 0U)
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d018      	beq.n	8002aa0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	085a      	lsrs	r2, r3, #1
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	441a      	add	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	2b0f      	cmp	r3, #15
 8002a88:	d908      	bls.n	8002a9c <UART_SetConfig+0x4a0>
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a90:	d204      	bcs.n	8002a9c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	60da      	str	r2, [r3, #12]
 8002a9a:	e001      	b.n	8002aa0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->TxISR = NULL;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	669a      	str	r2, [r3, #104]	@ 0x68

  return ret;
 8002aac:	7fbb      	ldrb	r3, [r7, #30]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40007c00 	.word	0x40007c00
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	00f42400 	.word	0x00f42400

08002ac4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad0:	f003 0301 	and.w	r3, r3, #1
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00a      	beq.n	8002aee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	430a      	orrs	r2, r1
 8002aec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00a      	beq.n	8002b10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00a      	beq.n	8002b32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	f003 0308 	and.w	r3, r3, #8
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00a      	beq.n	8002b54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	f003 0310 	and.w	r3, r3, #16
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00a      	beq.n	8002b76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00a      	beq.n	8002b98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d01a      	beq.n	8002bda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bc2:	d10a      	bne.n	8002bda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00a      	beq.n	8002bfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	605a      	str	r2, [r3, #4]
  }
}
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af02      	add	r7, sp, #8
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c18:	f7fe f854 	bl	8000cc4 <HAL_GetTick>
 8002c1c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	d10e      	bne.n	8002c4a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002c30:	9300      	str	r3, [sp, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 f82d 	bl	8002c9a <UART_WaitOnFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e023      	b.n	8002c92 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0304 	and.w	r3, r3, #4
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d10e      	bne.n	8002c76 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f817 	bl	8002c9a <UART_WaitOnFlagUntilTimeout>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e00d      	b.n	8002c92 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	679a      	str	r2, [r3, #120]	@ 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_UNLOCK(huart);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b084      	sub	sp, #16
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	60f8      	str	r0, [r7, #12]
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	603b      	str	r3, [r7, #0]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002caa:	e05e      	b.n	8002d6a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb2:	d05a      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb4:	f7fe f806 	bl	8000cc4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d302      	bcc.n	8002cca <UART_WaitOnFlagUntilTimeout+0x30>
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d11b      	bne.n	8002d02 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8002cd8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 0201 	bic.w	r2, r2, #1
 8002ce8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2220      	movs	r2, #32
 8002cee:	679a      	str	r2, [r3, #120]	@ 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	67da      	str	r2, [r3, #124]	@ 0x7c

        __HAL_UNLOCK(huart);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e043      	b.n	8002d8a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d02c      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d1e:	d124      	bne.n	8002d6a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d28:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8002d38:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0201 	bic.w	r2, r2, #1
 8002d48:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2220      	movs	r2, #32
 8002d4e:	679a      	str	r2, [r3, #120]	@ 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2220      	movs	r2, #32
 8002d54:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e00f      	b.n	8002d8a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	69da      	ldr	r2, [r3, #28]
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4013      	ands	r3, r2
 8002d74:	68ba      	ldr	r2, [r7, #8]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	bf0c      	ite	eq
 8002d7a:	2301      	moveq	r3, #1
 8002d7c:	2300      	movne	r3, #0
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	461a      	mov	r2, r3
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d091      	beq.n	8002cac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
	...

08002d94 <std>:
 8002d94:	2300      	movs	r3, #0
 8002d96:	b510      	push	{r4, lr}
 8002d98:	4604      	mov	r4, r0
 8002d9a:	e9c0 3300 	strd	r3, r3, [r0]
 8002d9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002da2:	6083      	str	r3, [r0, #8]
 8002da4:	8181      	strh	r1, [r0, #12]
 8002da6:	6643      	str	r3, [r0, #100]	@ 0x64
 8002da8:	81c2      	strh	r2, [r0, #14]
 8002daa:	6183      	str	r3, [r0, #24]
 8002dac:	4619      	mov	r1, r3
 8002dae:	2208      	movs	r2, #8
 8002db0:	305c      	adds	r0, #92	@ 0x5c
 8002db2:	f000 f906 	bl	8002fc2 <memset>
 8002db6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dec <std+0x58>)
 8002db8:	6263      	str	r3, [r4, #36]	@ 0x24
 8002dba:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <std+0x5c>)
 8002dbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002df4 <std+0x60>)
 8002dc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <std+0x64>)
 8002dc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8002dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dfc <std+0x68>)
 8002dc8:	6224      	str	r4, [r4, #32]
 8002dca:	429c      	cmp	r4, r3
 8002dcc:	d006      	beq.n	8002ddc <std+0x48>
 8002dce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002dd2:	4294      	cmp	r4, r2
 8002dd4:	d002      	beq.n	8002ddc <std+0x48>
 8002dd6:	33d0      	adds	r3, #208	@ 0xd0
 8002dd8:	429c      	cmp	r4, r3
 8002dda:	d105      	bne.n	8002de8 <std+0x54>
 8002ddc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002de4:	f000 b960 	b.w	80030a8 <__retarget_lock_init_recursive>
 8002de8:	bd10      	pop	{r4, pc}
 8002dea:	bf00      	nop
 8002dec:	08002f3d 	.word	0x08002f3d
 8002df0:	08002f5f 	.word	0x08002f5f
 8002df4:	08002f97 	.word	0x08002f97
 8002df8:	08002fbb 	.word	0x08002fbb
 8002dfc:	200001b0 	.word	0x200001b0

08002e00 <stdio_exit_handler>:
 8002e00:	4a02      	ldr	r2, [pc, #8]	@ (8002e0c <stdio_exit_handler+0xc>)
 8002e02:	4903      	ldr	r1, [pc, #12]	@ (8002e10 <stdio_exit_handler+0x10>)
 8002e04:	4803      	ldr	r0, [pc, #12]	@ (8002e14 <stdio_exit_handler+0x14>)
 8002e06:	f000 b869 	b.w	8002edc <_fwalk_sglue>
 8002e0a:	bf00      	nop
 8002e0c:	2000000c 	.word	0x2000000c
 8002e10:	08003945 	.word	0x08003945
 8002e14:	2000001c 	.word	0x2000001c

08002e18 <cleanup_stdio>:
 8002e18:	6841      	ldr	r1, [r0, #4]
 8002e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e4c <cleanup_stdio+0x34>)
 8002e1c:	4299      	cmp	r1, r3
 8002e1e:	b510      	push	{r4, lr}
 8002e20:	4604      	mov	r4, r0
 8002e22:	d001      	beq.n	8002e28 <cleanup_stdio+0x10>
 8002e24:	f000 fd8e 	bl	8003944 <_fflush_r>
 8002e28:	68a1      	ldr	r1, [r4, #8]
 8002e2a:	4b09      	ldr	r3, [pc, #36]	@ (8002e50 <cleanup_stdio+0x38>)
 8002e2c:	4299      	cmp	r1, r3
 8002e2e:	d002      	beq.n	8002e36 <cleanup_stdio+0x1e>
 8002e30:	4620      	mov	r0, r4
 8002e32:	f000 fd87 	bl	8003944 <_fflush_r>
 8002e36:	68e1      	ldr	r1, [r4, #12]
 8002e38:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <cleanup_stdio+0x3c>)
 8002e3a:	4299      	cmp	r1, r3
 8002e3c:	d004      	beq.n	8002e48 <cleanup_stdio+0x30>
 8002e3e:	4620      	mov	r0, r4
 8002e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e44:	f000 bd7e 	b.w	8003944 <_fflush_r>
 8002e48:	bd10      	pop	{r4, pc}
 8002e4a:	bf00      	nop
 8002e4c:	200001b0 	.word	0x200001b0
 8002e50:	20000218 	.word	0x20000218
 8002e54:	20000280 	.word	0x20000280

08002e58 <global_stdio_init.part.0>:
 8002e58:	b510      	push	{r4, lr}
 8002e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e88 <global_stdio_init.part.0+0x30>)
 8002e5c:	4c0b      	ldr	r4, [pc, #44]	@ (8002e8c <global_stdio_init.part.0+0x34>)
 8002e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002e90 <global_stdio_init.part.0+0x38>)
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	4620      	mov	r0, r4
 8002e64:	2200      	movs	r2, #0
 8002e66:	2104      	movs	r1, #4
 8002e68:	f7ff ff94 	bl	8002d94 <std>
 8002e6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002e70:	2201      	movs	r2, #1
 8002e72:	2109      	movs	r1, #9
 8002e74:	f7ff ff8e 	bl	8002d94 <std>
 8002e78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e82:	2112      	movs	r1, #18
 8002e84:	f7ff bf86 	b.w	8002d94 <std>
 8002e88:	200002e8 	.word	0x200002e8
 8002e8c:	200001b0 	.word	0x200001b0
 8002e90:	08002e01 	.word	0x08002e01

08002e94 <__sfp_lock_acquire>:
 8002e94:	4801      	ldr	r0, [pc, #4]	@ (8002e9c <__sfp_lock_acquire+0x8>)
 8002e96:	f000 b908 	b.w	80030aa <__retarget_lock_acquire_recursive>
 8002e9a:	bf00      	nop
 8002e9c:	200002f1 	.word	0x200002f1

08002ea0 <__sfp_lock_release>:
 8002ea0:	4801      	ldr	r0, [pc, #4]	@ (8002ea8 <__sfp_lock_release+0x8>)
 8002ea2:	f000 b903 	b.w	80030ac <__retarget_lock_release_recursive>
 8002ea6:	bf00      	nop
 8002ea8:	200002f1 	.word	0x200002f1

08002eac <__sinit>:
 8002eac:	b510      	push	{r4, lr}
 8002eae:	4604      	mov	r4, r0
 8002eb0:	f7ff fff0 	bl	8002e94 <__sfp_lock_acquire>
 8002eb4:	6a23      	ldr	r3, [r4, #32]
 8002eb6:	b11b      	cbz	r3, 8002ec0 <__sinit+0x14>
 8002eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ebc:	f7ff bff0 	b.w	8002ea0 <__sfp_lock_release>
 8002ec0:	4b04      	ldr	r3, [pc, #16]	@ (8002ed4 <__sinit+0x28>)
 8002ec2:	6223      	str	r3, [r4, #32]
 8002ec4:	4b04      	ldr	r3, [pc, #16]	@ (8002ed8 <__sinit+0x2c>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1f5      	bne.n	8002eb8 <__sinit+0xc>
 8002ecc:	f7ff ffc4 	bl	8002e58 <global_stdio_init.part.0>
 8002ed0:	e7f2      	b.n	8002eb8 <__sinit+0xc>
 8002ed2:	bf00      	nop
 8002ed4:	08002e19 	.word	0x08002e19
 8002ed8:	200002e8 	.word	0x200002e8

08002edc <_fwalk_sglue>:
 8002edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ee0:	4607      	mov	r7, r0
 8002ee2:	4688      	mov	r8, r1
 8002ee4:	4614      	mov	r4, r2
 8002ee6:	2600      	movs	r6, #0
 8002ee8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002eec:	f1b9 0901 	subs.w	r9, r9, #1
 8002ef0:	d505      	bpl.n	8002efe <_fwalk_sglue+0x22>
 8002ef2:	6824      	ldr	r4, [r4, #0]
 8002ef4:	2c00      	cmp	r4, #0
 8002ef6:	d1f7      	bne.n	8002ee8 <_fwalk_sglue+0xc>
 8002ef8:	4630      	mov	r0, r6
 8002efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002efe:	89ab      	ldrh	r3, [r5, #12]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d907      	bls.n	8002f14 <_fwalk_sglue+0x38>
 8002f04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	d003      	beq.n	8002f14 <_fwalk_sglue+0x38>
 8002f0c:	4629      	mov	r1, r5
 8002f0e:	4638      	mov	r0, r7
 8002f10:	47c0      	blx	r8
 8002f12:	4306      	orrs	r6, r0
 8002f14:	3568      	adds	r5, #104	@ 0x68
 8002f16:	e7e9      	b.n	8002eec <_fwalk_sglue+0x10>

08002f18 <iprintf>:
 8002f18:	b40f      	push	{r0, r1, r2, r3}
 8002f1a:	b507      	push	{r0, r1, r2, lr}
 8002f1c:	4906      	ldr	r1, [pc, #24]	@ (8002f38 <iprintf+0x20>)
 8002f1e:	ab04      	add	r3, sp, #16
 8002f20:	6808      	ldr	r0, [r1, #0]
 8002f22:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f26:	6881      	ldr	r1, [r0, #8]
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	f000 f9e3 	bl	80032f4 <_vfiprintf_r>
 8002f2e:	b003      	add	sp, #12
 8002f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f34:	b004      	add	sp, #16
 8002f36:	4770      	bx	lr
 8002f38:	20000018 	.word	0x20000018

08002f3c <__sread>:
 8002f3c:	b510      	push	{r4, lr}
 8002f3e:	460c      	mov	r4, r1
 8002f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f44:	f000 f868 	bl	8003018 <_read_r>
 8002f48:	2800      	cmp	r0, #0
 8002f4a:	bfab      	itete	ge
 8002f4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f4e:	89a3      	ldrhlt	r3, [r4, #12]
 8002f50:	181b      	addge	r3, r3, r0
 8002f52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f56:	bfac      	ite	ge
 8002f58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f5a:	81a3      	strhlt	r3, [r4, #12]
 8002f5c:	bd10      	pop	{r4, pc}

08002f5e <__swrite>:
 8002f5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f62:	461f      	mov	r7, r3
 8002f64:	898b      	ldrh	r3, [r1, #12]
 8002f66:	05db      	lsls	r3, r3, #23
 8002f68:	4605      	mov	r5, r0
 8002f6a:	460c      	mov	r4, r1
 8002f6c:	4616      	mov	r6, r2
 8002f6e:	d505      	bpl.n	8002f7c <__swrite+0x1e>
 8002f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f74:	2302      	movs	r3, #2
 8002f76:	2200      	movs	r2, #0
 8002f78:	f000 f83c 	bl	8002ff4 <_lseek_r>
 8002f7c:	89a3      	ldrh	r3, [r4, #12]
 8002f7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f86:	81a3      	strh	r3, [r4, #12]
 8002f88:	4632      	mov	r2, r6
 8002f8a:	463b      	mov	r3, r7
 8002f8c:	4628      	mov	r0, r5
 8002f8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f92:	f000 b853 	b.w	800303c <_write_r>

08002f96 <__sseek>:
 8002f96:	b510      	push	{r4, lr}
 8002f98:	460c      	mov	r4, r1
 8002f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f9e:	f000 f829 	bl	8002ff4 <_lseek_r>
 8002fa2:	1c43      	adds	r3, r0, #1
 8002fa4:	89a3      	ldrh	r3, [r4, #12]
 8002fa6:	bf15      	itete	ne
 8002fa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002faa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002fae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002fb2:	81a3      	strheq	r3, [r4, #12]
 8002fb4:	bf18      	it	ne
 8002fb6:	81a3      	strhne	r3, [r4, #12]
 8002fb8:	bd10      	pop	{r4, pc}

08002fba <__sclose>:
 8002fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fbe:	f000 b809 	b.w	8002fd4 <_close_r>

08002fc2 <memset>:
 8002fc2:	4402      	add	r2, r0
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d100      	bne.n	8002fcc <memset+0xa>
 8002fca:	4770      	bx	lr
 8002fcc:	f803 1b01 	strb.w	r1, [r3], #1
 8002fd0:	e7f9      	b.n	8002fc6 <memset+0x4>
	...

08002fd4 <_close_r>:
 8002fd4:	b538      	push	{r3, r4, r5, lr}
 8002fd6:	4d06      	ldr	r5, [pc, #24]	@ (8002ff0 <_close_r+0x1c>)
 8002fd8:	2300      	movs	r3, #0
 8002fda:	4604      	mov	r4, r0
 8002fdc:	4608      	mov	r0, r1
 8002fde:	602b      	str	r3, [r5, #0]
 8002fe0:	f7fd fce1 	bl	80009a6 <_close>
 8002fe4:	1c43      	adds	r3, r0, #1
 8002fe6:	d102      	bne.n	8002fee <_close_r+0x1a>
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	b103      	cbz	r3, 8002fee <_close_r+0x1a>
 8002fec:	6023      	str	r3, [r4, #0]
 8002fee:	bd38      	pop	{r3, r4, r5, pc}
 8002ff0:	200002ec 	.word	0x200002ec

08002ff4 <_lseek_r>:
 8002ff4:	b538      	push	{r3, r4, r5, lr}
 8002ff6:	4d07      	ldr	r5, [pc, #28]	@ (8003014 <_lseek_r+0x20>)
 8002ff8:	4604      	mov	r4, r0
 8002ffa:	4608      	mov	r0, r1
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	2200      	movs	r2, #0
 8003000:	602a      	str	r2, [r5, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	f7fd fcf6 	bl	80009f4 <_lseek>
 8003008:	1c43      	adds	r3, r0, #1
 800300a:	d102      	bne.n	8003012 <_lseek_r+0x1e>
 800300c:	682b      	ldr	r3, [r5, #0]
 800300e:	b103      	cbz	r3, 8003012 <_lseek_r+0x1e>
 8003010:	6023      	str	r3, [r4, #0]
 8003012:	bd38      	pop	{r3, r4, r5, pc}
 8003014:	200002ec 	.word	0x200002ec

08003018 <_read_r>:
 8003018:	b538      	push	{r3, r4, r5, lr}
 800301a:	4d07      	ldr	r5, [pc, #28]	@ (8003038 <_read_r+0x20>)
 800301c:	4604      	mov	r4, r0
 800301e:	4608      	mov	r0, r1
 8003020:	4611      	mov	r1, r2
 8003022:	2200      	movs	r2, #0
 8003024:	602a      	str	r2, [r5, #0]
 8003026:	461a      	mov	r2, r3
 8003028:	f7fd fc84 	bl	8000934 <_read>
 800302c:	1c43      	adds	r3, r0, #1
 800302e:	d102      	bne.n	8003036 <_read_r+0x1e>
 8003030:	682b      	ldr	r3, [r5, #0]
 8003032:	b103      	cbz	r3, 8003036 <_read_r+0x1e>
 8003034:	6023      	str	r3, [r4, #0]
 8003036:	bd38      	pop	{r3, r4, r5, pc}
 8003038:	200002ec 	.word	0x200002ec

0800303c <_write_r>:
 800303c:	b538      	push	{r3, r4, r5, lr}
 800303e:	4d07      	ldr	r5, [pc, #28]	@ (800305c <_write_r+0x20>)
 8003040:	4604      	mov	r4, r0
 8003042:	4608      	mov	r0, r1
 8003044:	4611      	mov	r1, r2
 8003046:	2200      	movs	r2, #0
 8003048:	602a      	str	r2, [r5, #0]
 800304a:	461a      	mov	r2, r3
 800304c:	f7fd fc8f 	bl	800096e <_write>
 8003050:	1c43      	adds	r3, r0, #1
 8003052:	d102      	bne.n	800305a <_write_r+0x1e>
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	b103      	cbz	r3, 800305a <_write_r+0x1e>
 8003058:	6023      	str	r3, [r4, #0]
 800305a:	bd38      	pop	{r3, r4, r5, pc}
 800305c:	200002ec 	.word	0x200002ec

08003060 <__libc_init_array>:
 8003060:	b570      	push	{r4, r5, r6, lr}
 8003062:	4d0d      	ldr	r5, [pc, #52]	@ (8003098 <__libc_init_array+0x38>)
 8003064:	4c0d      	ldr	r4, [pc, #52]	@ (800309c <__libc_init_array+0x3c>)
 8003066:	1b64      	subs	r4, r4, r5
 8003068:	10a4      	asrs	r4, r4, #2
 800306a:	2600      	movs	r6, #0
 800306c:	42a6      	cmp	r6, r4
 800306e:	d109      	bne.n	8003084 <__libc_init_array+0x24>
 8003070:	4d0b      	ldr	r5, [pc, #44]	@ (80030a0 <__libc_init_array+0x40>)
 8003072:	4c0c      	ldr	r4, [pc, #48]	@ (80030a4 <__libc_init_array+0x44>)
 8003074:	f000 fdb6 	bl	8003be4 <_init>
 8003078:	1b64      	subs	r4, r4, r5
 800307a:	10a4      	asrs	r4, r4, #2
 800307c:	2600      	movs	r6, #0
 800307e:	42a6      	cmp	r6, r4
 8003080:	d105      	bne.n	800308e <__libc_init_array+0x2e>
 8003082:	bd70      	pop	{r4, r5, r6, pc}
 8003084:	f855 3b04 	ldr.w	r3, [r5], #4
 8003088:	4798      	blx	r3
 800308a:	3601      	adds	r6, #1
 800308c:	e7ee      	b.n	800306c <__libc_init_array+0xc>
 800308e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003092:	4798      	blx	r3
 8003094:	3601      	adds	r6, #1
 8003096:	e7f2      	b.n	800307e <__libc_init_array+0x1e>
 8003098:	08003c68 	.word	0x08003c68
 800309c:	08003c68 	.word	0x08003c68
 80030a0:	08003c68 	.word	0x08003c68
 80030a4:	08003c6c 	.word	0x08003c6c

080030a8 <__retarget_lock_init_recursive>:
 80030a8:	4770      	bx	lr

080030aa <__retarget_lock_acquire_recursive>:
 80030aa:	4770      	bx	lr

080030ac <__retarget_lock_release_recursive>:
 80030ac:	4770      	bx	lr
	...

080030b0 <_free_r>:
 80030b0:	b538      	push	{r3, r4, r5, lr}
 80030b2:	4605      	mov	r5, r0
 80030b4:	2900      	cmp	r1, #0
 80030b6:	d041      	beq.n	800313c <_free_r+0x8c>
 80030b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030bc:	1f0c      	subs	r4, r1, #4
 80030be:	2b00      	cmp	r3, #0
 80030c0:	bfb8      	it	lt
 80030c2:	18e4      	addlt	r4, r4, r3
 80030c4:	f000 f8e0 	bl	8003288 <__malloc_lock>
 80030c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003140 <_free_r+0x90>)
 80030ca:	6813      	ldr	r3, [r2, #0]
 80030cc:	b933      	cbnz	r3, 80030dc <_free_r+0x2c>
 80030ce:	6063      	str	r3, [r4, #4]
 80030d0:	6014      	str	r4, [r2, #0]
 80030d2:	4628      	mov	r0, r5
 80030d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030d8:	f000 b8dc 	b.w	8003294 <__malloc_unlock>
 80030dc:	42a3      	cmp	r3, r4
 80030de:	d908      	bls.n	80030f2 <_free_r+0x42>
 80030e0:	6820      	ldr	r0, [r4, #0]
 80030e2:	1821      	adds	r1, r4, r0
 80030e4:	428b      	cmp	r3, r1
 80030e6:	bf01      	itttt	eq
 80030e8:	6819      	ldreq	r1, [r3, #0]
 80030ea:	685b      	ldreq	r3, [r3, #4]
 80030ec:	1809      	addeq	r1, r1, r0
 80030ee:	6021      	streq	r1, [r4, #0]
 80030f0:	e7ed      	b.n	80030ce <_free_r+0x1e>
 80030f2:	461a      	mov	r2, r3
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	b10b      	cbz	r3, 80030fc <_free_r+0x4c>
 80030f8:	42a3      	cmp	r3, r4
 80030fa:	d9fa      	bls.n	80030f2 <_free_r+0x42>
 80030fc:	6811      	ldr	r1, [r2, #0]
 80030fe:	1850      	adds	r0, r2, r1
 8003100:	42a0      	cmp	r0, r4
 8003102:	d10b      	bne.n	800311c <_free_r+0x6c>
 8003104:	6820      	ldr	r0, [r4, #0]
 8003106:	4401      	add	r1, r0
 8003108:	1850      	adds	r0, r2, r1
 800310a:	4283      	cmp	r3, r0
 800310c:	6011      	str	r1, [r2, #0]
 800310e:	d1e0      	bne.n	80030d2 <_free_r+0x22>
 8003110:	6818      	ldr	r0, [r3, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	6053      	str	r3, [r2, #4]
 8003116:	4408      	add	r0, r1
 8003118:	6010      	str	r0, [r2, #0]
 800311a:	e7da      	b.n	80030d2 <_free_r+0x22>
 800311c:	d902      	bls.n	8003124 <_free_r+0x74>
 800311e:	230c      	movs	r3, #12
 8003120:	602b      	str	r3, [r5, #0]
 8003122:	e7d6      	b.n	80030d2 <_free_r+0x22>
 8003124:	6820      	ldr	r0, [r4, #0]
 8003126:	1821      	adds	r1, r4, r0
 8003128:	428b      	cmp	r3, r1
 800312a:	bf04      	itt	eq
 800312c:	6819      	ldreq	r1, [r3, #0]
 800312e:	685b      	ldreq	r3, [r3, #4]
 8003130:	6063      	str	r3, [r4, #4]
 8003132:	bf04      	itt	eq
 8003134:	1809      	addeq	r1, r1, r0
 8003136:	6021      	streq	r1, [r4, #0]
 8003138:	6054      	str	r4, [r2, #4]
 800313a:	e7ca      	b.n	80030d2 <_free_r+0x22>
 800313c:	bd38      	pop	{r3, r4, r5, pc}
 800313e:	bf00      	nop
 8003140:	200002f8 	.word	0x200002f8

08003144 <sbrk_aligned>:
 8003144:	b570      	push	{r4, r5, r6, lr}
 8003146:	4e0f      	ldr	r6, [pc, #60]	@ (8003184 <sbrk_aligned+0x40>)
 8003148:	460c      	mov	r4, r1
 800314a:	6831      	ldr	r1, [r6, #0]
 800314c:	4605      	mov	r5, r0
 800314e:	b911      	cbnz	r1, 8003156 <sbrk_aligned+0x12>
 8003150:	f000 fcb4 	bl	8003abc <_sbrk_r>
 8003154:	6030      	str	r0, [r6, #0]
 8003156:	4621      	mov	r1, r4
 8003158:	4628      	mov	r0, r5
 800315a:	f000 fcaf 	bl	8003abc <_sbrk_r>
 800315e:	1c43      	adds	r3, r0, #1
 8003160:	d103      	bne.n	800316a <sbrk_aligned+0x26>
 8003162:	f04f 34ff 	mov.w	r4, #4294967295
 8003166:	4620      	mov	r0, r4
 8003168:	bd70      	pop	{r4, r5, r6, pc}
 800316a:	1cc4      	adds	r4, r0, #3
 800316c:	f024 0403 	bic.w	r4, r4, #3
 8003170:	42a0      	cmp	r0, r4
 8003172:	d0f8      	beq.n	8003166 <sbrk_aligned+0x22>
 8003174:	1a21      	subs	r1, r4, r0
 8003176:	4628      	mov	r0, r5
 8003178:	f000 fca0 	bl	8003abc <_sbrk_r>
 800317c:	3001      	adds	r0, #1
 800317e:	d1f2      	bne.n	8003166 <sbrk_aligned+0x22>
 8003180:	e7ef      	b.n	8003162 <sbrk_aligned+0x1e>
 8003182:	bf00      	nop
 8003184:	200002f4 	.word	0x200002f4

08003188 <_malloc_r>:
 8003188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800318c:	1ccd      	adds	r5, r1, #3
 800318e:	f025 0503 	bic.w	r5, r5, #3
 8003192:	3508      	adds	r5, #8
 8003194:	2d0c      	cmp	r5, #12
 8003196:	bf38      	it	cc
 8003198:	250c      	movcc	r5, #12
 800319a:	2d00      	cmp	r5, #0
 800319c:	4606      	mov	r6, r0
 800319e:	db01      	blt.n	80031a4 <_malloc_r+0x1c>
 80031a0:	42a9      	cmp	r1, r5
 80031a2:	d904      	bls.n	80031ae <_malloc_r+0x26>
 80031a4:	230c      	movs	r3, #12
 80031a6:	6033      	str	r3, [r6, #0]
 80031a8:	2000      	movs	r0, #0
 80031aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003284 <_malloc_r+0xfc>
 80031b2:	f000 f869 	bl	8003288 <__malloc_lock>
 80031b6:	f8d8 3000 	ldr.w	r3, [r8]
 80031ba:	461c      	mov	r4, r3
 80031bc:	bb44      	cbnz	r4, 8003210 <_malloc_r+0x88>
 80031be:	4629      	mov	r1, r5
 80031c0:	4630      	mov	r0, r6
 80031c2:	f7ff ffbf 	bl	8003144 <sbrk_aligned>
 80031c6:	1c43      	adds	r3, r0, #1
 80031c8:	4604      	mov	r4, r0
 80031ca:	d158      	bne.n	800327e <_malloc_r+0xf6>
 80031cc:	f8d8 4000 	ldr.w	r4, [r8]
 80031d0:	4627      	mov	r7, r4
 80031d2:	2f00      	cmp	r7, #0
 80031d4:	d143      	bne.n	800325e <_malloc_r+0xd6>
 80031d6:	2c00      	cmp	r4, #0
 80031d8:	d04b      	beq.n	8003272 <_malloc_r+0xea>
 80031da:	6823      	ldr	r3, [r4, #0]
 80031dc:	4639      	mov	r1, r7
 80031de:	4630      	mov	r0, r6
 80031e0:	eb04 0903 	add.w	r9, r4, r3
 80031e4:	f000 fc6a 	bl	8003abc <_sbrk_r>
 80031e8:	4581      	cmp	r9, r0
 80031ea:	d142      	bne.n	8003272 <_malloc_r+0xea>
 80031ec:	6821      	ldr	r1, [r4, #0]
 80031ee:	1a6d      	subs	r5, r5, r1
 80031f0:	4629      	mov	r1, r5
 80031f2:	4630      	mov	r0, r6
 80031f4:	f7ff ffa6 	bl	8003144 <sbrk_aligned>
 80031f8:	3001      	adds	r0, #1
 80031fa:	d03a      	beq.n	8003272 <_malloc_r+0xea>
 80031fc:	6823      	ldr	r3, [r4, #0]
 80031fe:	442b      	add	r3, r5
 8003200:	6023      	str	r3, [r4, #0]
 8003202:	f8d8 3000 	ldr.w	r3, [r8]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	bb62      	cbnz	r2, 8003264 <_malloc_r+0xdc>
 800320a:	f8c8 7000 	str.w	r7, [r8]
 800320e:	e00f      	b.n	8003230 <_malloc_r+0xa8>
 8003210:	6822      	ldr	r2, [r4, #0]
 8003212:	1b52      	subs	r2, r2, r5
 8003214:	d420      	bmi.n	8003258 <_malloc_r+0xd0>
 8003216:	2a0b      	cmp	r2, #11
 8003218:	d917      	bls.n	800324a <_malloc_r+0xc2>
 800321a:	1961      	adds	r1, r4, r5
 800321c:	42a3      	cmp	r3, r4
 800321e:	6025      	str	r5, [r4, #0]
 8003220:	bf18      	it	ne
 8003222:	6059      	strne	r1, [r3, #4]
 8003224:	6863      	ldr	r3, [r4, #4]
 8003226:	bf08      	it	eq
 8003228:	f8c8 1000 	streq.w	r1, [r8]
 800322c:	5162      	str	r2, [r4, r5]
 800322e:	604b      	str	r3, [r1, #4]
 8003230:	4630      	mov	r0, r6
 8003232:	f000 f82f 	bl	8003294 <__malloc_unlock>
 8003236:	f104 000b 	add.w	r0, r4, #11
 800323a:	1d23      	adds	r3, r4, #4
 800323c:	f020 0007 	bic.w	r0, r0, #7
 8003240:	1ac2      	subs	r2, r0, r3
 8003242:	bf1c      	itt	ne
 8003244:	1a1b      	subne	r3, r3, r0
 8003246:	50a3      	strne	r3, [r4, r2]
 8003248:	e7af      	b.n	80031aa <_malloc_r+0x22>
 800324a:	6862      	ldr	r2, [r4, #4]
 800324c:	42a3      	cmp	r3, r4
 800324e:	bf0c      	ite	eq
 8003250:	f8c8 2000 	streq.w	r2, [r8]
 8003254:	605a      	strne	r2, [r3, #4]
 8003256:	e7eb      	b.n	8003230 <_malloc_r+0xa8>
 8003258:	4623      	mov	r3, r4
 800325a:	6864      	ldr	r4, [r4, #4]
 800325c:	e7ae      	b.n	80031bc <_malloc_r+0x34>
 800325e:	463c      	mov	r4, r7
 8003260:	687f      	ldr	r7, [r7, #4]
 8003262:	e7b6      	b.n	80031d2 <_malloc_r+0x4a>
 8003264:	461a      	mov	r2, r3
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	42a3      	cmp	r3, r4
 800326a:	d1fb      	bne.n	8003264 <_malloc_r+0xdc>
 800326c:	2300      	movs	r3, #0
 800326e:	6053      	str	r3, [r2, #4]
 8003270:	e7de      	b.n	8003230 <_malloc_r+0xa8>
 8003272:	230c      	movs	r3, #12
 8003274:	6033      	str	r3, [r6, #0]
 8003276:	4630      	mov	r0, r6
 8003278:	f000 f80c 	bl	8003294 <__malloc_unlock>
 800327c:	e794      	b.n	80031a8 <_malloc_r+0x20>
 800327e:	6005      	str	r5, [r0, #0]
 8003280:	e7d6      	b.n	8003230 <_malloc_r+0xa8>
 8003282:	bf00      	nop
 8003284:	200002f8 	.word	0x200002f8

08003288 <__malloc_lock>:
 8003288:	4801      	ldr	r0, [pc, #4]	@ (8003290 <__malloc_lock+0x8>)
 800328a:	f7ff bf0e 	b.w	80030aa <__retarget_lock_acquire_recursive>
 800328e:	bf00      	nop
 8003290:	200002f0 	.word	0x200002f0

08003294 <__malloc_unlock>:
 8003294:	4801      	ldr	r0, [pc, #4]	@ (800329c <__malloc_unlock+0x8>)
 8003296:	f7ff bf09 	b.w	80030ac <__retarget_lock_release_recursive>
 800329a:	bf00      	nop
 800329c:	200002f0 	.word	0x200002f0

080032a0 <__sfputc_r>:
 80032a0:	6893      	ldr	r3, [r2, #8]
 80032a2:	3b01      	subs	r3, #1
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	b410      	push	{r4}
 80032a8:	6093      	str	r3, [r2, #8]
 80032aa:	da08      	bge.n	80032be <__sfputc_r+0x1e>
 80032ac:	6994      	ldr	r4, [r2, #24]
 80032ae:	42a3      	cmp	r3, r4
 80032b0:	db01      	blt.n	80032b6 <__sfputc_r+0x16>
 80032b2:	290a      	cmp	r1, #10
 80032b4:	d103      	bne.n	80032be <__sfputc_r+0x1e>
 80032b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032ba:	f000 bb6b 	b.w	8003994 <__swbuf_r>
 80032be:	6813      	ldr	r3, [r2, #0]
 80032c0:	1c58      	adds	r0, r3, #1
 80032c2:	6010      	str	r0, [r2, #0]
 80032c4:	7019      	strb	r1, [r3, #0]
 80032c6:	4608      	mov	r0, r1
 80032c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032cc:	4770      	bx	lr

080032ce <__sfputs_r>:
 80032ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032d0:	4606      	mov	r6, r0
 80032d2:	460f      	mov	r7, r1
 80032d4:	4614      	mov	r4, r2
 80032d6:	18d5      	adds	r5, r2, r3
 80032d8:	42ac      	cmp	r4, r5
 80032da:	d101      	bne.n	80032e0 <__sfputs_r+0x12>
 80032dc:	2000      	movs	r0, #0
 80032de:	e007      	b.n	80032f0 <__sfputs_r+0x22>
 80032e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032e4:	463a      	mov	r2, r7
 80032e6:	4630      	mov	r0, r6
 80032e8:	f7ff ffda 	bl	80032a0 <__sfputc_r>
 80032ec:	1c43      	adds	r3, r0, #1
 80032ee:	d1f3      	bne.n	80032d8 <__sfputs_r+0xa>
 80032f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080032f4 <_vfiprintf_r>:
 80032f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032f8:	460d      	mov	r5, r1
 80032fa:	b09d      	sub	sp, #116	@ 0x74
 80032fc:	4614      	mov	r4, r2
 80032fe:	4698      	mov	r8, r3
 8003300:	4606      	mov	r6, r0
 8003302:	b118      	cbz	r0, 800330c <_vfiprintf_r+0x18>
 8003304:	6a03      	ldr	r3, [r0, #32]
 8003306:	b90b      	cbnz	r3, 800330c <_vfiprintf_r+0x18>
 8003308:	f7ff fdd0 	bl	8002eac <__sinit>
 800330c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800330e:	07d9      	lsls	r1, r3, #31
 8003310:	d405      	bmi.n	800331e <_vfiprintf_r+0x2a>
 8003312:	89ab      	ldrh	r3, [r5, #12]
 8003314:	059a      	lsls	r2, r3, #22
 8003316:	d402      	bmi.n	800331e <_vfiprintf_r+0x2a>
 8003318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800331a:	f7ff fec6 	bl	80030aa <__retarget_lock_acquire_recursive>
 800331e:	89ab      	ldrh	r3, [r5, #12]
 8003320:	071b      	lsls	r3, r3, #28
 8003322:	d501      	bpl.n	8003328 <_vfiprintf_r+0x34>
 8003324:	692b      	ldr	r3, [r5, #16]
 8003326:	b99b      	cbnz	r3, 8003350 <_vfiprintf_r+0x5c>
 8003328:	4629      	mov	r1, r5
 800332a:	4630      	mov	r0, r6
 800332c:	f000 fb70 	bl	8003a10 <__swsetup_r>
 8003330:	b170      	cbz	r0, 8003350 <_vfiprintf_r+0x5c>
 8003332:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003334:	07dc      	lsls	r4, r3, #31
 8003336:	d504      	bpl.n	8003342 <_vfiprintf_r+0x4e>
 8003338:	f04f 30ff 	mov.w	r0, #4294967295
 800333c:	b01d      	add	sp, #116	@ 0x74
 800333e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003342:	89ab      	ldrh	r3, [r5, #12]
 8003344:	0598      	lsls	r0, r3, #22
 8003346:	d4f7      	bmi.n	8003338 <_vfiprintf_r+0x44>
 8003348:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800334a:	f7ff feaf 	bl	80030ac <__retarget_lock_release_recursive>
 800334e:	e7f3      	b.n	8003338 <_vfiprintf_r+0x44>
 8003350:	2300      	movs	r3, #0
 8003352:	9309      	str	r3, [sp, #36]	@ 0x24
 8003354:	2320      	movs	r3, #32
 8003356:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800335a:	f8cd 800c 	str.w	r8, [sp, #12]
 800335e:	2330      	movs	r3, #48	@ 0x30
 8003360:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003510 <_vfiprintf_r+0x21c>
 8003364:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003368:	f04f 0901 	mov.w	r9, #1
 800336c:	4623      	mov	r3, r4
 800336e:	469a      	mov	sl, r3
 8003370:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003374:	b10a      	cbz	r2, 800337a <_vfiprintf_r+0x86>
 8003376:	2a25      	cmp	r2, #37	@ 0x25
 8003378:	d1f9      	bne.n	800336e <_vfiprintf_r+0x7a>
 800337a:	ebba 0b04 	subs.w	fp, sl, r4
 800337e:	d00b      	beq.n	8003398 <_vfiprintf_r+0xa4>
 8003380:	465b      	mov	r3, fp
 8003382:	4622      	mov	r2, r4
 8003384:	4629      	mov	r1, r5
 8003386:	4630      	mov	r0, r6
 8003388:	f7ff ffa1 	bl	80032ce <__sfputs_r>
 800338c:	3001      	adds	r0, #1
 800338e:	f000 80a7 	beq.w	80034e0 <_vfiprintf_r+0x1ec>
 8003392:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003394:	445a      	add	r2, fp
 8003396:	9209      	str	r2, [sp, #36]	@ 0x24
 8003398:	f89a 3000 	ldrb.w	r3, [sl]
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 809f 	beq.w	80034e0 <_vfiprintf_r+0x1ec>
 80033a2:	2300      	movs	r3, #0
 80033a4:	f04f 32ff 	mov.w	r2, #4294967295
 80033a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033ac:	f10a 0a01 	add.w	sl, sl, #1
 80033b0:	9304      	str	r3, [sp, #16]
 80033b2:	9307      	str	r3, [sp, #28]
 80033b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80033ba:	4654      	mov	r4, sl
 80033bc:	2205      	movs	r2, #5
 80033be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033c2:	4853      	ldr	r0, [pc, #332]	@ (8003510 <_vfiprintf_r+0x21c>)
 80033c4:	f7fc ff3c 	bl	8000240 <memchr>
 80033c8:	9a04      	ldr	r2, [sp, #16]
 80033ca:	b9d8      	cbnz	r0, 8003404 <_vfiprintf_r+0x110>
 80033cc:	06d1      	lsls	r1, r2, #27
 80033ce:	bf44      	itt	mi
 80033d0:	2320      	movmi	r3, #32
 80033d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033d6:	0713      	lsls	r3, r2, #28
 80033d8:	bf44      	itt	mi
 80033da:	232b      	movmi	r3, #43	@ 0x2b
 80033dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033e0:	f89a 3000 	ldrb.w	r3, [sl]
 80033e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80033e6:	d015      	beq.n	8003414 <_vfiprintf_r+0x120>
 80033e8:	9a07      	ldr	r2, [sp, #28]
 80033ea:	4654      	mov	r4, sl
 80033ec:	2000      	movs	r0, #0
 80033ee:	f04f 0c0a 	mov.w	ip, #10
 80033f2:	4621      	mov	r1, r4
 80033f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033f8:	3b30      	subs	r3, #48	@ 0x30
 80033fa:	2b09      	cmp	r3, #9
 80033fc:	d94b      	bls.n	8003496 <_vfiprintf_r+0x1a2>
 80033fe:	b1b0      	cbz	r0, 800342e <_vfiprintf_r+0x13a>
 8003400:	9207      	str	r2, [sp, #28]
 8003402:	e014      	b.n	800342e <_vfiprintf_r+0x13a>
 8003404:	eba0 0308 	sub.w	r3, r0, r8
 8003408:	fa09 f303 	lsl.w	r3, r9, r3
 800340c:	4313      	orrs	r3, r2
 800340e:	9304      	str	r3, [sp, #16]
 8003410:	46a2      	mov	sl, r4
 8003412:	e7d2      	b.n	80033ba <_vfiprintf_r+0xc6>
 8003414:	9b03      	ldr	r3, [sp, #12]
 8003416:	1d19      	adds	r1, r3, #4
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	9103      	str	r1, [sp, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	bfbb      	ittet	lt
 8003420:	425b      	neglt	r3, r3
 8003422:	f042 0202 	orrlt.w	r2, r2, #2
 8003426:	9307      	strge	r3, [sp, #28]
 8003428:	9307      	strlt	r3, [sp, #28]
 800342a:	bfb8      	it	lt
 800342c:	9204      	strlt	r2, [sp, #16]
 800342e:	7823      	ldrb	r3, [r4, #0]
 8003430:	2b2e      	cmp	r3, #46	@ 0x2e
 8003432:	d10a      	bne.n	800344a <_vfiprintf_r+0x156>
 8003434:	7863      	ldrb	r3, [r4, #1]
 8003436:	2b2a      	cmp	r3, #42	@ 0x2a
 8003438:	d132      	bne.n	80034a0 <_vfiprintf_r+0x1ac>
 800343a:	9b03      	ldr	r3, [sp, #12]
 800343c:	1d1a      	adds	r2, r3, #4
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	9203      	str	r2, [sp, #12]
 8003442:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003446:	3402      	adds	r4, #2
 8003448:	9305      	str	r3, [sp, #20]
 800344a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003520 <_vfiprintf_r+0x22c>
 800344e:	7821      	ldrb	r1, [r4, #0]
 8003450:	2203      	movs	r2, #3
 8003452:	4650      	mov	r0, sl
 8003454:	f7fc fef4 	bl	8000240 <memchr>
 8003458:	b138      	cbz	r0, 800346a <_vfiprintf_r+0x176>
 800345a:	9b04      	ldr	r3, [sp, #16]
 800345c:	eba0 000a 	sub.w	r0, r0, sl
 8003460:	2240      	movs	r2, #64	@ 0x40
 8003462:	4082      	lsls	r2, r0
 8003464:	4313      	orrs	r3, r2
 8003466:	3401      	adds	r4, #1
 8003468:	9304      	str	r3, [sp, #16]
 800346a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800346e:	4829      	ldr	r0, [pc, #164]	@ (8003514 <_vfiprintf_r+0x220>)
 8003470:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003474:	2206      	movs	r2, #6
 8003476:	f7fc fee3 	bl	8000240 <memchr>
 800347a:	2800      	cmp	r0, #0
 800347c:	d03f      	beq.n	80034fe <_vfiprintf_r+0x20a>
 800347e:	4b26      	ldr	r3, [pc, #152]	@ (8003518 <_vfiprintf_r+0x224>)
 8003480:	bb1b      	cbnz	r3, 80034ca <_vfiprintf_r+0x1d6>
 8003482:	9b03      	ldr	r3, [sp, #12]
 8003484:	3307      	adds	r3, #7
 8003486:	f023 0307 	bic.w	r3, r3, #7
 800348a:	3308      	adds	r3, #8
 800348c:	9303      	str	r3, [sp, #12]
 800348e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003490:	443b      	add	r3, r7
 8003492:	9309      	str	r3, [sp, #36]	@ 0x24
 8003494:	e76a      	b.n	800336c <_vfiprintf_r+0x78>
 8003496:	fb0c 3202 	mla	r2, ip, r2, r3
 800349a:	460c      	mov	r4, r1
 800349c:	2001      	movs	r0, #1
 800349e:	e7a8      	b.n	80033f2 <_vfiprintf_r+0xfe>
 80034a0:	2300      	movs	r3, #0
 80034a2:	3401      	adds	r4, #1
 80034a4:	9305      	str	r3, [sp, #20]
 80034a6:	4619      	mov	r1, r3
 80034a8:	f04f 0c0a 	mov.w	ip, #10
 80034ac:	4620      	mov	r0, r4
 80034ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034b2:	3a30      	subs	r2, #48	@ 0x30
 80034b4:	2a09      	cmp	r2, #9
 80034b6:	d903      	bls.n	80034c0 <_vfiprintf_r+0x1cc>
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0c6      	beq.n	800344a <_vfiprintf_r+0x156>
 80034bc:	9105      	str	r1, [sp, #20]
 80034be:	e7c4      	b.n	800344a <_vfiprintf_r+0x156>
 80034c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80034c4:	4604      	mov	r4, r0
 80034c6:	2301      	movs	r3, #1
 80034c8:	e7f0      	b.n	80034ac <_vfiprintf_r+0x1b8>
 80034ca:	ab03      	add	r3, sp, #12
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	462a      	mov	r2, r5
 80034d0:	4b12      	ldr	r3, [pc, #72]	@ (800351c <_vfiprintf_r+0x228>)
 80034d2:	a904      	add	r1, sp, #16
 80034d4:	4630      	mov	r0, r6
 80034d6:	f3af 8000 	nop.w
 80034da:	4607      	mov	r7, r0
 80034dc:	1c78      	adds	r0, r7, #1
 80034de:	d1d6      	bne.n	800348e <_vfiprintf_r+0x19a>
 80034e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80034e2:	07d9      	lsls	r1, r3, #31
 80034e4:	d405      	bmi.n	80034f2 <_vfiprintf_r+0x1fe>
 80034e6:	89ab      	ldrh	r3, [r5, #12]
 80034e8:	059a      	lsls	r2, r3, #22
 80034ea:	d402      	bmi.n	80034f2 <_vfiprintf_r+0x1fe>
 80034ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80034ee:	f7ff fddd 	bl	80030ac <__retarget_lock_release_recursive>
 80034f2:	89ab      	ldrh	r3, [r5, #12]
 80034f4:	065b      	lsls	r3, r3, #25
 80034f6:	f53f af1f 	bmi.w	8003338 <_vfiprintf_r+0x44>
 80034fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034fc:	e71e      	b.n	800333c <_vfiprintf_r+0x48>
 80034fe:	ab03      	add	r3, sp, #12
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	462a      	mov	r2, r5
 8003504:	4b05      	ldr	r3, [pc, #20]	@ (800351c <_vfiprintf_r+0x228>)
 8003506:	a904      	add	r1, sp, #16
 8003508:	4630      	mov	r0, r6
 800350a:	f000 f879 	bl	8003600 <_printf_i>
 800350e:	e7e4      	b.n	80034da <_vfiprintf_r+0x1e6>
 8003510:	08003c2c 	.word	0x08003c2c
 8003514:	08003c36 	.word	0x08003c36
 8003518:	00000000 	.word	0x00000000
 800351c:	080032cf 	.word	0x080032cf
 8003520:	08003c32 	.word	0x08003c32

08003524 <_printf_common>:
 8003524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003528:	4616      	mov	r6, r2
 800352a:	4698      	mov	r8, r3
 800352c:	688a      	ldr	r2, [r1, #8]
 800352e:	690b      	ldr	r3, [r1, #16]
 8003530:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003534:	4293      	cmp	r3, r2
 8003536:	bfb8      	it	lt
 8003538:	4613      	movlt	r3, r2
 800353a:	6033      	str	r3, [r6, #0]
 800353c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003540:	4607      	mov	r7, r0
 8003542:	460c      	mov	r4, r1
 8003544:	b10a      	cbz	r2, 800354a <_printf_common+0x26>
 8003546:	3301      	adds	r3, #1
 8003548:	6033      	str	r3, [r6, #0]
 800354a:	6823      	ldr	r3, [r4, #0]
 800354c:	0699      	lsls	r1, r3, #26
 800354e:	bf42      	ittt	mi
 8003550:	6833      	ldrmi	r3, [r6, #0]
 8003552:	3302      	addmi	r3, #2
 8003554:	6033      	strmi	r3, [r6, #0]
 8003556:	6825      	ldr	r5, [r4, #0]
 8003558:	f015 0506 	ands.w	r5, r5, #6
 800355c:	d106      	bne.n	800356c <_printf_common+0x48>
 800355e:	f104 0a19 	add.w	sl, r4, #25
 8003562:	68e3      	ldr	r3, [r4, #12]
 8003564:	6832      	ldr	r2, [r6, #0]
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	42ab      	cmp	r3, r5
 800356a:	dc26      	bgt.n	80035ba <_printf_common+0x96>
 800356c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	3b00      	subs	r3, #0
 8003574:	bf18      	it	ne
 8003576:	2301      	movne	r3, #1
 8003578:	0692      	lsls	r2, r2, #26
 800357a:	d42b      	bmi.n	80035d4 <_printf_common+0xb0>
 800357c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003580:	4641      	mov	r1, r8
 8003582:	4638      	mov	r0, r7
 8003584:	47c8      	blx	r9
 8003586:	3001      	adds	r0, #1
 8003588:	d01e      	beq.n	80035c8 <_printf_common+0xa4>
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	6922      	ldr	r2, [r4, #16]
 800358e:	f003 0306 	and.w	r3, r3, #6
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf02      	ittt	eq
 8003596:	68e5      	ldreq	r5, [r4, #12]
 8003598:	6833      	ldreq	r3, [r6, #0]
 800359a:	1aed      	subeq	r5, r5, r3
 800359c:	68a3      	ldr	r3, [r4, #8]
 800359e:	bf0c      	ite	eq
 80035a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035a4:	2500      	movne	r5, #0
 80035a6:	4293      	cmp	r3, r2
 80035a8:	bfc4      	itt	gt
 80035aa:	1a9b      	subgt	r3, r3, r2
 80035ac:	18ed      	addgt	r5, r5, r3
 80035ae:	2600      	movs	r6, #0
 80035b0:	341a      	adds	r4, #26
 80035b2:	42b5      	cmp	r5, r6
 80035b4:	d11a      	bne.n	80035ec <_printf_common+0xc8>
 80035b6:	2000      	movs	r0, #0
 80035b8:	e008      	b.n	80035cc <_printf_common+0xa8>
 80035ba:	2301      	movs	r3, #1
 80035bc:	4652      	mov	r2, sl
 80035be:	4641      	mov	r1, r8
 80035c0:	4638      	mov	r0, r7
 80035c2:	47c8      	blx	r9
 80035c4:	3001      	adds	r0, #1
 80035c6:	d103      	bne.n	80035d0 <_printf_common+0xac>
 80035c8:	f04f 30ff 	mov.w	r0, #4294967295
 80035cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035d0:	3501      	adds	r5, #1
 80035d2:	e7c6      	b.n	8003562 <_printf_common+0x3e>
 80035d4:	18e1      	adds	r1, r4, r3
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	2030      	movs	r0, #48	@ 0x30
 80035da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80035de:	4422      	add	r2, r4
 80035e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80035e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80035e8:	3302      	adds	r3, #2
 80035ea:	e7c7      	b.n	800357c <_printf_common+0x58>
 80035ec:	2301      	movs	r3, #1
 80035ee:	4622      	mov	r2, r4
 80035f0:	4641      	mov	r1, r8
 80035f2:	4638      	mov	r0, r7
 80035f4:	47c8      	blx	r9
 80035f6:	3001      	adds	r0, #1
 80035f8:	d0e6      	beq.n	80035c8 <_printf_common+0xa4>
 80035fa:	3601      	adds	r6, #1
 80035fc:	e7d9      	b.n	80035b2 <_printf_common+0x8e>
	...

08003600 <_printf_i>:
 8003600:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003604:	7e0f      	ldrb	r7, [r1, #24]
 8003606:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003608:	2f78      	cmp	r7, #120	@ 0x78
 800360a:	4691      	mov	r9, r2
 800360c:	4680      	mov	r8, r0
 800360e:	460c      	mov	r4, r1
 8003610:	469a      	mov	sl, r3
 8003612:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003616:	d807      	bhi.n	8003628 <_printf_i+0x28>
 8003618:	2f62      	cmp	r7, #98	@ 0x62
 800361a:	d80a      	bhi.n	8003632 <_printf_i+0x32>
 800361c:	2f00      	cmp	r7, #0
 800361e:	f000 80d1 	beq.w	80037c4 <_printf_i+0x1c4>
 8003622:	2f58      	cmp	r7, #88	@ 0x58
 8003624:	f000 80b8 	beq.w	8003798 <_printf_i+0x198>
 8003628:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800362c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003630:	e03a      	b.n	80036a8 <_printf_i+0xa8>
 8003632:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003636:	2b15      	cmp	r3, #21
 8003638:	d8f6      	bhi.n	8003628 <_printf_i+0x28>
 800363a:	a101      	add	r1, pc, #4	@ (adr r1, 8003640 <_printf_i+0x40>)
 800363c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003640:	08003699 	.word	0x08003699
 8003644:	080036ad 	.word	0x080036ad
 8003648:	08003629 	.word	0x08003629
 800364c:	08003629 	.word	0x08003629
 8003650:	08003629 	.word	0x08003629
 8003654:	08003629 	.word	0x08003629
 8003658:	080036ad 	.word	0x080036ad
 800365c:	08003629 	.word	0x08003629
 8003660:	08003629 	.word	0x08003629
 8003664:	08003629 	.word	0x08003629
 8003668:	08003629 	.word	0x08003629
 800366c:	080037ab 	.word	0x080037ab
 8003670:	080036d7 	.word	0x080036d7
 8003674:	08003765 	.word	0x08003765
 8003678:	08003629 	.word	0x08003629
 800367c:	08003629 	.word	0x08003629
 8003680:	080037cd 	.word	0x080037cd
 8003684:	08003629 	.word	0x08003629
 8003688:	080036d7 	.word	0x080036d7
 800368c:	08003629 	.word	0x08003629
 8003690:	08003629 	.word	0x08003629
 8003694:	0800376d 	.word	0x0800376d
 8003698:	6833      	ldr	r3, [r6, #0]
 800369a:	1d1a      	adds	r2, r3, #4
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6032      	str	r2, [r6, #0]
 80036a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80036a8:	2301      	movs	r3, #1
 80036aa:	e09c      	b.n	80037e6 <_printf_i+0x1e6>
 80036ac:	6833      	ldr	r3, [r6, #0]
 80036ae:	6820      	ldr	r0, [r4, #0]
 80036b0:	1d19      	adds	r1, r3, #4
 80036b2:	6031      	str	r1, [r6, #0]
 80036b4:	0606      	lsls	r6, r0, #24
 80036b6:	d501      	bpl.n	80036bc <_printf_i+0xbc>
 80036b8:	681d      	ldr	r5, [r3, #0]
 80036ba:	e003      	b.n	80036c4 <_printf_i+0xc4>
 80036bc:	0645      	lsls	r5, r0, #25
 80036be:	d5fb      	bpl.n	80036b8 <_printf_i+0xb8>
 80036c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80036c4:	2d00      	cmp	r5, #0
 80036c6:	da03      	bge.n	80036d0 <_printf_i+0xd0>
 80036c8:	232d      	movs	r3, #45	@ 0x2d
 80036ca:	426d      	negs	r5, r5
 80036cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036d0:	4858      	ldr	r0, [pc, #352]	@ (8003834 <_printf_i+0x234>)
 80036d2:	230a      	movs	r3, #10
 80036d4:	e011      	b.n	80036fa <_printf_i+0xfa>
 80036d6:	6821      	ldr	r1, [r4, #0]
 80036d8:	6833      	ldr	r3, [r6, #0]
 80036da:	0608      	lsls	r0, r1, #24
 80036dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80036e0:	d402      	bmi.n	80036e8 <_printf_i+0xe8>
 80036e2:	0649      	lsls	r1, r1, #25
 80036e4:	bf48      	it	mi
 80036e6:	b2ad      	uxthmi	r5, r5
 80036e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80036ea:	4852      	ldr	r0, [pc, #328]	@ (8003834 <_printf_i+0x234>)
 80036ec:	6033      	str	r3, [r6, #0]
 80036ee:	bf14      	ite	ne
 80036f0:	230a      	movne	r3, #10
 80036f2:	2308      	moveq	r3, #8
 80036f4:	2100      	movs	r1, #0
 80036f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80036fa:	6866      	ldr	r6, [r4, #4]
 80036fc:	60a6      	str	r6, [r4, #8]
 80036fe:	2e00      	cmp	r6, #0
 8003700:	db05      	blt.n	800370e <_printf_i+0x10e>
 8003702:	6821      	ldr	r1, [r4, #0]
 8003704:	432e      	orrs	r6, r5
 8003706:	f021 0104 	bic.w	r1, r1, #4
 800370a:	6021      	str	r1, [r4, #0]
 800370c:	d04b      	beq.n	80037a6 <_printf_i+0x1a6>
 800370e:	4616      	mov	r6, r2
 8003710:	fbb5 f1f3 	udiv	r1, r5, r3
 8003714:	fb03 5711 	mls	r7, r3, r1, r5
 8003718:	5dc7      	ldrb	r7, [r0, r7]
 800371a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800371e:	462f      	mov	r7, r5
 8003720:	42bb      	cmp	r3, r7
 8003722:	460d      	mov	r5, r1
 8003724:	d9f4      	bls.n	8003710 <_printf_i+0x110>
 8003726:	2b08      	cmp	r3, #8
 8003728:	d10b      	bne.n	8003742 <_printf_i+0x142>
 800372a:	6823      	ldr	r3, [r4, #0]
 800372c:	07df      	lsls	r7, r3, #31
 800372e:	d508      	bpl.n	8003742 <_printf_i+0x142>
 8003730:	6923      	ldr	r3, [r4, #16]
 8003732:	6861      	ldr	r1, [r4, #4]
 8003734:	4299      	cmp	r1, r3
 8003736:	bfde      	ittt	le
 8003738:	2330      	movle	r3, #48	@ 0x30
 800373a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800373e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003742:	1b92      	subs	r2, r2, r6
 8003744:	6122      	str	r2, [r4, #16]
 8003746:	f8cd a000 	str.w	sl, [sp]
 800374a:	464b      	mov	r3, r9
 800374c:	aa03      	add	r2, sp, #12
 800374e:	4621      	mov	r1, r4
 8003750:	4640      	mov	r0, r8
 8003752:	f7ff fee7 	bl	8003524 <_printf_common>
 8003756:	3001      	adds	r0, #1
 8003758:	d14a      	bne.n	80037f0 <_printf_i+0x1f0>
 800375a:	f04f 30ff 	mov.w	r0, #4294967295
 800375e:	b004      	add	sp, #16
 8003760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	f043 0320 	orr.w	r3, r3, #32
 800376a:	6023      	str	r3, [r4, #0]
 800376c:	4832      	ldr	r0, [pc, #200]	@ (8003838 <_printf_i+0x238>)
 800376e:	2778      	movs	r7, #120	@ 0x78
 8003770:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	6831      	ldr	r1, [r6, #0]
 8003778:	061f      	lsls	r7, r3, #24
 800377a:	f851 5b04 	ldr.w	r5, [r1], #4
 800377e:	d402      	bmi.n	8003786 <_printf_i+0x186>
 8003780:	065f      	lsls	r7, r3, #25
 8003782:	bf48      	it	mi
 8003784:	b2ad      	uxthmi	r5, r5
 8003786:	6031      	str	r1, [r6, #0]
 8003788:	07d9      	lsls	r1, r3, #31
 800378a:	bf44      	itt	mi
 800378c:	f043 0320 	orrmi.w	r3, r3, #32
 8003790:	6023      	strmi	r3, [r4, #0]
 8003792:	b11d      	cbz	r5, 800379c <_printf_i+0x19c>
 8003794:	2310      	movs	r3, #16
 8003796:	e7ad      	b.n	80036f4 <_printf_i+0xf4>
 8003798:	4826      	ldr	r0, [pc, #152]	@ (8003834 <_printf_i+0x234>)
 800379a:	e7e9      	b.n	8003770 <_printf_i+0x170>
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	f023 0320 	bic.w	r3, r3, #32
 80037a2:	6023      	str	r3, [r4, #0]
 80037a4:	e7f6      	b.n	8003794 <_printf_i+0x194>
 80037a6:	4616      	mov	r6, r2
 80037a8:	e7bd      	b.n	8003726 <_printf_i+0x126>
 80037aa:	6833      	ldr	r3, [r6, #0]
 80037ac:	6825      	ldr	r5, [r4, #0]
 80037ae:	6961      	ldr	r1, [r4, #20]
 80037b0:	1d18      	adds	r0, r3, #4
 80037b2:	6030      	str	r0, [r6, #0]
 80037b4:	062e      	lsls	r6, r5, #24
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	d501      	bpl.n	80037be <_printf_i+0x1be>
 80037ba:	6019      	str	r1, [r3, #0]
 80037bc:	e002      	b.n	80037c4 <_printf_i+0x1c4>
 80037be:	0668      	lsls	r0, r5, #25
 80037c0:	d5fb      	bpl.n	80037ba <_printf_i+0x1ba>
 80037c2:	8019      	strh	r1, [r3, #0]
 80037c4:	2300      	movs	r3, #0
 80037c6:	6123      	str	r3, [r4, #16]
 80037c8:	4616      	mov	r6, r2
 80037ca:	e7bc      	b.n	8003746 <_printf_i+0x146>
 80037cc:	6833      	ldr	r3, [r6, #0]
 80037ce:	1d1a      	adds	r2, r3, #4
 80037d0:	6032      	str	r2, [r6, #0]
 80037d2:	681e      	ldr	r6, [r3, #0]
 80037d4:	6862      	ldr	r2, [r4, #4]
 80037d6:	2100      	movs	r1, #0
 80037d8:	4630      	mov	r0, r6
 80037da:	f7fc fd31 	bl	8000240 <memchr>
 80037de:	b108      	cbz	r0, 80037e4 <_printf_i+0x1e4>
 80037e0:	1b80      	subs	r0, r0, r6
 80037e2:	6060      	str	r0, [r4, #4]
 80037e4:	6863      	ldr	r3, [r4, #4]
 80037e6:	6123      	str	r3, [r4, #16]
 80037e8:	2300      	movs	r3, #0
 80037ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037ee:	e7aa      	b.n	8003746 <_printf_i+0x146>
 80037f0:	6923      	ldr	r3, [r4, #16]
 80037f2:	4632      	mov	r2, r6
 80037f4:	4649      	mov	r1, r9
 80037f6:	4640      	mov	r0, r8
 80037f8:	47d0      	blx	sl
 80037fa:	3001      	adds	r0, #1
 80037fc:	d0ad      	beq.n	800375a <_printf_i+0x15a>
 80037fe:	6823      	ldr	r3, [r4, #0]
 8003800:	079b      	lsls	r3, r3, #30
 8003802:	d413      	bmi.n	800382c <_printf_i+0x22c>
 8003804:	68e0      	ldr	r0, [r4, #12]
 8003806:	9b03      	ldr	r3, [sp, #12]
 8003808:	4298      	cmp	r0, r3
 800380a:	bfb8      	it	lt
 800380c:	4618      	movlt	r0, r3
 800380e:	e7a6      	b.n	800375e <_printf_i+0x15e>
 8003810:	2301      	movs	r3, #1
 8003812:	4632      	mov	r2, r6
 8003814:	4649      	mov	r1, r9
 8003816:	4640      	mov	r0, r8
 8003818:	47d0      	blx	sl
 800381a:	3001      	adds	r0, #1
 800381c:	d09d      	beq.n	800375a <_printf_i+0x15a>
 800381e:	3501      	adds	r5, #1
 8003820:	68e3      	ldr	r3, [r4, #12]
 8003822:	9903      	ldr	r1, [sp, #12]
 8003824:	1a5b      	subs	r3, r3, r1
 8003826:	42ab      	cmp	r3, r5
 8003828:	dcf2      	bgt.n	8003810 <_printf_i+0x210>
 800382a:	e7eb      	b.n	8003804 <_printf_i+0x204>
 800382c:	2500      	movs	r5, #0
 800382e:	f104 0619 	add.w	r6, r4, #25
 8003832:	e7f5      	b.n	8003820 <_printf_i+0x220>
 8003834:	08003c3d 	.word	0x08003c3d
 8003838:	08003c4e 	.word	0x08003c4e

0800383c <__sflush_r>:
 800383c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003844:	0716      	lsls	r6, r2, #28
 8003846:	4605      	mov	r5, r0
 8003848:	460c      	mov	r4, r1
 800384a:	d454      	bmi.n	80038f6 <__sflush_r+0xba>
 800384c:	684b      	ldr	r3, [r1, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	dc02      	bgt.n	8003858 <__sflush_r+0x1c>
 8003852:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003854:	2b00      	cmp	r3, #0
 8003856:	dd48      	ble.n	80038ea <__sflush_r+0xae>
 8003858:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800385a:	2e00      	cmp	r6, #0
 800385c:	d045      	beq.n	80038ea <__sflush_r+0xae>
 800385e:	2300      	movs	r3, #0
 8003860:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003864:	682f      	ldr	r7, [r5, #0]
 8003866:	6a21      	ldr	r1, [r4, #32]
 8003868:	602b      	str	r3, [r5, #0]
 800386a:	d030      	beq.n	80038ce <__sflush_r+0x92>
 800386c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800386e:	89a3      	ldrh	r3, [r4, #12]
 8003870:	0759      	lsls	r1, r3, #29
 8003872:	d505      	bpl.n	8003880 <__sflush_r+0x44>
 8003874:	6863      	ldr	r3, [r4, #4]
 8003876:	1ad2      	subs	r2, r2, r3
 8003878:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800387a:	b10b      	cbz	r3, 8003880 <__sflush_r+0x44>
 800387c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800387e:	1ad2      	subs	r2, r2, r3
 8003880:	2300      	movs	r3, #0
 8003882:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003884:	6a21      	ldr	r1, [r4, #32]
 8003886:	4628      	mov	r0, r5
 8003888:	47b0      	blx	r6
 800388a:	1c43      	adds	r3, r0, #1
 800388c:	89a3      	ldrh	r3, [r4, #12]
 800388e:	d106      	bne.n	800389e <__sflush_r+0x62>
 8003890:	6829      	ldr	r1, [r5, #0]
 8003892:	291d      	cmp	r1, #29
 8003894:	d82b      	bhi.n	80038ee <__sflush_r+0xb2>
 8003896:	4a2a      	ldr	r2, [pc, #168]	@ (8003940 <__sflush_r+0x104>)
 8003898:	40ca      	lsrs	r2, r1
 800389a:	07d6      	lsls	r6, r2, #31
 800389c:	d527      	bpl.n	80038ee <__sflush_r+0xb2>
 800389e:	2200      	movs	r2, #0
 80038a0:	6062      	str	r2, [r4, #4]
 80038a2:	04d9      	lsls	r1, r3, #19
 80038a4:	6922      	ldr	r2, [r4, #16]
 80038a6:	6022      	str	r2, [r4, #0]
 80038a8:	d504      	bpl.n	80038b4 <__sflush_r+0x78>
 80038aa:	1c42      	adds	r2, r0, #1
 80038ac:	d101      	bne.n	80038b2 <__sflush_r+0x76>
 80038ae:	682b      	ldr	r3, [r5, #0]
 80038b0:	b903      	cbnz	r3, 80038b4 <__sflush_r+0x78>
 80038b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80038b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038b6:	602f      	str	r7, [r5, #0]
 80038b8:	b1b9      	cbz	r1, 80038ea <__sflush_r+0xae>
 80038ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038be:	4299      	cmp	r1, r3
 80038c0:	d002      	beq.n	80038c8 <__sflush_r+0x8c>
 80038c2:	4628      	mov	r0, r5
 80038c4:	f7ff fbf4 	bl	80030b0 <_free_r>
 80038c8:	2300      	movs	r3, #0
 80038ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80038cc:	e00d      	b.n	80038ea <__sflush_r+0xae>
 80038ce:	2301      	movs	r3, #1
 80038d0:	4628      	mov	r0, r5
 80038d2:	47b0      	blx	r6
 80038d4:	4602      	mov	r2, r0
 80038d6:	1c50      	adds	r0, r2, #1
 80038d8:	d1c9      	bne.n	800386e <__sflush_r+0x32>
 80038da:	682b      	ldr	r3, [r5, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d0c6      	beq.n	800386e <__sflush_r+0x32>
 80038e0:	2b1d      	cmp	r3, #29
 80038e2:	d001      	beq.n	80038e8 <__sflush_r+0xac>
 80038e4:	2b16      	cmp	r3, #22
 80038e6:	d11e      	bne.n	8003926 <__sflush_r+0xea>
 80038e8:	602f      	str	r7, [r5, #0]
 80038ea:	2000      	movs	r0, #0
 80038ec:	e022      	b.n	8003934 <__sflush_r+0xf8>
 80038ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038f2:	b21b      	sxth	r3, r3
 80038f4:	e01b      	b.n	800392e <__sflush_r+0xf2>
 80038f6:	690f      	ldr	r7, [r1, #16]
 80038f8:	2f00      	cmp	r7, #0
 80038fa:	d0f6      	beq.n	80038ea <__sflush_r+0xae>
 80038fc:	0793      	lsls	r3, r2, #30
 80038fe:	680e      	ldr	r6, [r1, #0]
 8003900:	bf08      	it	eq
 8003902:	694b      	ldreq	r3, [r1, #20]
 8003904:	600f      	str	r7, [r1, #0]
 8003906:	bf18      	it	ne
 8003908:	2300      	movne	r3, #0
 800390a:	eba6 0807 	sub.w	r8, r6, r7
 800390e:	608b      	str	r3, [r1, #8]
 8003910:	f1b8 0f00 	cmp.w	r8, #0
 8003914:	dde9      	ble.n	80038ea <__sflush_r+0xae>
 8003916:	6a21      	ldr	r1, [r4, #32]
 8003918:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800391a:	4643      	mov	r3, r8
 800391c:	463a      	mov	r2, r7
 800391e:	4628      	mov	r0, r5
 8003920:	47b0      	blx	r6
 8003922:	2800      	cmp	r0, #0
 8003924:	dc08      	bgt.n	8003938 <__sflush_r+0xfc>
 8003926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800392a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800392e:	81a3      	strh	r3, [r4, #12]
 8003930:	f04f 30ff 	mov.w	r0, #4294967295
 8003934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003938:	4407      	add	r7, r0
 800393a:	eba8 0800 	sub.w	r8, r8, r0
 800393e:	e7e7      	b.n	8003910 <__sflush_r+0xd4>
 8003940:	20400001 	.word	0x20400001

08003944 <_fflush_r>:
 8003944:	b538      	push	{r3, r4, r5, lr}
 8003946:	690b      	ldr	r3, [r1, #16]
 8003948:	4605      	mov	r5, r0
 800394a:	460c      	mov	r4, r1
 800394c:	b913      	cbnz	r3, 8003954 <_fflush_r+0x10>
 800394e:	2500      	movs	r5, #0
 8003950:	4628      	mov	r0, r5
 8003952:	bd38      	pop	{r3, r4, r5, pc}
 8003954:	b118      	cbz	r0, 800395e <_fflush_r+0x1a>
 8003956:	6a03      	ldr	r3, [r0, #32]
 8003958:	b90b      	cbnz	r3, 800395e <_fflush_r+0x1a>
 800395a:	f7ff faa7 	bl	8002eac <__sinit>
 800395e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d0f3      	beq.n	800394e <_fflush_r+0xa>
 8003966:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003968:	07d0      	lsls	r0, r2, #31
 800396a:	d404      	bmi.n	8003976 <_fflush_r+0x32>
 800396c:	0599      	lsls	r1, r3, #22
 800396e:	d402      	bmi.n	8003976 <_fflush_r+0x32>
 8003970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003972:	f7ff fb9a 	bl	80030aa <__retarget_lock_acquire_recursive>
 8003976:	4628      	mov	r0, r5
 8003978:	4621      	mov	r1, r4
 800397a:	f7ff ff5f 	bl	800383c <__sflush_r>
 800397e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003980:	07da      	lsls	r2, r3, #31
 8003982:	4605      	mov	r5, r0
 8003984:	d4e4      	bmi.n	8003950 <_fflush_r+0xc>
 8003986:	89a3      	ldrh	r3, [r4, #12]
 8003988:	059b      	lsls	r3, r3, #22
 800398a:	d4e1      	bmi.n	8003950 <_fflush_r+0xc>
 800398c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800398e:	f7ff fb8d 	bl	80030ac <__retarget_lock_release_recursive>
 8003992:	e7dd      	b.n	8003950 <_fflush_r+0xc>

08003994 <__swbuf_r>:
 8003994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003996:	460e      	mov	r6, r1
 8003998:	4614      	mov	r4, r2
 800399a:	4605      	mov	r5, r0
 800399c:	b118      	cbz	r0, 80039a6 <__swbuf_r+0x12>
 800399e:	6a03      	ldr	r3, [r0, #32]
 80039a0:	b90b      	cbnz	r3, 80039a6 <__swbuf_r+0x12>
 80039a2:	f7ff fa83 	bl	8002eac <__sinit>
 80039a6:	69a3      	ldr	r3, [r4, #24]
 80039a8:	60a3      	str	r3, [r4, #8]
 80039aa:	89a3      	ldrh	r3, [r4, #12]
 80039ac:	071a      	lsls	r2, r3, #28
 80039ae:	d501      	bpl.n	80039b4 <__swbuf_r+0x20>
 80039b0:	6923      	ldr	r3, [r4, #16]
 80039b2:	b943      	cbnz	r3, 80039c6 <__swbuf_r+0x32>
 80039b4:	4621      	mov	r1, r4
 80039b6:	4628      	mov	r0, r5
 80039b8:	f000 f82a 	bl	8003a10 <__swsetup_r>
 80039bc:	b118      	cbz	r0, 80039c6 <__swbuf_r+0x32>
 80039be:	f04f 37ff 	mov.w	r7, #4294967295
 80039c2:	4638      	mov	r0, r7
 80039c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c6:	6823      	ldr	r3, [r4, #0]
 80039c8:	6922      	ldr	r2, [r4, #16]
 80039ca:	1a98      	subs	r0, r3, r2
 80039cc:	6963      	ldr	r3, [r4, #20]
 80039ce:	b2f6      	uxtb	r6, r6
 80039d0:	4283      	cmp	r3, r0
 80039d2:	4637      	mov	r7, r6
 80039d4:	dc05      	bgt.n	80039e2 <__swbuf_r+0x4e>
 80039d6:	4621      	mov	r1, r4
 80039d8:	4628      	mov	r0, r5
 80039da:	f7ff ffb3 	bl	8003944 <_fflush_r>
 80039de:	2800      	cmp	r0, #0
 80039e0:	d1ed      	bne.n	80039be <__swbuf_r+0x2a>
 80039e2:	68a3      	ldr	r3, [r4, #8]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	60a3      	str	r3, [r4, #8]
 80039e8:	6823      	ldr	r3, [r4, #0]
 80039ea:	1c5a      	adds	r2, r3, #1
 80039ec:	6022      	str	r2, [r4, #0]
 80039ee:	701e      	strb	r6, [r3, #0]
 80039f0:	6962      	ldr	r2, [r4, #20]
 80039f2:	1c43      	adds	r3, r0, #1
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d004      	beq.n	8003a02 <__swbuf_r+0x6e>
 80039f8:	89a3      	ldrh	r3, [r4, #12]
 80039fa:	07db      	lsls	r3, r3, #31
 80039fc:	d5e1      	bpl.n	80039c2 <__swbuf_r+0x2e>
 80039fe:	2e0a      	cmp	r6, #10
 8003a00:	d1df      	bne.n	80039c2 <__swbuf_r+0x2e>
 8003a02:	4621      	mov	r1, r4
 8003a04:	4628      	mov	r0, r5
 8003a06:	f7ff ff9d 	bl	8003944 <_fflush_r>
 8003a0a:	2800      	cmp	r0, #0
 8003a0c:	d0d9      	beq.n	80039c2 <__swbuf_r+0x2e>
 8003a0e:	e7d6      	b.n	80039be <__swbuf_r+0x2a>

08003a10 <__swsetup_r>:
 8003a10:	b538      	push	{r3, r4, r5, lr}
 8003a12:	4b29      	ldr	r3, [pc, #164]	@ (8003ab8 <__swsetup_r+0xa8>)
 8003a14:	4605      	mov	r5, r0
 8003a16:	6818      	ldr	r0, [r3, #0]
 8003a18:	460c      	mov	r4, r1
 8003a1a:	b118      	cbz	r0, 8003a24 <__swsetup_r+0x14>
 8003a1c:	6a03      	ldr	r3, [r0, #32]
 8003a1e:	b90b      	cbnz	r3, 8003a24 <__swsetup_r+0x14>
 8003a20:	f7ff fa44 	bl	8002eac <__sinit>
 8003a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a28:	0719      	lsls	r1, r3, #28
 8003a2a:	d422      	bmi.n	8003a72 <__swsetup_r+0x62>
 8003a2c:	06da      	lsls	r2, r3, #27
 8003a2e:	d407      	bmi.n	8003a40 <__swsetup_r+0x30>
 8003a30:	2209      	movs	r2, #9
 8003a32:	602a      	str	r2, [r5, #0]
 8003a34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a38:	81a3      	strh	r3, [r4, #12]
 8003a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a3e:	e033      	b.n	8003aa8 <__swsetup_r+0x98>
 8003a40:	0758      	lsls	r0, r3, #29
 8003a42:	d512      	bpl.n	8003a6a <__swsetup_r+0x5a>
 8003a44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a46:	b141      	cbz	r1, 8003a5a <__swsetup_r+0x4a>
 8003a48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a4c:	4299      	cmp	r1, r3
 8003a4e:	d002      	beq.n	8003a56 <__swsetup_r+0x46>
 8003a50:	4628      	mov	r0, r5
 8003a52:	f7ff fb2d 	bl	80030b0 <_free_r>
 8003a56:	2300      	movs	r3, #0
 8003a58:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a5a:	89a3      	ldrh	r3, [r4, #12]
 8003a5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003a60:	81a3      	strh	r3, [r4, #12]
 8003a62:	2300      	movs	r3, #0
 8003a64:	6063      	str	r3, [r4, #4]
 8003a66:	6923      	ldr	r3, [r4, #16]
 8003a68:	6023      	str	r3, [r4, #0]
 8003a6a:	89a3      	ldrh	r3, [r4, #12]
 8003a6c:	f043 0308 	orr.w	r3, r3, #8
 8003a70:	81a3      	strh	r3, [r4, #12]
 8003a72:	6923      	ldr	r3, [r4, #16]
 8003a74:	b94b      	cbnz	r3, 8003a8a <__swsetup_r+0x7a>
 8003a76:	89a3      	ldrh	r3, [r4, #12]
 8003a78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a80:	d003      	beq.n	8003a8a <__swsetup_r+0x7a>
 8003a82:	4621      	mov	r1, r4
 8003a84:	4628      	mov	r0, r5
 8003a86:	f000 f84f 	bl	8003b28 <__smakebuf_r>
 8003a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a8e:	f013 0201 	ands.w	r2, r3, #1
 8003a92:	d00a      	beq.n	8003aaa <__swsetup_r+0x9a>
 8003a94:	2200      	movs	r2, #0
 8003a96:	60a2      	str	r2, [r4, #8]
 8003a98:	6962      	ldr	r2, [r4, #20]
 8003a9a:	4252      	negs	r2, r2
 8003a9c:	61a2      	str	r2, [r4, #24]
 8003a9e:	6922      	ldr	r2, [r4, #16]
 8003aa0:	b942      	cbnz	r2, 8003ab4 <__swsetup_r+0xa4>
 8003aa2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003aa6:	d1c5      	bne.n	8003a34 <__swsetup_r+0x24>
 8003aa8:	bd38      	pop	{r3, r4, r5, pc}
 8003aaa:	0799      	lsls	r1, r3, #30
 8003aac:	bf58      	it	pl
 8003aae:	6962      	ldrpl	r2, [r4, #20]
 8003ab0:	60a2      	str	r2, [r4, #8]
 8003ab2:	e7f4      	b.n	8003a9e <__swsetup_r+0x8e>
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	e7f7      	b.n	8003aa8 <__swsetup_r+0x98>
 8003ab8:	20000018 	.word	0x20000018

08003abc <_sbrk_r>:
 8003abc:	b538      	push	{r3, r4, r5, lr}
 8003abe:	4d06      	ldr	r5, [pc, #24]	@ (8003ad8 <_sbrk_r+0x1c>)
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	4604      	mov	r4, r0
 8003ac4:	4608      	mov	r0, r1
 8003ac6:	602b      	str	r3, [r5, #0]
 8003ac8:	f7fc ffa2 	bl	8000a10 <_sbrk>
 8003acc:	1c43      	adds	r3, r0, #1
 8003ace:	d102      	bne.n	8003ad6 <_sbrk_r+0x1a>
 8003ad0:	682b      	ldr	r3, [r5, #0]
 8003ad2:	b103      	cbz	r3, 8003ad6 <_sbrk_r+0x1a>
 8003ad4:	6023      	str	r3, [r4, #0]
 8003ad6:	bd38      	pop	{r3, r4, r5, pc}
 8003ad8:	200002ec 	.word	0x200002ec

08003adc <__swhatbuf_r>:
 8003adc:	b570      	push	{r4, r5, r6, lr}
 8003ade:	460c      	mov	r4, r1
 8003ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ae4:	2900      	cmp	r1, #0
 8003ae6:	b096      	sub	sp, #88	@ 0x58
 8003ae8:	4615      	mov	r5, r2
 8003aea:	461e      	mov	r6, r3
 8003aec:	da0d      	bge.n	8003b0a <__swhatbuf_r+0x2e>
 8003aee:	89a3      	ldrh	r3, [r4, #12]
 8003af0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003af4:	f04f 0100 	mov.w	r1, #0
 8003af8:	bf14      	ite	ne
 8003afa:	2340      	movne	r3, #64	@ 0x40
 8003afc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003b00:	2000      	movs	r0, #0
 8003b02:	6031      	str	r1, [r6, #0]
 8003b04:	602b      	str	r3, [r5, #0]
 8003b06:	b016      	add	sp, #88	@ 0x58
 8003b08:	bd70      	pop	{r4, r5, r6, pc}
 8003b0a:	466a      	mov	r2, sp
 8003b0c:	f000 f848 	bl	8003ba0 <_fstat_r>
 8003b10:	2800      	cmp	r0, #0
 8003b12:	dbec      	blt.n	8003aee <__swhatbuf_r+0x12>
 8003b14:	9901      	ldr	r1, [sp, #4]
 8003b16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003b1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003b1e:	4259      	negs	r1, r3
 8003b20:	4159      	adcs	r1, r3
 8003b22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b26:	e7eb      	b.n	8003b00 <__swhatbuf_r+0x24>

08003b28 <__smakebuf_r>:
 8003b28:	898b      	ldrh	r3, [r1, #12]
 8003b2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b2c:	079d      	lsls	r5, r3, #30
 8003b2e:	4606      	mov	r6, r0
 8003b30:	460c      	mov	r4, r1
 8003b32:	d507      	bpl.n	8003b44 <__smakebuf_r+0x1c>
 8003b34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003b38:	6023      	str	r3, [r4, #0]
 8003b3a:	6123      	str	r3, [r4, #16]
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	6163      	str	r3, [r4, #20]
 8003b40:	b003      	add	sp, #12
 8003b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b44:	ab01      	add	r3, sp, #4
 8003b46:	466a      	mov	r2, sp
 8003b48:	f7ff ffc8 	bl	8003adc <__swhatbuf_r>
 8003b4c:	9f00      	ldr	r7, [sp, #0]
 8003b4e:	4605      	mov	r5, r0
 8003b50:	4639      	mov	r1, r7
 8003b52:	4630      	mov	r0, r6
 8003b54:	f7ff fb18 	bl	8003188 <_malloc_r>
 8003b58:	b948      	cbnz	r0, 8003b6e <__smakebuf_r+0x46>
 8003b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b5e:	059a      	lsls	r2, r3, #22
 8003b60:	d4ee      	bmi.n	8003b40 <__smakebuf_r+0x18>
 8003b62:	f023 0303 	bic.w	r3, r3, #3
 8003b66:	f043 0302 	orr.w	r3, r3, #2
 8003b6a:	81a3      	strh	r3, [r4, #12]
 8003b6c:	e7e2      	b.n	8003b34 <__smakebuf_r+0xc>
 8003b6e:	89a3      	ldrh	r3, [r4, #12]
 8003b70:	6020      	str	r0, [r4, #0]
 8003b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b76:	81a3      	strh	r3, [r4, #12]
 8003b78:	9b01      	ldr	r3, [sp, #4]
 8003b7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003b7e:	b15b      	cbz	r3, 8003b98 <__smakebuf_r+0x70>
 8003b80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b84:	4630      	mov	r0, r6
 8003b86:	f000 f81d 	bl	8003bc4 <_isatty_r>
 8003b8a:	b128      	cbz	r0, 8003b98 <__smakebuf_r+0x70>
 8003b8c:	89a3      	ldrh	r3, [r4, #12]
 8003b8e:	f023 0303 	bic.w	r3, r3, #3
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	81a3      	strh	r3, [r4, #12]
 8003b98:	89a3      	ldrh	r3, [r4, #12]
 8003b9a:	431d      	orrs	r5, r3
 8003b9c:	81a5      	strh	r5, [r4, #12]
 8003b9e:	e7cf      	b.n	8003b40 <__smakebuf_r+0x18>

08003ba0 <_fstat_r>:
 8003ba0:	b538      	push	{r3, r4, r5, lr}
 8003ba2:	4d07      	ldr	r5, [pc, #28]	@ (8003bc0 <_fstat_r+0x20>)
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	4604      	mov	r4, r0
 8003ba8:	4608      	mov	r0, r1
 8003baa:	4611      	mov	r1, r2
 8003bac:	602b      	str	r3, [r5, #0]
 8003bae:	f7fc ff06 	bl	80009be <_fstat>
 8003bb2:	1c43      	adds	r3, r0, #1
 8003bb4:	d102      	bne.n	8003bbc <_fstat_r+0x1c>
 8003bb6:	682b      	ldr	r3, [r5, #0]
 8003bb8:	b103      	cbz	r3, 8003bbc <_fstat_r+0x1c>
 8003bba:	6023      	str	r3, [r4, #0]
 8003bbc:	bd38      	pop	{r3, r4, r5, pc}
 8003bbe:	bf00      	nop
 8003bc0:	200002ec 	.word	0x200002ec

08003bc4 <_isatty_r>:
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	4d06      	ldr	r5, [pc, #24]	@ (8003be0 <_isatty_r+0x1c>)
 8003bc8:	2300      	movs	r3, #0
 8003bca:	4604      	mov	r4, r0
 8003bcc:	4608      	mov	r0, r1
 8003bce:	602b      	str	r3, [r5, #0]
 8003bd0:	f7fc ff05 	bl	80009de <_isatty>
 8003bd4:	1c43      	adds	r3, r0, #1
 8003bd6:	d102      	bne.n	8003bde <_isatty_r+0x1a>
 8003bd8:	682b      	ldr	r3, [r5, #0]
 8003bda:	b103      	cbz	r3, 8003bde <_isatty_r+0x1a>
 8003bdc:	6023      	str	r3, [r4, #0]
 8003bde:	bd38      	pop	{r3, r4, r5, pc}
 8003be0:	200002ec 	.word	0x200002ec

08003be4 <_init>:
 8003be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be6:	bf00      	nop
 8003be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bea:	bc08      	pop	{r3}
 8003bec:	469e      	mov	lr, r3
 8003bee:	4770      	bx	lr

08003bf0 <_fini>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	bf00      	nop
 8003bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf6:	bc08      	pop	{r3}
 8003bf8:	469e      	mov	lr, r3
 8003bfa:	4770      	bx	lr
