INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gio/OneDrive/Documents/School/Spring2026/ECE230/ECE230-lab04/class/maxterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxterm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gio/OneDrive/Documents/School/Spring2026/ECE230/ECE230-lab04/class/minterm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minterm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gio/OneDrive/Documents/School/Spring2026/ECE230/ECE230-lab04/class/naive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module naive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gio/OneDrive/Documents/School/Spring2026/ECE230/ECE230-lab04/class/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gio/OneDrive/Documents/School/Spring2026/ECE230/ECE230-lab04/class/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gio/OneDrive/Documents/School/Spring2026/ECE230/ECE230-lab04/lab_04/lab_04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
