// Seed: 2275446779
module module_0 (
    output uwire id_0,
    input tri1 id_1
    , id_11,
    output tri0 id_2,
    output tri1 id_3,
    input wor id_4
    , id_12,
    output tri id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    input uwire id_9
);
  assign id_5  = 1;
  assign id_11 = id_9;
  always id_11 = id_11;
  assign id_3 = 1;
  assign id_3 = id_4;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2
);
  wire id_4;
  assign id_0 = 1'b0;
  module_0(
      id_1, id_2, id_0, id_1, id_2, id_1, id_2, id_2, id_2, id_2
  );
endmodule
