
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035797                       # Number of seconds simulated
sim_ticks                                 35796728658                       # Number of ticks simulated
final_tick                               562763091843                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287459                       # Simulator instruction rate (inst/s)
host_op_rate                                   362477                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3114341                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903552                       # Number of bytes of host memory used
host_seconds                                 11494.16                       # Real time elapsed on the host
sim_insts                                  3304103209                       # Number of instructions simulated
sim_ops                                    4166368123                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1878912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       568192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       630144                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3083008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1318912                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1318912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4439                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4923                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24086                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10304                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10304                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52488372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15872735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17603396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86125412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50060                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36844484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36844484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36844484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52488372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15872735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17603396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              122969896                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85843475                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31090811                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268982                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2123979                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13093882                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137977                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3284627                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90060                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31218732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172408384                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31090811                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15422604                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37928316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389903                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6231578                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15292805                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       915736                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84597584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46669268     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335603      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689371      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551570      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1768463      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2287454      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654677      1.96%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          922442      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18718736     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84597584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362180                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008404                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32661879                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6042000                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36472127                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       244702                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9176874                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310710                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42432                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206129115                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82296                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9176874                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35054045                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1343341                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1179420                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268208                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3575694                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198824184                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29307                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483009                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112297                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          672                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278401377                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928160711                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928160711                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107705828                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40466                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22639                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9798219                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18539238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9427704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149389                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3359753                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188041692                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38895                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149377355                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287763                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64938707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198415857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5827                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84597584                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29211406     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18196366     21.51%     56.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12096817     14.30%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8846288     10.46%     80.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7577024      8.96%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948941      4.67%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3368639      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632968      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       719135      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84597584                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874231     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177712     14.47%     85.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176095     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124478005     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125787      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14834598      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7922431      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149377355                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740113                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228047                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008221                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384868103                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253019948                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145578107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150605402                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559077                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7305270                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2909                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          655                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2401928                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9176874                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         552302                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81144                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188080587                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       414751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18539238                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9427704                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22361                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          655                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2463812                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147007795                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13913434                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2369559                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21635408                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20737465                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7721974                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712510                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145674946                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145578107                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94863725                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267873174                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354137                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65272050                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2128447                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75420710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139454                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29183354     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20957454     27.79%     66.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8524332     11.30%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791900      6.35%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3928235      5.21%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1602364      2.12%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1905274      2.53%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       951163      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3576634      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75420710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3576634                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259925561                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385345705                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1245891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858435                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858435                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164911                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164911                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661338657                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201240799                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190185995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85843475                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32385514                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26440894                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2160491                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13765852                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12769343                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3356088                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95022                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33530123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175914768                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32385514                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16125431                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38155488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11270130                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4762108                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16333169                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       847056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85539528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47384040     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3143086      3.67%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4701831      5.50%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3248412      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2276968      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2216655      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1345107      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2857866      3.34%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18365563     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85539528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377262                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049250                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34469204                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4999086                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36447499                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       532175                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9091563                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5441714                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210742716                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9091563                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36413937                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         513188                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1696260                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34995536                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2829040                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204469150                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1181736                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       961576                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286841898                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    951783683                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    951783683                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176619159                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110222717                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36817                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17609                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8394377                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18753578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9587978                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       114025                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3147263                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190549225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35157                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152208490                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       301384                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63485196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194395176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85539528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30402587     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17079657     19.97%     55.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12566468     14.69%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8248498      9.64%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8243152      9.64%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3992482      4.67%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3537588      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       662911      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       806185      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85539528                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         829861     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164366     14.12%     85.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170015     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127325262     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1922492      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17547      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14966249      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7976940      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152208490                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773093                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1164242                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391422134                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254069967                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148017394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153372732                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       478769                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7276837                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6501                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2289598                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9091563                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         268937                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50590                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190584386                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       728177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18753578                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9587978                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17609                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42714                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          390                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1316476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2492391                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149435123                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13989260                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2773367                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21781582                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21240368                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7792322                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740786                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148080775                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148017394                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95919547                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272506578                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724271                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351990                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102691667                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126582314                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64002311                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2177885                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76447965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655797                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29072946     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21967582     28.74%     66.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8296558     10.85%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4650234      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3946745      5.16%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1764262      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1692265      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1149950      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3907423      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76447965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102691667                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126582314                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18775121                       # Number of memory references committed
system.switch_cpus1.commit.loads             11476741                       # Number of loads committed
system.switch_cpus1.commit.membars              17548                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18365671                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113956841                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2618152                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3907423                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263125167                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390266690                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102691667                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126582314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102691667                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835934                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835934                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196266                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196266                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671155240                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205917820                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193653480                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35096                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85843475                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31795770                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25937572                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2120943                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13409937                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12428845                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3427078                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94346                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31796764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174698175                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31795770                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15855923                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38797749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11276819                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5240027                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15680948                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1009745                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84964229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46166480     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2567164      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4796578      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4783821      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2968329      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2358261      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1475904      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1374426      1.62%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18473266     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84964229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370392                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035078                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33147625                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5181897                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37276783                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228477                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9129443                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5366451                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209573618                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1447                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9129443                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35547997                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1004622                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       879800                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35058425                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3343938                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202116163                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1389155                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1024058                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283810147                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942975199                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942975199                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175533920                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108276143                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35921                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17284                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9311015                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18689349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9549473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119885                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3578548                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190510421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151745444                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298833                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64392986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    197082715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84964229                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785992                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895856                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28913929     34.03%     34.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18458487     21.73%     55.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12393645     14.59%     70.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8003101      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8415774      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4081641      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3214295      3.78%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       733563      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       749794      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84964229                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         945883     72.63%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179266     13.76%     86.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177237     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126933954     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2039093      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17284      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14689910      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8065203      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151745444                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767699                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1302386                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008583                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    390056330                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254938334                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148283158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153047830                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       474394                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7246191                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2037                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2300219                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9129443                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         518129                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91044                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190544989                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       446675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18689349                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9549473                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17284                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          360                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1326178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2504302                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149751312                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14019347                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1994126                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21903607                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21231658                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7884260                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.744469                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148329356                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148283158                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94527633                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271251568                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.727367                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348487                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102230244                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125875749                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64669622                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2146623                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75834786                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149684                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28595252     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21317557     28.11%     65.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8851239     11.67%     77.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4421595      5.83%     83.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4416714      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1791822      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1800086      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       959721      1.27%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3680800      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75834786                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102230244                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125875749                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18692397                       # Number of memory references committed
system.switch_cpus2.commit.loads             11443150                       # Number of loads committed
system.switch_cpus2.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18168757                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113404547                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2596267                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3680800                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262699357                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390226088                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 879246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102230244                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125875749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102230244                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839707                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839707                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190891                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190891                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672727341                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205990314                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192540010                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34568                       # number of misc regfile writes
system.l2.replacements                          24087                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1453521                       # Total number of references to valid blocks.
system.l2.sampled_refs                          56855                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.565403                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           730.248398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.512959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5400.403459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.432352                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1971.968173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.633582                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2166.789596                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8689.980862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5958.800248                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7813.230370                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022285                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.164807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060180                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000355                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.066125                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.265197                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.181848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.238441                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        58046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29514                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34674                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  122234                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40144                       # number of Writeback hits
system.l2.Writeback_hits::total                 40144                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        58046                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29514                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34674                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122234                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        58046                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29514                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34674                       # number of overall hits
system.l2.overall_hits::total                  122234                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14679                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4439                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4923                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24086                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4923                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24086                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14679                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4439                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4923                       # number of overall misses
system.l2.overall_misses::total                 24086                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       605310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    751281079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       743974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    242237230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       582248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    272888633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1268338474                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       605310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    751281079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       743974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    242237230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       582248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    272888633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1268338474                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       605310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    751281079                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       743974                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    242237230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       582248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    272888633                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1268338474                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              146320                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40144                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40144                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72725                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33953                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               146320                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72725                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33953                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              146320                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.201843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.130740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.124328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.164612                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.201843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.130740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.124328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164612                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.201843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.130740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.124328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164612                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43236.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51180.671640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46498.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54570.225276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 38816.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55431.369693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52658.742589                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43236.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51180.671640                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46498.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54570.225276                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 38816.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55431.369693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52658.742589                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43236.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51180.671640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46498.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54570.225276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 38816.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55431.369693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52658.742589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10304                       # number of writebacks
system.l2.writebacks::total                     10304                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14679                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4923                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24086                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24086                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24086                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       526672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    666202786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       653009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    216572610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       495247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    244473927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1128924251                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       526672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    666202786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       653009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    216572610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       495247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    244473927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1128924251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       526672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    666202786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       653009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    216572610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       495247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    244473927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1128924251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.124328                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.164612                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.201843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.130740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.124328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.201843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.130740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.124328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164612                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37619.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45384.752776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40813.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48788.603289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33016.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49659.542352                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46870.557627                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37619.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45384.752776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40813.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48788.603289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33016.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49659.542352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46870.557627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37619.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45384.752776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40813.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48788.603289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33016.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49659.542352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46870.557627                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995740                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015300406                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042857.959759                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995740                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15292789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15292789                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15292789                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15292789                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15292789                       # number of overall hits
system.cpu0.icache.overall_hits::total       15292789                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       767551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       767551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       767551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       767551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       767551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       767551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15292805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15292805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15292805                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15292805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15292805                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15292805                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47971.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47971.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47971.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47971.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47971.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47971.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       649650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       649650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       649650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       649650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       649650                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       649650                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46403.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46403.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46403.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46403.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46403.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46403.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72725                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562469                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72981                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.102424                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511562                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488438                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570778                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570778                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21968                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21968                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17563483                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17563483                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17563483                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17563483                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154504                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154504                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154504                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154504                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154504                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4681627122                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4681627122                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4681627122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4681627122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4681627122                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4681627122                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717987                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717987                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717987                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717987                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014406                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014406                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008720                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008720                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008720                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008720                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30301.009178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30301.009178                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30301.009178                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30301.009178                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30301.009178                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30301.009178                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20962                       # number of writebacks
system.cpu0.dcache.writebacks::total            20962                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81779                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81779                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81779                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81779                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72725                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72725                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72725                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72725                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72725                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72725                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1254414267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1254414267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1254414267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1254414267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1254414267                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1254414267                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17248.735194                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17248.735194                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17248.735194                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17248.735194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17248.735194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17248.735194                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996685                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017629437                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202661.119048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996685                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16333151                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16333151                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16333151                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16333151                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16333151                       # number of overall hits
system.cpu1.icache.overall_hits::total       16333151                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       926505                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       926505                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       926505                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       926505                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       926505                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       926505                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16333169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16333169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16333169                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16333169                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16333169                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16333169                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51472.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51472.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51472.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51472.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51472.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51472.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       776003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       776003                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       776003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       776003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       776003                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       776003                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48500.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48500.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48500.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48500.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48500.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48500.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33953                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164315403                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34209                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4803.279926                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.081839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.918161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902663                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097337                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10647469                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10647469                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7263285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7263285                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17578                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17578                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17548                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17548                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17910754                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17910754                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17910754                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17910754                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69173                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69173                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69173                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69173                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1796460854                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1796460854                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1796460854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1796460854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1796460854                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1796460854                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10716642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10716642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7263285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7263285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17548                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17979927                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17979927                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17979927                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17979927                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006455                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006455                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003847                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003847                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003847                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003847                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25970.549983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25970.549983                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25970.549983                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25970.549983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25970.549983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25970.549983                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9809                       # number of writebacks
system.cpu1.dcache.writebacks::total             9809                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35220                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35220                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35220                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33953                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33953                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33953                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33953                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33953                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33953                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    499567989                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    499567989                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    499567989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    499567989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    499567989                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    499567989                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14713.515418                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14713.515418                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14713.515418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14713.515418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14713.515418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14713.515418                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.997059                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013581239                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2184442.325431                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997059                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15680930                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15680930                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15680930                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15680930                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15680930                       # number of overall hits
system.cpu2.icache.overall_hits::total       15680930                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       746646                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       746646                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       746646                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       746646                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       746646                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       746646                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15680948                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15680948                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15680948                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15680948                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15680948                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15680948                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 41480.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41480.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 41480.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41480.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 41480.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41480.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       597918                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       597918                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       597918                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       597918                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       597918                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       597918                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39861.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39861.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 39861.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39861.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 39861.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39861.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39596                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169276212                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39852                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4247.621500                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.760602                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.239398                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905315                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094685                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10698709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10698709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7215237                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7215237                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17284                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17284                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17284                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17284                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17913946                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17913946                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17913946                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17913946                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103270                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103270                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103270                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103270                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103270                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103270                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3187561460                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3187561460                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3187561460                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3187561460                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3187561460                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3187561460                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10801979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10801979                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7215237                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7215237                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18017216                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18017216                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18017216                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18017216                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009560                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009560                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005732                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005732                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005732                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005732                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30866.287015                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30866.287015                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30866.287015                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30866.287015                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30866.287015                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30866.287015                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9373                       # number of writebacks
system.cpu2.dcache.writebacks::total             9373                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63673                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63673                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63673                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63673                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63673                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39597                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39597                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39597                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    526116056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    526116056                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    526116056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    526116056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    526116056                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    526116056                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13286.765563                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13286.765563                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13286.765563                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13286.765563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13286.765563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13286.765563                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
