v 20081221 2
N 44400 48900 44400 49500 4
C 45400 41600 1 0 0 gnd-1.sym
N 45500 41900 45500 42300 4
C 54500 41000 1 0 0 cy62128.sym
{
T 54800 48100 5 10 1 1 0 0 1
refdes=U7
T 54700 46700 5 10 0 0 0 0 1
device=CY68128
T 54700 47300 5 10 0 0 0 0 1
footprint=TSOP32A
}
N 57700 47600 58000 47600 4
{
T 58100 47600 5 8 1 1 0 1 1
netname=ram_d0
}
N 57700 47300 58000 47300 4
{
T 58100 47300 5 8 1 1 0 1 1
netname=ram_d1
}
N 58000 47000 57700 47000 4
{
T 58100 47000 5 8 1 1 0 1 1
netname=ram_d2
}
N 57700 46700 58000 46700 4
{
T 58100 46700 5 8 1 1 0 1 1
netname=ram_d3
}
N 58000 46400 57700 46400 4
{
T 58100 46400 5 8 1 1 0 1 1
netname=ram_d4
}
N 57700 46100 58000 46100 4
{
T 58100 46100 5 8 1 1 0 1 1
netname=ram_d5
}
N 58000 45800 57700 45800 4
{
T 58100 45800 5 8 1 1 0 1 1
netname=ram_d6
}
N 57700 45500 58000 45500 4
{
T 58100 45500 5 8 1 1 0 1 1
netname=ram_d7
}
C 42400 42300 1 0 0 xc2c64a.sym
{
T 42700 48700 5 10 1 1 0 0 1
refdes=U8
T 42700 49300 5 10 0 0 0 0 1
device=XC2C64A
T 42700 49900 5 10 0 0 0 0 1
footprint=TQFP44_10
}
N 44900 48900 44900 49200 4
N 44900 49200 45400 49200 4
N 45400 49500 45400 48900 4
N 43900 48900 43900 49500 4
N 45200 42300 45200 42100 4
N 45800 42100 45800 42300 4
N 45800 42100 45500 42100 4
N 45500 42100 45200 42100 4
N 54500 46500 54100 46500 4
{
T 54000 46500 5 8 1 1 0 7 1
netname=ram_a0
}
N 54500 46200 54100 46200 4
{
T 54000 46200 5 8 1 1 0 7 1
netname=ram_a1
}
N 54500 45900 54100 45900 4
{
T 54000 45900 5 8 1 1 0 7 1
netname=ram_a2
}
N 54500 45600 54100 45600 4
{
T 54000 45600 5 8 1 1 0 7 1
netname=ram_a3
}
N 54500 45300 54100 45300 4
{
T 54000 45300 5 8 1 1 0 7 1
netname=ram_a4
}
N 54500 45000 54100 45000 4
{
T 54000 45000 5 8 1 1 0 7 1
netname=ram_a5
}
N 54500 44700 54100 44700 4
{
T 54000 44700 5 8 1 1 0 7 1
netname=ram_a6
}
N 54500 44400 54100 44400 4
{
T 54000 44400 5 8 1 1 0 7 1
netname=ram_a7
}
N 54500 44100 54100 44100 4
{
T 54000 44100 5 8 1 1 0 7 1
netname=ram_a8
}
N 54500 43800 54100 43800 4
{
T 54000 43800 5 8 1 1 0 7 1
netname=ram_a9
}
N 54500 43500 54100 43500 4
{
T 54000 43500 5 8 1 1 0 7 1
netname=ram_a10
}
N 54500 43200 54100 43200 4
{
T 54000 43200 5 8 1 1 0 7 1
netname=ram_a11
}
N 54500 42900 54100 42900 4
{
T 54000 42900 5 8 1 1 0 7 1
netname=ram_a12
}
N 54500 42600 54100 42600 4
{
T 54000 42600 5 8 1 1 0 7 1
netname=ram_a13
}
N 54500 42300 54100 42300 4
{
T 54000 42300 5 8 1 1 0 7 1
netname=ram_a14
}
N 54500 42000 54100 42000 4
{
T 54000 42000 5 8 1 1 0 7 1
netname=ram_a15
}
N 54500 41700 54100 41700 4
{
T 54000 41700 5 8 1 1 0 7 1
netname=ram_a16
}
N 46800 47500 47200 47500 4
{
T 47300 47500 5 8 1 1 180 7 1
netname=ram_a0
}
N 46800 47200 47200 47200 4
{
T 47300 47200 5 8 1 1 180 7 1
netname=ram_a1
}
N 46800 46900 47200 46900 4
{
T 47300 46900 5 8 1 1 180 7 1
netname=ram_a2
}
N 46800 46600 47200 46600 4
{
T 47300 46600 5 8 1 1 180 7 1
netname=ram_a3
}
N 46800 46300 47200 46300 4
{
T 47300 46300 5 8 1 1 0 1 1
netname=ram_a4
}
N 46800 46000 47200 46000 4
{
T 47300 46000 5 8 1 1 0 1 1
netname=ram_a5
}
N 46800 45700 47200 45700 4
{
T 47300 45700 5 8 1 1 0 1 1
netname=ram_a6
}
N 46800 45400 47200 45400 4
{
T 47300 45400 5 8 1 1 0 1 1
netname=ram_a7
}
N 46800 43600 47200 43600 4
{
T 47300 43600 5 8 1 1 180 7 1
netname=ram_a8
}
N 46800 43900 47200 43900 4
{
T 47300 43900 5 8 1 1 180 7 1
netname=ram_a9
}
N 46800 47800 47200 47800 4
{
T 47300 47800 5 8 1 1 0 1 1
netname=ram_a10
}
N 46800 44200 47200 44200 4
{
T 47300 44200 5 8 1 1 180 7 1
netname=ram_a11
}
N 46800 45100 47200 45100 4
{
T 47300 45100 5 8 1 1 0 1 1
netname=ram_a12
}
N 46800 43300 47200 43300 4
{
T 47300 43300 5 8 1 1 180 7 1
netname=ram_a13
}
N 46800 44800 47200 44800 4
{
T 47300 44800 5 8 1 1 0 1 1
netname=ram_a14
}
N 46800 43000 47200 43000 4
{
T 47300 43000 5 8 1 1 180 7 1
netname=ram_a15
}
N 46800 44500 47200 44500 4
{
T 47300 44500 5 8 1 1 0 1 1
netname=ram_a16
}
N 54500 47100 52200 47100 4
{
T 52100 47100 5 8 1 1 0 7 1
netname=ram_wen
}
N 52200 46800 54500 46800 4
{
T 52100 46800 5 8 1 1 0 7 1
netname=ram_oen
}
N 43100 42300 43100 42200 4
N 43100 42200 42500 42200 4
{
T 42400 42200 5 8 1 1 0 7 1
netname=TCK
}
N 42500 42000 43500 42000 4
{
T 42400 42000 5 8 1 1 0 7 1
netname=TDI
}
N 43500 42000 43500 42300 4
N 43900 42300 43900 41800 4
N 43900 41800 42500 41800 4
{
T 42400 41800 5 8 1 1 0 7 1
netname=TDO
}
N 42500 41600 44300 41600 4
{
T 42400 41600 5 8 1 1 0 7 1
netname=TMS
}
N 44300 41600 44300 42300 4
N 54500 47700 52200 47700 4
{
T 52100 47700 5 8 1 1 0 7 1
netname=ram_cen
}
C 44200 49500 1 0 0 generic-supply-1.sym
{
T 44400 49750 5 10 0 1 0 3 1
net=1V8:1
T 44600 50600 5 10 0 0 0 0 1
footprint=none
T 44600 50400 5 10 0 0 0 0 1
device=PWR
T 44400 49800 5 10 1 1 0 4 1
netname=1.8V
}
C 43700 49500 1 0 0 generic-supply-1.sym
{
T 43900 49750 5 10 0 1 0 3 1
net=3V3:1
T 44100 50600 5 10 0 0 0 0 1
footprint=none
T 44100 50400 5 10 0 0 0 0 1
device=PWR
T 43900 49800 5 10 1 1 0 4 1
netname=3.3V
}
C 45200 49500 1 0 0 generic-supply-1.sym
{
T 45400 49750 5 10 0 1 0 3 1
net=3V3:1
T 45600 50600 5 10 0 0 0 0 1
footprint=none
T 45600 50400 5 10 0 0 0 0 1
device=PWR
T 45400 49800 5 10 1 1 0 4 1
netname=3.3V
}
C 53200 48100 1 90 0 resistor-1.sym
{
T 52800 48400 5 10 0 0 90 0 1
device=RESISTOR
T 53000 48200 5 10 1 1 90 6 1
refdes=R9
T 53000 48800 5 10 1 1 90 0 1
value=4.7k
T 53200 48100 5 10 0 0 0 0 1
footprint=0402
}
C 52800 48100 1 90 0 resistor-1.sym
{
T 52400 48400 5 10 0 0 90 0 1
device=RESISTOR
T 52600 48200 5 10 1 1 90 6 1
refdes=R10
T 52600 48800 5 10 1 1 90 0 1
value=4.7k
T 52800 48100 5 10 0 0 0 0 1
footprint=0402
}
N 53100 47100 53100 48100 4
N 52700 46800 52700 48100 4
N 52700 49400 53500 49400 4
N 52700 49400 52700 49000 4
C 55900 49600 1 0 0 generic-supply-1.sym
{
T 56100 49850 5 10 0 1 0 3 1
net=3V3:1
T 56300 50700 5 10 0 0 0 0 1
footprint=none
T 56300 50500 5 10 0 0 0 0 1
device=PWR
T 56100 49900 5 10 1 1 0 4 1
netname=3.3V
}
N 53100 49000 53100 49400 4
N 54500 47400 53900 47400 4
C 53600 48100 1 90 0 resistor-1.sym
{
T 53200 48400 5 10 0 0 90 0 1
device=RESISTOR
T 53400 48200 5 10 1 1 90 6 1
refdes=R11
T 53400 48800 5 10 1 1 90 0 1
value=4.7k
T 53600 48100 5 10 0 0 0 0 1
footprint=0402
}
N 53500 48100 53500 47700 4
N 53900 47400 53900 49400 4
N 53500 49400 53500 49000 4
T 54500 35300 9 16 1 0 0 0 1
3                   3
T 54300 36000 9 16 1 0 0 0 1
OOPS logger -  RAM
N 56100 48300 56100 49600 4
N 53100 49400 56100 49400 4
N 56100 41000 56100 40800 4
C 56000 40500 1 0 0 gnd-1.sym
C 39300 34900 0 0 0 title-bordered-C.sym
C 47000 36900 1 90 0 capacitor-1.sym
{
T 46300 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 36900 5 10 1 1 90 0 1
refdes=C17
T 46100 37100 5 10 0 0 90 0 1
symversion=0.1
T 46700 37500 5 10 1 1 90 0 1
value=10nF
T 47000 36900 5 10 0 0 0 0 1
footprint=0402
}
C 46700 36500 1 0 0 gnd-1.sym
N 46800 36800 46800 36900 4
N 46800 37900 46800 37800 4
C 46600 37900 1 0 0 generic-supply-1.sym
{
T 46800 38150 5 10 0 1 0 3 1
net=3V3:1
T 47000 39000 5 10 0 0 0 0 1
footprint=none
T 47000 38800 5 10 0 0 0 0 1
device=PWR
T 46800 38200 5 10 1 1 0 4 1
netname=3.3V
}
C 47600 36900 1 90 0 capacitor-1.sym
{
T 46900 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 36900 5 10 1 1 90 0 1
refdes=C18
T 46700 37100 5 10 0 0 90 0 1
symversion=0.1
T 47300 37500 5 10 1 1 90 0 1
value=47nF
T 47600 36900 5 10 0 0 0 0 1
footprint=0402
}
C 47300 36500 1 0 0 gnd-1.sym
N 47400 36800 47400 36900 4
N 47400 37900 47400 37800 4
C 47200 37900 1 0 0 generic-supply-1.sym
{
T 47400 38150 5 10 0 1 0 3 1
net=3V3:1
T 47600 39000 5 10 0 0 0 0 1
footprint=none
T 47600 38800 5 10 0 0 0 0 1
device=PWR
T 47400 38200 5 10 1 1 0 4 1
netname=3.3V
}
C 45100 36900 1 90 0 capacitor-1.sym
{
T 44400 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 36900 5 10 1 1 90 0 1
refdes=C19
T 44200 37100 5 10 0 0 90 0 1
symversion=0.1
T 44800 37500 5 10 1 1 90 0 1
value=10nF
T 45100 36900 5 10 0 0 0 0 1
footprint=0402
}
C 44800 36500 1 0 0 gnd-1.sym
N 44900 36800 44900 36900 4
N 44900 37900 44900 37800 4
C 44700 37900 1 0 0 generic-supply-1.sym
{
T 44900 38150 5 10 0 1 0 3 1
net=3V3:1
T 45100 39000 5 10 0 0 0 0 1
footprint=none
T 45100 38800 5 10 0 0 0 0 1
device=PWR
T 44900 38200 5 10 1 1 0 4 1
netname=3.3V
}
C 45700 36900 1 90 0 capacitor-1.sym
{
T 45000 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 45400 36900 5 10 1 1 90 0 1
refdes=C20
T 44800 37100 5 10 0 0 90 0 1
symversion=0.1
T 45400 37500 5 10 1 1 90 0 1
value=47nF
T 45700 36900 5 10 0 0 0 0 1
footprint=0402
}
C 45400 36500 1 0 0 gnd-1.sym
N 45500 36800 45500 36900 4
N 45500 37900 45500 37800 4
C 45300 37900 1 0 0 generic-supply-1.sym
{
T 45500 38150 5 10 0 1 0 3 1
net=3V3:1
T 45700 39000 5 10 0 0 0 0 1
footprint=none
T 45700 38800 5 10 0 0 0 0 1
device=PWR
T 45500 38200 5 10 1 1 0 4 1
netname=3.3V
}
C 43100 36900 1 90 0 capacitor-1.sym
{
T 42400 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 42800 36900 5 10 1 1 90 0 1
refdes=C21
T 42200 37100 5 10 0 0 90 0 1
symversion=0.1
T 42800 37500 5 10 1 1 90 0 1
value=10nF
T 43100 36900 5 10 0 0 0 0 1
footprint=0402
}
C 42800 36500 1 0 0 gnd-1.sym
N 42900 36800 42900 36900 4
N 42900 37900 42900 37800 4
C 42700 37900 1 0 0 generic-supply-1.sym
{
T 42900 38150 5 10 0 1 0 3 1
net=3V3:1
T 43100 39000 5 10 0 0 0 0 1
footprint=none
T 43100 38800 5 10 0 0 0 0 1
device=PWR
T 42900 38200 5 10 1 1 0 4 1
netname=3.3V
}
C 43700 36900 1 90 0 capacitor-1.sym
{
T 43000 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 43400 36900 5 10 1 1 90 0 1
refdes=C22
T 42800 37100 5 10 0 0 90 0 1
symversion=0.1
T 43400 37500 5 10 1 1 90 0 1
value=47nF
T 43700 36900 5 10 0 0 0 0 1
footprint=0402
}
C 43400 36500 1 0 0 gnd-1.sym
N 43500 36800 43500 36900 4
N 43500 37900 43500 37800 4
C 43300 37900 1 0 0 generic-supply-1.sym
{
T 43500 38150 5 10 0 1 0 3 1
net=3V3:1
T 43700 39000 5 10 0 0 0 0 1
footprint=none
T 43700 38800 5 10 0 0 0 0 1
device=PWR
T 43500 38200 5 10 1 1 0 4 1
netname=3.3V
}
C 41200 36900 1 90 0 capacitor-1.sym
{
T 40500 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 40900 36900 5 10 1 1 90 0 1
refdes=C23
T 40300 37100 5 10 0 0 90 0 1
symversion=0.1
T 40900 37500 5 10 1 1 90 0 1
value=10nF
T 41200 36900 5 10 0 0 0 0 1
footprint=0402
}
C 40900 36500 1 0 0 gnd-1.sym
N 41000 36800 41000 36900 4
N 41000 37900 41000 37800 4
C 40800 37900 1 0 0 generic-supply-1.sym
{
T 41000 38150 5 10 0 1 0 3 1
net=1V8:1
T 41200 39000 5 10 0 0 0 0 1
footprint=none
T 41200 38800 5 10 0 0 0 0 1
device=PWR
T 41000 38200 5 10 1 1 0 4 1
netname=1.8V
}
C 41800 36900 1 90 0 capacitor-1.sym
{
T 41100 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 41500 36900 5 10 1 1 90 0 1
refdes=C24
T 40900 37100 5 10 0 0 90 0 1
symversion=0.1
T 41500 37500 5 10 1 1 90 0 1
value=47nF
T 41800 36900 5 10 0 0 0 0 1
footprint=0402
}
C 41500 36500 1 0 0 gnd-1.sym
N 41600 36800 41600 36900 4
N 41600 37900 41600 37800 4
C 41400 37900 1 0 0 generic-supply-1.sym
{
T 41600 38150 5 10 0 1 0 3 1
net=1V8:1
T 41800 39000 5 10 0 0 0 0 1
footprint=none
T 41800 38800 5 10 0 0 0 0 1
device=PWR
T 41600 38200 5 10 1 1 0 4 1
netname=1.8V
}
T 44500 38400 9 10 1 0 0 0 1
CPLD VCCIO1
T 46400 38400 9 10 1 0 0 0 1
CPLD VCCIO2
T 40800 38400 9 10 1 0 0 0 1
CPLD VCC
T 42500 38400 9 10 1 0 0 0 1
CPLD VCCAUX
N 52300 37800 52300 37900 4
C 52500 36900 1 90 0 capacitor-1.sym
{
T 51800 37100 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 36900 5 10 1 1 90 0 1
refdes=C25
T 51600 37100 5 10 0 0 90 0 1
symversion=0.1
T 52200 37500 5 10 1 1 90 0 1
value=0.1uF
T 52500 36900 5 10 0 0 0 0 1
footprint=0603
}
C 52200 36500 1 0 0 gnd-1.sym
N 52300 36900 52300 36800 4
C 52100 37900 1 0 0 generic-supply-1.sym
{
T 52300 38150 5 10 0 1 0 3 1
net=3V3:1
T 52500 39000 5 10 0 0 0 0 1
footprint=none
T 52500 38800 5 10 0 0 0 0 1
device=PWR
T 52300 38200 5 10 1 1 0 4 1
netname=3.3V
}
T 52000 38400 9 10 1 0 0 0 1
SRAM
N 42400 43900 41900 43900 4
{
T 41800 43900 5 8 1 1 0 7 1
netname=ram_csn
}
N 42400 44200 41900 44200 4
{
T 41800 44200 5 8 1 1 0 7 1
netname=sclk
}
N 42400 43300 41900 43300 4
{
T 41800 43300 5 8 1 1 0 7 1
netname=mosi
}
N 42400 43600 41900 43600 4
{
T 41800 43600 5 8 1 1 0 7 1
netname=miso
}
N 42400 45400 41900 45400 4
{
T 41800 45400 5 8 1 1 0 7 1
netname=ram_d0
}
N 42400 46000 41900 46000 4
{
T 41800 46000 5 8 1 1 0 7 1
netname=ram_d1
}
N 41900 46600 42400 46600 4
{
T 41800 46600 5 8 1 1 0 7 1
netname=ram_d2
}
N 42400 46900 41900 46900 4
{
T 41800 46900 5 8 1 1 0 7 1
netname=ram_d3
}
N 41900 47200 42400 47200 4
{
T 41800 47200 5 8 1 1 0 7 1
netname=ram_d4
}
N 42400 47500 41900 47500 4
{
T 41800 47500 5 8 1 1 0 7 1
netname=ram_d5
}
N 41900 47800 42400 47800 4
{
T 41800 47800 5 8 1 1 0 7 1
netname=ram_d6
}
N 42400 48100 41900 48100 4
{
T 41800 48100 5 8 1 1 0 7 1
netname=ram_d7
}
N 42400 46300 41900 46300 4
{
T 41800 46300 5 8 1 1 180 1 1
netname=cpld_clk
}
N 41900 45100 42400 45100 4
{
T 41800 45100 5 8 1 1 0 7 1
netname=ram_oen
}
N 42400 44800 41900 44800 4
{
T 41800 44800 5 8 1 1 0 7 1
netname=ram_wen
}
N 42400 44500 41900 44500 4
{
T 41800 44500 5 8 1 1 0 7 1
netname=ram_cen
}
