TimeQuest Timing Analyzer report for arch
Tue Mar 25 22:43:57 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'CLK'
 22. Fast Model Hold: 'CLK'
 23. Fast Model Minimum Pulse Width: 'CLK'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Multicorner Timing Analysis Summary
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; arch                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C8Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 106.97 MHz ; 106.97 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -5.318 ; -247.736      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -2.567 ; -256.603              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -5.318 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 6.265      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.973 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.924      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.970 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.921      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.960 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.911      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.917 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.868      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.915 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.866      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.910 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.857      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.844 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.795      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.841 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.792      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.830 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.781      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.797 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.748      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.795 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.746      ;
; -4.794 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.745      ;
; -4.794 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.745      ;
; -4.794 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.745      ;
; -4.794 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.089     ; 5.745      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                       ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.768 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.074      ;
; 0.771 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 1.166 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.175 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.177 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.180 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.486      ;
; 1.191 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.497      ;
; 1.191 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.497      ;
; 1.237 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.543      ;
; 1.247 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.553      ;
; 1.248 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.554      ;
; 1.250 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.556      ;
; 1.251 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.557      ;
; 1.306 ; regg:inst2|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.136      ; 1.709      ;
; 1.312 ; regg:inst2|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.136      ; 1.715      ;
; 1.323 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.136      ; 1.726      ;
; 1.331 ; regg:inst3|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 1.710      ;
; 1.334 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.136      ; 1.737      ;
; 1.349 ; regg:inst2|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.709      ;
; 1.355 ; regg:inst2|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.715      ;
; 1.366 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.726      ;
; 1.368 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.674      ;
; 1.369 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.675      ;
; 1.369 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.675      ;
; 1.377 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.737      ;
; 1.487 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.793      ;
; 1.523 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.829      ;
; 1.525 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.831      ;
; 1.527 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.833      ;
; 1.528 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.834      ;
; 1.533 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.839      ;
; 1.534 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.840      ;
; 1.534 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.840      ;
; 1.687 ; regg:inst2|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.136      ; 2.090      ;
; 1.714 ; regg:inst2|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.093      ; 2.074      ;
; 1.731 ; regg:inst3|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.110      ;
; 1.732 ; regg:inst3|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.111      ;
; 1.734 ; regg:inst3|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.113      ;
; 1.736 ; regg:inst3|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.115      ;
; 1.753 ; regg:inst3|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.132      ;
; 1.786 ; regg:inst3|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.165      ;
; 1.793 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.099      ;
; 1.807 ; regg:inst3|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.112      ; 2.186      ;
; 1.807 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.113      ;
; 1.808 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.114      ;
; 1.808 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.114      ;
; 1.808 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.114      ;
; 1.813 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.119      ;
; 1.827 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.133      ;
; 1.958 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.264      ;
; 1.990 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.296      ;
; 2.004 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.310      ;
; 2.004 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.310      ;
; 2.090 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.396      ;
; 2.091 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.397      ;
; 2.091 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.397      ;
; 2.157 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.132      ; 2.556      ;
; 2.200 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.089      ; 2.556      ;
; 2.232 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.538      ;
; 2.302 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.608      ;
; 2.386 ; regg:inst2|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.132      ; 2.785      ;
; 2.402 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.132      ; 2.801      ;
; 2.429 ; regg:inst2|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.089      ; 2.785      ;
; 2.445 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.089      ; 2.801      ;
; 2.445 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.759      ;
; 2.446 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.760      ;
; 2.447 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.761      ;
; 2.447 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.761      ;
; 2.447 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 2.761      ;
; 2.515 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.821      ;
; 2.666 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.131      ; 3.064      ;
; 2.709 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.088      ; 3.064      ;
; 2.710 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 3.024      ;
; 2.711 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 3.025      ;
; 2.712 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.131      ; 3.110      ;
; 2.712 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 3.026      ;
; 2.712 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 3.026      ;
; 2.712 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.008      ; 3.026      ;
; 2.743 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.131      ; 3.141      ;
; 2.755 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.088      ; 3.110      ;
; 2.771 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.131      ; 3.169      ;
; 2.786 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.088      ; 3.141      ;
; 2.814 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.088      ; 3.169      ;
; 2.846 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 3.252      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; uIR[*]    ; CLK        ; 12.605 ; 12.605 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 12.309 ; 12.309 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 12.239 ; 12.239 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 12.146 ; 12.146 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 12.565 ; 12.565 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 12.275 ; 12.275 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 11.900 ; 11.900 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 11.907 ; 11.907 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 12.605 ; 12.605 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 11.731 ; 11.731 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 11.687 ; 11.687 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 10.995 ; 10.995 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 11.731 ; 11.731 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 10.794 ; 10.794 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 10.815 ; 10.815 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 11.016 ; 11.016 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 11.490 ; 11.490 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 11.707 ; 11.707 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 12.118 ; 12.118 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 11.644 ; 11.644 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 11.764 ; 11.764 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 11.725 ; 11.725 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 11.747 ; 11.747 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 12.118 ; 12.118 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 11.749 ; 11.749 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 11.223 ; 11.223 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 10.968 ; 10.968 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 11.269 ; 11.269 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 11.269 ; 11.269 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 10.610 ; 10.610 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 10.846 ; 10.846 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 11.019 ; 11.019 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 10.617 ; 10.617 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 10.624 ; 10.624 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 10.805 ; 10.805 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 11.006 ; 11.006 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 15.981 ; 15.981 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 15.045 ; 15.045 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 15.106 ; 15.106 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 15.981 ; 15.981 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 15.073 ; 15.073 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 14.754 ; 14.754 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 14.765 ; 14.765 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 15.090 ; 15.090 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 15.770 ; 15.770 ; Fall       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; uIR[*]    ; CLK        ; 11.900 ; 11.900 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 12.309 ; 12.309 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 12.239 ; 12.239 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 12.146 ; 12.146 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 12.565 ; 12.565 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 12.275 ; 12.275 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 11.900 ; 11.900 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 11.907 ; 11.907 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 12.605 ; 12.605 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 10.794 ; 10.794 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 11.687 ; 11.687 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 10.995 ; 10.995 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 11.731 ; 11.731 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 10.794 ; 10.794 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 10.815 ; 10.815 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 11.016 ; 11.016 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 11.490 ; 11.490 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 11.707 ; 11.707 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 10.968 ; 10.968 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 11.644 ; 11.644 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 11.764 ; 11.764 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 11.725 ; 11.725 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 11.747 ; 11.747 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 12.118 ; 12.118 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 11.749 ; 11.749 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 11.223 ; 11.223 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 10.968 ; 10.968 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 10.610 ; 10.610 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 11.269 ; 11.269 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 10.610 ; 10.610 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 10.846 ; 10.846 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 11.019 ; 11.019 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 10.617 ; 10.617 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 10.624 ; 10.624 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 10.805 ; 10.805 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 11.006 ; 11.006 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 14.754 ; 14.754 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 15.045 ; 15.045 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 15.106 ; 15.106 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 15.981 ; 15.981 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 15.073 ; 15.073 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 14.754 ; 14.754 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 14.765 ; 14.765 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 15.090 ; 15.090 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 15.770 ; 15.770 ; Fall       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -1.821 ; -86.691       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.627 ; -164.372              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.821 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.796      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.691 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.669      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.687 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.665      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.679 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.657      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.660 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.638      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[7] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.635      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.657 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.632      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.622 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.600      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.621 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.599      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.618 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst2|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.596      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.614 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[6] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.592      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.610 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; regg:inst3|lpm_ff:inst|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.588      ;
; -1.591 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.569      ;
; -1.591 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.569      ;
; -1.591 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.569      ;
; -1.591 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; regg:inst3|lpm_ff:inst|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.569      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                       ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.356 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.376 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; regg:inst3|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.575      ;
; 0.381 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.536      ;
; 0.430 ; regg:inst2|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.629      ;
; 0.431 ; regg:inst2|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.630      ;
; 0.431 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.583      ;
; 0.432 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.584      ;
; 0.432 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.584      ;
; 0.434 ; regg:inst2|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.629      ;
; 0.435 ; regg:inst2|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.630      ;
; 0.438 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.637      ;
; 0.442 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.641      ;
; 0.442 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.637      ;
; 0.446 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.641      ;
; 0.447 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.599      ;
; 0.456 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.608      ;
; 0.466 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.618      ;
; 0.468 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.620      ;
; 0.471 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.623      ;
; 0.503 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; regg:inst3|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.700      ;
; 0.506 ; regg:inst3|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.700      ;
; 0.507 ; regg:inst3|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.701      ;
; 0.509 ; regg:inst3|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.703      ;
; 0.518 ; regg:inst3|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.712      ;
; 0.531 ; regg:inst3|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.725      ;
; 0.543 ; regg:inst2|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.738      ;
; 0.548 ; regg:inst2|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.747      ;
; 0.548 ; regg:inst3|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.742      ;
; 0.548 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.700      ;
; 0.561 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.713      ;
; 0.565 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.719      ;
; 0.572 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.724      ;
; 0.596 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.748      ;
; 0.603 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.604 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.756      ;
; 0.620 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.772      ;
; 0.649 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.845      ;
; 0.653 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.845      ;
; 0.653 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.654 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.806      ;
; 0.654 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.806      ;
; 0.679 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.831      ;
; 0.683 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.835      ;
; 0.707 ; regg:inst2|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.903      ;
; 0.711 ; regg:inst2|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.903      ;
; 0.715 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.911      ;
; 0.719 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.911      ;
; 0.770 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.922      ;
; 0.773 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.968      ;
; 0.777 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.968      ;
; 0.780 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 0.938      ;
; 0.781 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 0.939      ;
; 0.782 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 0.940      ;
; 0.782 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 0.940      ;
; 0.782 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 0.940      ;
; 0.795 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.990      ;
; 0.797 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.992      ;
; 0.799 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.990      ;
; 0.801 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.992      ;
; 0.809 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.004      ;
; 0.813 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.004      ;
; 0.842 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.000      ;
; 0.843 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.001      ;
; 0.844 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.002      ;
; 0.844 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.002      ;
; 0.844 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.006      ; 1.002      ;
; 0.846 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.047      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_t611:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; uIR[*]    ; CLK        ; 5.693 ; 5.693 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 5.622 ; 5.622 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 5.575 ; 5.575 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 5.488 ; 5.488 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 5.639 ; 5.639 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 5.606 ; 5.606 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 5.483 ; 5.483 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 5.486 ; 5.486 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 5.693 ; 5.693 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 4.981 ; 4.981 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 4.957 ; 4.957 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 4.798 ; 4.798 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 4.981 ; 4.981 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 4.655 ; 4.655 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 4.818 ; 4.818 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 4.922 ; 4.922 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 4.968 ; 4.968 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 5.152 ; 5.152 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 5.032 ; 5.032 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 5.041 ; 5.041 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 5.009 ; 5.009 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 5.026 ; 5.026 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 5.152 ; 5.152 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 5.023 ; 5.023 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 4.792 ; 4.792 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 4.774 ; 4.774 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 4.815 ; 4.815 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 4.815 ; 4.815 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 4.663 ; 4.663 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 4.662 ; 4.662 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 4.809 ; 4.809 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 4.668 ; 4.668 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 4.670 ; 4.670 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 4.813 ; 4.813 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 7.091 ; 7.091 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 6.755 ; 6.755 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 6.837 ; 6.837 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 7.091 ; 7.091 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 6.770 ; 6.770 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 6.735 ; 6.735 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 6.739 ; 6.739 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 6.787 ; 6.787 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 6.970 ; 6.970 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; uIR[*]    ; CLK        ; 5.483 ; 5.483 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 5.622 ; 5.622 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 5.575 ; 5.575 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 5.488 ; 5.488 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 5.639 ; 5.639 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 5.606 ; 5.606 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 5.483 ; 5.483 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 5.486 ; 5.486 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 5.693 ; 5.693 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 4.957 ; 4.957 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 4.798 ; 4.798 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 4.981 ; 4.981 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 4.655 ; 4.655 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 4.818 ; 4.818 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 4.922 ; 4.922 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 4.968 ; 4.968 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 4.774 ; 4.774 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 5.032 ; 5.032 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 5.041 ; 5.041 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 5.009 ; 5.009 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 5.026 ; 5.026 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 5.152 ; 5.152 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 5.023 ; 5.023 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 4.792 ; 4.792 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 4.774 ; 4.774 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 4.815 ; 4.815 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 4.663 ; 4.663 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 4.662 ; 4.662 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 4.809 ; 4.809 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 4.668 ; 4.668 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 4.670 ; 4.670 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 4.813 ; 4.813 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 6.735 ; 6.735 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 6.755 ; 6.755 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 6.837 ; 6.837 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 7.091 ; 7.091 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 6.770 ; 6.770 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 6.735 ; 6.735 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 6.739 ; 6.739 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 6.787 ; 6.787 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 6.970 ; 6.970 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.318   ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  CLK             ; -5.318   ; 0.215 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS  ; -247.736 ; 0.0   ; 0.0      ; 0.0     ; -256.603            ;
;  CLK             ; -247.736 ; 0.000 ; N/A      ; N/A     ; -256.603            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; uIR[*]    ; CLK        ; 12.605 ; 12.605 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 12.309 ; 12.309 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 12.239 ; 12.239 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 12.146 ; 12.146 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 12.565 ; 12.565 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 12.275 ; 12.275 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 11.900 ; 11.900 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 11.907 ; 11.907 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 12.605 ; 12.605 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 11.731 ; 11.731 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 11.687 ; 11.687 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 10.995 ; 10.995 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 11.731 ; 11.731 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 10.794 ; 10.794 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 10.815 ; 10.815 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 11.016 ; 11.016 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 11.490 ; 11.490 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 11.707 ; 11.707 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 12.118 ; 12.118 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 11.644 ; 11.644 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 11.764 ; 11.764 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 11.725 ; 11.725 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 11.747 ; 11.747 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 12.118 ; 12.118 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 11.749 ; 11.749 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 11.223 ; 11.223 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 10.968 ; 10.968 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 11.269 ; 11.269 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 11.269 ; 11.269 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 10.610 ; 10.610 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 10.846 ; 10.846 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 11.019 ; 11.019 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 10.617 ; 10.617 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 10.624 ; 10.624 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 10.805 ; 10.805 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 11.006 ; 11.006 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 15.981 ; 15.981 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 15.045 ; 15.045 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 15.106 ; 15.106 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 15.981 ; 15.981 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 15.073 ; 15.073 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 14.754 ; 14.754 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 14.765 ; 14.765 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 15.090 ; 15.090 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 15.770 ; 15.770 ; Fall       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; uIR[*]    ; CLK        ; 5.483 ; 5.483 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 5.622 ; 5.622 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 5.575 ; 5.575 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 5.488 ; 5.488 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 5.639 ; 5.639 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 5.606 ; 5.606 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 5.483 ; 5.483 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 5.486 ; 5.486 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 5.693 ; 5.693 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 4.957 ; 4.957 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 4.798 ; 4.798 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 4.981 ; 4.981 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 4.655 ; 4.655 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 4.818 ; 4.818 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 4.922 ; 4.922 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 4.968 ; 4.968 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 4.774 ; 4.774 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 5.032 ; 5.032 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 5.041 ; 5.041 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 5.009 ; 5.009 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 5.026 ; 5.026 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 5.152 ; 5.152 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 5.023 ; 5.023 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 4.792 ; 4.792 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 4.774 ; 4.774 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 4.815 ; 4.815 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 4.663 ; 4.663 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 4.662 ; 4.662 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 4.809 ; 4.809 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 4.668 ; 4.668 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 4.670 ; 4.670 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 4.644 ; 4.644 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 4.813 ; 4.813 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 6.735 ; 6.735 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 6.755 ; 6.755 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 6.837 ; 6.837 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 7.091 ; 7.091 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 6.770 ; 6.770 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 6.735 ; 6.735 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 6.739 ; 6.739 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 6.787 ; 6.787 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 6.970 ; 6.970 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 0        ; 8        ; 536      ; 248      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 0        ; 8        ; 536      ; 248      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 152   ; 152  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 25 22:43:57 2025
Info: Command: quartus_sta arch -c arch
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.318      -247.736 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -256.603 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.821
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.821       -86.691 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -164.372 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4545 megabytes
    Info: Processing ended: Tue Mar 25 22:43:57 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


