<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Assignment" solutionName="solution1" date="2019-03-04T11:42:32.877+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Assignment" solutionName="solution1" date="2019-03-04T11:40:49.433+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="Assignment" solutionName="solution1" date="2019-03-04T11:39:46.734+0100"/>
        <logs message="ERROR: [APCC 202-1] APCC failed.&#xD;&#xA;g++.exe: error: obj/img_conv_test.o: No such file or directory&#xD;&#xA;make: *** [csim.exe] Error 1" projectName="Assignment" solutionName="solution1" date="2019-03-04T11:39:46.703+0100"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="Assignment" solutionName="solution1" date="2019-03-04T11:39:46.672+0100"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="Assignment" solutionName="solution1" date="2019-03-04T11:39:46.625+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'img_conv_5x5' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[100] ('sum44', img_conv_5x5.c:71) [96]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[100] ('tmp9', img_conv_5x5.c:73) [100]  (3.82 ns)&#xD;&#xA;&#x9;'add' operation of DSP[102] ('tmp8', img_conv_5x5.c:73) [102]  (3.82 ns)" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:50:12.170+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (11ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:50:12.158+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:55.747+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:48.891+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 13aae1ab7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1305.547 ; gain = 185.902&#xD;&#xA;Post Restoration Checksum: NetGraph: c9488578 NumContArr: 7165953f Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 13aae1ab7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1305.547 ; gain = 185.902&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 13aae1ab7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1309.629 ; gain = 189.984&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 13aae1ab7&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1309.629 ; gain = 189.984&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 83f4b94e&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1314.879 ; gain = 195.234" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:48.875+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.861+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.838+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.811+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.783+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.757+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.733+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.698+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.676+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.636+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.609+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.584+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.552+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.525+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.501+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.476+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.446+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.401+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.376+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.354+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.330+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.300+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.257+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.225+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.200+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.169+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.146+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.121+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.090+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.070+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:04.024+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;shift[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;shift[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.996+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.975+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.944+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.923+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.899+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.871+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.849+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.825+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.801+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.774+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q1[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q1[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.752+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.724+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.693+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.655+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.630+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.608+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.585+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.559+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q1[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q1[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.535+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.514+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.493+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.465+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.445+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.428+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.411+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.395+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.381+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;mask_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;mask_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.366+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.345+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.326+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.312+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.299+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.283+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.270+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.254+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inptr_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inptr_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:58:03.241+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: opt_design&#xD;&#xA;Attempting to get a license for feature 'Implementation' and/or device 'xa7z030'" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:57:53.111+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.535 ; gain = 334.676&#xD;&#xA;Contents of report file './report/img_conv_5x5_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;| Date         : Thu Feb 28 11:57:17 2019&#xD;&#xA;| Host         : DESKTOP-DQMU8ME running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/img_conv_5x5_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : xa7z030-fbv484&#xD;&#xA;| Speed File   : -1I  PRODUCTION 1.09 2014-09-25&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 66 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 49 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      4.560        0.000                      0                  290        0.145        0.000                      0                  290        4.650        0.000                       0                    84  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              4.560        0.000                      0                  290        0.145        0.000                      0                  290        4.650        0.000                       0                    84  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        4.560ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             4.560ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK&#xD;&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[0]&#xD;&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        3.928ns  (logic 3.398ns (86.509%)  route 0.530ns (13.491%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.672ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=85, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/CLK&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_CLK_P[0])&#xD;&#xA;                                                      3.398     4.070 r  bd_0_i/hls_inst/inst/sum00_fu_454_p2/P[0]&#xD;&#xA;                         net (fo=1, unplaced)         0.530     4.600    bd_0_i/hls_inst/inst/sum00_fu_454_p2_n_107&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/C[0]&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=85, unset)           0.638    10.638    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/tmp7_reg_712_reg/CLK&#xD;&#xA;                         clock pessimism              0.000    10.638    &#xD;&#xA;                         clock uncertainty           -0.035    10.603    &#xD;&#xA;                         DSP48E1 (Setup_dsp48e1_CLK_C[0])&#xD;&#xA;                                                     -1.443     9.160    bd_0_i/hls_inst/inst/tmp7_reg_712_reg&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                          9.160    &#xD;&#xA;                         arrival time                          -4.600    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  4.560    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.145ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.234ns  (logic 0.166ns (70.853%)  route 0.068ns (29.147%))&#xD;&#xA;  Logic Levels:           1  (CARRY4=1)&#xD;&#xA;  Clock Path Skew:        0.015ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.298ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.283ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=85, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.104     0.387 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[0]/Q&#xD;&#xA;                         net (fo=3, unplaced)         0.068     0.456    bd_0_i/hls_inst/inst/sum_reg_198[0]&#xD;&#xA;                         CARRY4 (Prop_carry4_DI[0]_O[1])&#xD;&#xA;                                                      0.062     0.518 r  bd_0_i/hls_inst/inst/sum_reg_198_reg[3]_i_1/O[1]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     0.518    bd_0_i/hls_inst/inst/sum_2_fu_520_p2[1]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=85, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/sum_reg_198_reg[1]/C&#xD;&#xA;                         clock pessimism              0.000     0.298    &#xD;&#xA;                         FDRE (Hold_fdre_C_D)         0.074     0.372    bd_0_i/hls_inst/inst/sum_reg_198_reg[1]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.372    &#xD;&#xA;                         arrival time                           0.518    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.145    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.292         10.000      6.708                bd_0_i/hls_inst/inst/tmp8_reg_717_reg/CLK&#xD;&#xA;Low Pulse Width   Fast    FDRE/C       n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[0]/C&#xD;&#xA;High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/IN5_0_rec_reg_186_reg[0]/C&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.535 ; gain = 0.000" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:57:17.269+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="Assignment" solutionName="solution1" date="2019-02-28T11:56:58.880+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 743.141 ; gain = 445.629&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 805.996 ; gain = 508.484&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 806.070 ; gain = 508.559&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    55|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    55|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 815.594 ; gain = 225.465&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 815.594 ; gain = 518.082" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:56:58.864+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xA;Current IP cache path is c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.cache/ip &#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xa7z030fbv484-1I -mode out_of_context&#xD;&#xA;Starting synth_design&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xa7z030'" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:56:33.664+0100" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 &#xD;&#xA;Wrote  : &lt;C:\Users\marti\source\repos\EDA_Assignment\Assignment\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xA;VHDL Output written to : C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xA;VHDL Output written to : C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xA;VHDL Output written to : C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xA;Using BD top: bd_0_wrapper" projectName="Assignment" solutionName="solution1" date="2019-02-28T11:55:33.885+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
