/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Mon May 28 15:24:46 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUWide> INST_e2m_data_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUWide> INST_m2w_data_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d127;
  tUInt8 DEF_x__h32267;
  tUInt8 DEF_SEL_ARR_e2m_data_0_015_BIT_195_030_e2m_data_1__ETC___d1033;
  tUInt8 DEF_x__h27439;
  tUInt8 DEF_x__h21342;
  tUInt8 DEF_cnt1__h3845;
  tUInt8 DEF_x__h19411;
  tUWide DEF_e2m_data_1___d1018;
  tUWide DEF_e2m_data_0___d1015;
  tUWide DEF_m2w_data_1___d1318;
  tUWide DEF_m2w_data_0___d1315;
  tUInt8 DEF_upd__h36073;
  tUInt8 DEF_upd__h32196;
  tUInt8 DEF_upd__h31882;
  tUInt8 DEF_upd__h29101;
  tUInt8 DEF_upd__h27368;
  tUInt8 DEF_upd__h27054;
  tUInt8 DEF_upd__h25352;
  tUInt8 DEF_upd__h21271;
  tUInt8 DEF_upd__h20957;
  tUInt8 DEF_upd__h19814;
  tUInt8 DEF_upd__h19340;
  tUInt8 DEF_upd__h19026;
  tUInt8 DEF_upd__h38168;
  tUInt8 DEF_upd__h39114;
  tUInt8 DEF_upd__h39172;
  tUInt8 DEF_upd__h17253;
  tUInt8 DEF_upd__h31326;
  tUInt8 DEF_upd__h17186;
  tUInt8 DEF_m2w_deqP_dummy2_1__h32164;
  tUInt8 DEF_m2w_deqP_dummy2_0__h36109;
  tUInt8 DEF_m2w_enqP_dummy2_1__h32002;
  tUInt8 DEF_m2w_enqP_dummy2_0__h31989;
  tUInt8 DEF_e2m_deqP_dummy2_1__h27336;
  tUInt8 DEF_e2m_deqP_dummy2_0__h29137;
  tUInt8 DEF_e2m_enqP_dummy2_1__h27174;
  tUInt8 DEF_e2m_enqP_dummy2_0__h27161;
  tUInt8 DEF_d2e_deqP_dummy2_1__h21239;
  tUInt8 DEF_d2e_deqP_dummy2_0__h25388;
  tUInt8 DEF_d2e_enqP_dummy2_1__h21077;
  tUInt8 DEF_d2e_enqP_dummy2_0__h21064;
  tUInt8 DEF_f2d_deqP_dummy2_1__h19308;
  tUInt8 DEF_f2d_deqP_dummy2_0__h19850;
  tUInt8 DEF_f2d_enqP_dummy2_1__h19146;
  tUInt8 DEF_f2d_enqP_dummy2_0__h19133;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h38288;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h38275;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h39140;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h38094;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h17373;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h17360;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h17154;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h31362;
  tUInt8 DEF_eEpoch__h25544;
  tUInt8 DEF_n__read__h36072;
  tUInt8 DEF_n__read__h29100;
  tUInt8 DEF_x__h32234;
  tUInt8 DEF_n__read__h25351;
  tUInt8 DEF_x__h27406;
  tUInt8 DEF_n__read__h19813;
  tUInt8 DEF_x__h21309;
  tUInt8 DEF_x__h19378;
  tUInt8 DEF_y__h19923;
  tUInt8 DEF_y__h36182;
  tUInt8 DEF_y__h29210;
  tUInt8 DEF_y__h25461;
  tUInt8 DEF_SEL_ARR_NOT_m2w_data_0_315_BIT_539_316_317_NOT_ETC___d1322;
  tUInt8 DEF_SEL_ARR_e2m_data_0_015_BIT_0_023_e2m_data_1_01_ETC___d1026;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016_017_NOT_ETC___d1022;
  tUInt8 DEF_IF_IF_execRedirect_enqP_dummy2_1_9_THEN_IF_exe_ETC___d108;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__4_THEN_m2w_deqP_lat_0__ETC___d97;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__0_THEN_e2m_deqP_lat_0__ETC___d83;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__6_THEN_d2e_deqP_lat_0__ETC___d69;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__2_THEN_f2d_deqP_lat_0__ETC___d55;
  tUInt8 DEF_y__h38321;
  tUInt8 DEF_x__h38320;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__1_THEN_statRe_ETC___d34;
  tUInt8 DEF_n__read__h31325;
  tUInt8 DEF_y__h17406;
  tUInt8 DEF_n__read__h17052;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__0_THEN_execRe_ETC___d13;
  tUInt8 DEF_SEL_ARR_e2m_data_0_015_BIT_0_023_e2m_data_1_01_ETC___d1027;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016_017_NOT_ETC___d1029;
  tUInt8 DEF_NOT_IF_IF_execRedirect_enqP_dummy2_1_9_THEN_IF_ETC___d109;
 
 /* Local definitions */
 private:
  tUWide DEF__dfoo8;
  tUWide DEF__1_CONCAT_SEL_ARR_e2m_data_0_015_BITS_539_TO_53_ETC___d1296;
  tUWide DEF__0_CONCAT_DONTCARE___d982;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUWide DEF__1_CONCAT_SEL_ARR_d2e_data_0_35_BITS_422_TO_419_ETC___d977;
  tUWide DEF__0_CONCAT_DONTCARE_82_CONCAT_SEL_ARR_d2e_data_0_ETC___d983;
  tUWide DEF__dfoo2;
  tUWide DEF_d2e_data_1___d737;
  tUWide DEF_d2e_data_0___d735;
  tUWide DEF_f2d_data_1___d363;
  tUWide DEF_f2d_data_0___d361;
  tUWide DEF_iMem_req_pc_32___d133;
  tUInt64 DEF_upd__h18709;
  tUInt64 DEF_upd__h18842;
  tUInt8 DEF_statRedirect_data_0_rl__h5011;
  tUWide DEF__read_inst__h19984;
  tUWide DEF__read_inst__h19992;
  tUWide DEF_inst__h19752;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas_THEN_execRed_ETC___d6;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__4_THEN_stat_ETC___d27;
  tUWide DEF_SEL_ARR_d2e_data_0_35_BITS_422_TO_419_49_d2e_d_ETC___d976;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_015_BIT_535_13_ETC___d1295;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_35_BIT_342_22_23_NO_ETC___d975;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_015_BIT_523_14_ETC___d1294;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_35_BITS_418_TO_416_43_d_ETC___d945;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_35_BIT_324_78_79_NO_ETC___d974;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_015_BIT_458_08_ETC___d1220;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_015_BIT_393_22_ETC___d1293;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_35_BIT_194_93_94_NO_ETC___d946;
  tUWide DEF_DONTCARE_CONCAT_SEL_ARR_d2e_data_0_35_BITS_412_ETC___d973;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f2_ETC___d698;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f2_ETC___d689;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016_017__ETC___d1250;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016_017__ETC___d1292;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f2_ETC___d688;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f2_ETC___d687;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_35_BITS_418_TO_416_43_d2_ETC___d972;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f2_ETC___d686;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f_ETC___d660;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f_ETC___d685;
  tUWide DEF_SEL_ARR_e2m_data_0_015_BIT_196_264_e2m_data_1__ETC___d1291;
  tUWide DEF_iMem_req_pc_32_33_CONCAT_pc_32_CONCAT_pc_32_PL_ETC___d325;
  tUWide DEF_pc_32_PLUS_IF_iMem_req_pc_32_33_BITS_79_TO_76__ETC___d324;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_35_BITS_422_TO_419_49_d2_ETC___d971;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016_017__ETC___d1290;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f_ETC___d681;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_61_BITS_208_TO_129_67_f_ETC___d684;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_35_BITS_422_TO_419_49_d2_ETC___d970;
  tUWide DEF_IF_IF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016_0_ETC___d1275;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_015_BIT_65_276_ETC___d1289;
  tUWide DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_015_BIT_540_016__ETC___d1115;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMem();
  void RL_doWrite();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
