0.6
2019.2
Nov  6 2019
21:42:20
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.sim/sim_1/impl/func/xsim/accQuant_testbench_func_impl.v,1629814787,verilog,,/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sim_1/new/accQuant_testbench.v,,ReLu;accQuant_cnn;clock_divider;clock_divider_dens;clock_divider_max;controlMemoryAddressConv;controlMemoryAddressImg;convolution;counterPositionRstlConv;counterPositionRstlMax;counter_col;counter_col_max;counter_row;counter_row_max;glbl;maxpooling;memory_image;memory_rstl_conv_1;memory_rstl_max_1;quantization,,,,,,,,
/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sim_1/new/accQuant_testbench.v,1629252318,verilog,,,,accQuant_testbench,,,,,,,,
