# This file was taken from the Xilinx 2021.1 RFSoC Reference Design. Small modifications were made.
set_property PACKAGE_PIN A19 [get_ports ddr4_sdram_act_n]

set_property PACKAGE_PIN D18 [get_ports {ddr4_sdram_adr[0]}]
set_property PACKAGE_PIN E19 [get_ports {ddr4_sdram_adr[1]}]
set_property PACKAGE_PIN E17 [get_ports {ddr4_sdram_adr[2]}]
set_property PACKAGE_PIN E18 [get_ports {ddr4_sdram_adr[3]}]
set_property PACKAGE_PIN E16 [get_ports {ddr4_sdram_adr[4]}]
set_property PACKAGE_PIN F16 [get_ports {ddr4_sdram_adr[5]}]
set_property PACKAGE_PIN F19 [get_ports {ddr4_sdram_adr[6]}]
set_property PACKAGE_PIN G19 [get_ports {ddr4_sdram_adr[7]}]
set_property PACKAGE_PIN F15 [get_ports {ddr4_sdram_adr[8]}]
set_property PACKAGE_PIN G15 [get_ports {ddr4_sdram_adr[9]}]
set_property PACKAGE_PIN G18 [get_ports {ddr4_sdram_adr[10]}]
set_property PACKAGE_PIN H18 [get_ports {ddr4_sdram_adr[11]}]
set_property PACKAGE_PIN K17 [get_ports {ddr4_sdram_adr[12]}]
set_property PACKAGE_PIN L17 [get_ports {ddr4_sdram_adr[13]}]
set_property PACKAGE_PIN B17 [get_ports {ddr4_sdram_adr[14]}]
set_property PACKAGE_PIN D15 [get_ports {ddr4_sdram_adr[15]}]
set_property PACKAGE_PIN C18 [get_ports {ddr4_sdram_adr[16]}]

set_property PACKAGE_PIN K18 [get_ports {ddr4_sdram_ba[0]}]
set_property PACKAGE_PIN K19 [get_ports {ddr4_sdram_ba[1]}]

set_property PACKAGE_PIN C16 [get_ports ddr4_sdram_bg]
set_property PACKAGE_PIN G17 [get_ports ddr4_sdram_ck_t]
set_property PACKAGE_PIN F17 [get_ports ddr4_sdram_ck_c]
set_property PACKAGE_PIN A16 [get_ports ddr4_sdram_cke]
set_property PACKAGE_PIN D16 [get_ports ddr4_sdram_cs_n]

set_property PACKAGE_PIN G13 [get_ports {ddr4_sdram_dm_n[0]}]
set_property PACKAGE_PIN C12 [get_ports {ddr4_sdram_dm_n[1]}]
set_property PACKAGE_PIN K13 [get_ports {ddr4_sdram_dm_n[2]}]
set_property PACKAGE_PIN J8 [get_ports {ddr4_sdram_dm_n[3]}]
set_property PACKAGE_PIN C23 [get_ports {ddr4_sdram_dm_n[4]}]
set_property PACKAGE_PIN F21 [get_ports {ddr4_sdram_dm_n[5]}]
set_property PACKAGE_PIN J23 [get_ports {ddr4_sdram_dm_n[6]}]
set_property PACKAGE_PIN N20 [get_ports {ddr4_sdram_dm_n[7]}]

set_property PACKAGE_PIN D14 [get_ports {ddr4_sdram_dq[0]}]
set_property PACKAGE_PIN E11 [get_ports {ddr4_sdram_dq[1]}]
set_property PACKAGE_PIN F14 [get_ports {ddr4_sdram_dq[2]}]
set_property PACKAGE_PIN F12 [get_ports {ddr4_sdram_dq[3]}]
set_property PACKAGE_PIN E14 [get_ports {ddr4_sdram_dq[4]}]
set_property PACKAGE_PIN H12 [get_ports {ddr4_sdram_dq[5]}]
set_property PACKAGE_PIN G14 [get_ports {ddr4_sdram_dq[6]}]
set_property PACKAGE_PIN H13 [get_ports {ddr4_sdram_dq[7]}]
set_property PACKAGE_PIN B13 [get_ports {ddr4_sdram_dq[8]}]
set_property PACKAGE_PIN A15 [get_ports {ddr4_sdram_dq[9]}]
set_property PACKAGE_PIN A12 [get_ports {ddr4_sdram_dq[10]}]
set_property PACKAGE_PIN A14 [get_ports {ddr4_sdram_dq[11]}]
set_property PACKAGE_PIN D13 [get_ports {ddr4_sdram_dq[12]}]
set_property PACKAGE_PIN B14 [get_ports {ddr4_sdram_dq[13]}]
set_property PACKAGE_PIN A11 [get_ports {ddr4_sdram_dq[14]}]
set_property PACKAGE_PIN C13 [get_ports {ddr4_sdram_dq[15]}]
set_property PACKAGE_PIN K11 [get_ports {ddr4_sdram_dq[16]}]
set_property PACKAGE_PIN J11 [get_ports {ddr4_sdram_dq[17]}]
set_property PACKAGE_PIN H10 [get_ports {ddr4_sdram_dq[18]}]
set_property PACKAGE_PIN F11 [get_ports {ddr4_sdram_dq[19]}]
set_property PACKAGE_PIN K10 [get_ports {ddr4_sdram_dq[20]}]
set_property PACKAGE_PIN F10 [get_ports {ddr4_sdram_dq[21]}]
set_property PACKAGE_PIN J10 [get_ports {ddr4_sdram_dq[22]}]
set_property PACKAGE_PIN H11 [get_ports {ddr4_sdram_dq[23]}]
set_property PACKAGE_PIN G9 [get_ports {ddr4_sdram_dq[24]}]
set_property PACKAGE_PIN G7 [get_ports {ddr4_sdram_dq[25]}]
set_property PACKAGE_PIN F9 [get_ports {ddr4_sdram_dq[26]}]
set_property PACKAGE_PIN G6 [get_ports {ddr4_sdram_dq[27]}]
set_property PACKAGE_PIN H6 [get_ports {ddr4_sdram_dq[28]}]
set_property PACKAGE_PIN H7 [get_ports {ddr4_sdram_dq[29]}]
set_property PACKAGE_PIN J9 [get_ports {ddr4_sdram_dq[30]}]
set_property PACKAGE_PIN K9 [get_ports {ddr4_sdram_dq[31]}]
set_property PACKAGE_PIN C22 [get_ports {ddr4_sdram_dq[32]}]
set_property PACKAGE_PIN A20 [get_ports {ddr4_sdram_dq[33]}]
set_property PACKAGE_PIN A21 [get_ports {ddr4_sdram_dq[34]}]
set_property PACKAGE_PIN C21 [get_ports {ddr4_sdram_dq[35]}]
set_property PACKAGE_PIN A24 [get_ports {ddr4_sdram_dq[36]}]
set_property PACKAGE_PIN B20 [get_ports {ddr4_sdram_dq[37]}]
set_property PACKAGE_PIN B24 [get_ports {ddr4_sdram_dq[38]}]
set_property PACKAGE_PIN C20 [get_ports {ddr4_sdram_dq[39]}]
set_property PACKAGE_PIN E24 [get_ports {ddr4_sdram_dq[40]}]
set_property PACKAGE_PIN E22 [get_ports {ddr4_sdram_dq[41]}]
set_property PACKAGE_PIN E23 [get_ports {ddr4_sdram_dq[42]}]
set_property PACKAGE_PIN G20 [get_ports {ddr4_sdram_dq[43]}]
set_property PACKAGE_PIN F24 [get_ports {ddr4_sdram_dq[44]}]
set_property PACKAGE_PIN E21 [get_ports {ddr4_sdram_dq[45]}]
set_property PACKAGE_PIN F20 [get_ports {ddr4_sdram_dq[46]}]
set_property PACKAGE_PIN D21 [get_ports {ddr4_sdram_dq[47]}]
set_property PACKAGE_PIN H23 [get_ports {ddr4_sdram_dq[48]}]
set_property PACKAGE_PIN G23 [get_ports {ddr4_sdram_dq[49]}]
set_property PACKAGE_PIN K24 [get_ports {ddr4_sdram_dq[50]}]
set_property PACKAGE_PIN G22 [get_ports {ddr4_sdram_dq[51]}]
set_property PACKAGE_PIN J21 [get_ports {ddr4_sdram_dq[52]}]
set_property PACKAGE_PIN H22 [get_ports {ddr4_sdram_dq[53]}]
set_property PACKAGE_PIN L24 [get_ports {ddr4_sdram_dq[54]}]
set_property PACKAGE_PIN H21 [get_ports {ddr4_sdram_dq[55]}]
set_property PACKAGE_PIN L23 [get_ports {ddr4_sdram_dq[56]}]
set_property PACKAGE_PIN L20 [get_ports {ddr4_sdram_dq[57]}]
set_property PACKAGE_PIN L22 [get_ports {ddr4_sdram_dq[58]}]
set_property PACKAGE_PIN L21 [get_ports {ddr4_sdram_dq[59]}]
set_property PACKAGE_PIN M20 [get_ports {ddr4_sdram_dq[60]}]
set_property PACKAGE_PIN L19 [get_ports {ddr4_sdram_dq[61]}]
set_property PACKAGE_PIN M19 [get_ports {ddr4_sdram_dq[62]}]
set_property PACKAGE_PIN N19 [get_ports {ddr4_sdram_dq[63]}]

set_property PACKAGE_PIN E13 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property PACKAGE_PIN E12 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property PACKAGE_PIN C15 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property PACKAGE_PIN B15 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property PACKAGE_PIN J14 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property PACKAGE_PIN J13 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property PACKAGE_PIN H8 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property PACKAGE_PIN G8 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property PACKAGE_PIN B22 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property PACKAGE_PIN A22 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property PACKAGE_PIN D23 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property PACKAGE_PIN D24 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property PACKAGE_PIN J20 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property PACKAGE_PIN H20 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property PACKAGE_PIN K21 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property PACKAGE_PIN K22 [get_ports {ddr4_sdram_dqs_c[7]}]

set_property PACKAGE_PIN B19 [get_ports ddr4_sdram_odt]

set_property DRIVE 8 [get_ports ddr4_sdram_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_sdram_reset_n]
set_property PACKAGE_PIN A17 [get_ports ddr4_sdram_reset_n]

