{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531308231258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531308231258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 13:23:51 2018 " "Processing started: Wed Jul 11 13:23:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531308231258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308231258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off escape_room -c escape_room " "Command: quartus_map --read_settings_files=on --write_settings_files=off escape_room -c escape_room" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308231258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531308232025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531308232025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTsender-behavior " "Found design unit 1: UARTsender-behavior" {  } { { "UARTsender.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTsender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246264 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTsender " "Found entity 1: UARTsender" {  } { { "UARTsender.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTsender.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTreceiver-behavior " "Found design unit 1: UARTreceiver-behavior" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTreceiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246280 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTreceiver " "Found entity 1: UARTreceiver" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTreceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTfifo-behavior " "Found design unit 1: UARTfifo-behavior" {  } { { "UARTfifo.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTfifo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246280 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTfifo " "Found entity 1: UARTfifo" {  } { { "UARTfifo.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTfifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behavioral " "Found design unit 1: flipFlop-Behavioral" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246280 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desdummy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desdummy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desDummy-Behavioral " "Found design unit 1: desDummy-Behavioral" {  } { { "desDummy.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/desDummy.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "1 desDummy " "Found entity 1: desDummy" {  } { { "desDummy.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/desDummy.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des.vhd 14 7 " "Found 14 design units, including 7 entities, in source file des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox1-Behavioral " "Found design unit 1: sbox1-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sbox2-Behavioral " "Found design unit 2: sbox2-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 expander-Behavioral " "Found design unit 3: expander-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 get_key-Behavioral " "Found design unit 4: get_key-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 des_round-Behavioral " "Found design unit 5: des_round-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 des_loop-Behavioral " "Found design unit 6: des_loop-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 des-Behavioral " "Found design unit 7: des-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox1 " "Found entity 1: sbox1" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "2 sbox2 " "Found entity 2: sbox2" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "3 expander " "Found entity 3: expander" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "4 get_key " "Found entity 4: get_key" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "5 des_round " "Found entity 5: des_round" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "6 des_loop " "Found entity 6: des_loop" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""} { "Info" "ISGN_ENTITY_NAME" "7 des " "Found entity 7: des" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaccumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaccumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAccumulator-behavior " "Found design unit 1: dataAccumulator-behavior" {  } { { "dataAccumulator.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/dataAccumulator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246311 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAccumulator " "Found entity 1: dataAccumulator" {  } { { "dataAccumulator.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/dataAccumulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-behavior " "Found design unit 1: adcReader-behavior" {  } { { "adcReader.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/adcReader.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246311 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "adcReader.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/adcReader.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bruteforce.vhd 4 2 " "Found 4 design units, including 2 entities, in source file bruteforce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partialBruteForce-behavior " "Found design unit 1: partialBruteForce-behavior" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246327 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bruteForce-behavior " "Found design unit 2: bruteForce-behavior" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246327 ""} { "Info" "ISGN_ENTITY_NAME" "1 partialBruteForce " "Found entity 1: partialBruteForce" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246327 ""} { "Info" "ISGN_ENTITY_NAME" "2 bruteForce " "Found entity 2: bruteForce" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bruteforceattack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bruteforceattack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bruteForceAttack " "Found entity 1: bruteForceAttack" {  } { { "bruteForceAttack.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531308246327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308246327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bruteForce " "Elaborating entity \"bruteForce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531308246389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partialBruteForce partialBruteForce:bf0 " "Elaborating entity \"partialBruteForce\" for hierarchy \"partialBruteForce:bf0\"" {  } { { "bruteForce.vhd" "bf0" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246389 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mode bruteForce.vhd(42) " "VHDL Signal Declaration warning at bruteForce.vhd(42): used implicit default value for signal \"mode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531308246405 "|bruteForce|partialBruteForce:bf0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des partialBruteForce:bf0\|des:partialBruteForce " "Elaborating entity \"des\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\"" {  } { { "bruteForce.vhd" "partialBruteForce" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des_loop partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des " "Elaborating entity \"des_loop\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\"" {  } { { "des.vhd" "des" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_mode des.vhd(206) " "Verilog HDL or VHDL warning at des.vhd(206): object \"int_mode\" assigned a value but never read" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531308246405 "|bruteForce|des:des_0|des_loop:des"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_blk_in des.vhd(208) " "Verilog HDL or VHDL warning at des.vhd(208): object \"int_blk_in\" assigned a value but never read" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531308246405 "|bruteForce|des:des_0|des_loop:des"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_key partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|get_key:keyer " "Elaborating entity \"get_key\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|get_key:keyer\"" {  } { { "des.vhd" "keyer" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des_round partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des " "Elaborating entity \"des_round\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\"" {  } { { "des.vhd" "des" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expander partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|expander:exp " "Elaborating entity \"expander\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|expander:exp\"" {  } { { "des.vhd" "exp" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox1:s1 " "Elaborating entity \"sbox1\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox1:s1\"" {  } { { "des.vhd" "s1" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox2:s2 " "Elaborating entity \"sbox2\" for hierarchy \"partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox2:s2\"" {  } { { "des.vhd" "s2" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308246420 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1531308248701 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1531308248701 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[24\] GND " "Pin \"plain_out\[24\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[25\] GND " "Pin \"plain_out\[25\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[26\] GND " "Pin \"plain_out\[26\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[27\] GND " "Pin \"plain_out\[27\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[29\] GND " "Pin \"plain_out\[29\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[31\] GND " "Pin \"plain_out\[31\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[35\] GND " "Pin \"plain_out\[35\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[37\] GND " "Pin \"plain_out\[37\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[39\] GND " "Pin \"plain_out\[39\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[40\] GND " "Pin \"plain_out\[40\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[41\] GND " "Pin \"plain_out\[41\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[42\] GND " "Pin \"plain_out\[42\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[44\] GND " "Pin \"plain_out\[44\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[45\] GND " "Pin \"plain_out\[45\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "plain_out\[47\] GND " "Pin \"plain_out\[47\]\" is stuck at GND" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531308250373 "|bruteForce|plain_out[47]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531308250373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531308250561 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 224 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531308250701 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1531308250701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531308252764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531308253092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531308253092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2849 " "Implemented 2849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531308253342 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531308253342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2749 " "Implemented 2749 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531308253342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531308253342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531308253357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 13:24:13 2018 " "Processing ended: Wed Jul 11 13:24:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531308253357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531308253357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531308253357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531308253357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531308254815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531308254822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 13:24:14 2018 " "Processing started: Wed Jul 11 13:24:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531308254822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531308254822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off escape_room -c escape_room " "Command: quartus_fit --read_settings_files=off --write_settings_files=off escape_room -c escape_room" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531308254822 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531308255041 ""}
{ "Info" "0" "" "Project  = escape_room" {  } {  } 0 0 "Project  = escape_room" 0 0 "Fitter" 0 0 1531308255041 ""}
{ "Info" "0" "" "Revision = escape_room" {  } {  } 0 0 "Revision = escape_room" 0 0 "Fitter" 0 0 1531308255041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1531308255150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531308255150 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "escape_room EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"escape_room\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531308255181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531308255260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531308255260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531308255447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531308255447 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531308255853 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531308255853 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531308255853 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531308255853 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531308255869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531308255869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531308255869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531308255869 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531308255869 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531308255869 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531308255869 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1531308256395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "escape_room.sdc " "Synopsys Design Constraints File file not found: 'escape_room.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531308256816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531308256816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1531308256863 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1531308256863 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531308256863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531308257238 ""}  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531308257238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "plain_out_ready~reg0 " "Destination node plain_out_ready~reg0" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf1\|plain_out_ready " "Destination node partialBruteForce:bf1\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 2059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf3\|plain_out_ready " "Destination node partialBruteForce:bf3\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 1579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf2\|plain_out_ready " "Destination node partialBruteForce:bf2\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf4\|plain_out_ready " "Destination node partialBruteForce:bf4\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf6\|plain_out_ready " "Destination node partialBruteForce:bf6\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf5\|plain_out_ready " "Destination node partialBruteForce:bf5\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf0\|plain_out_ready " "Destination node partialBruteForce:bf0\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf7\|plain_out_ready " "Destination node partialBruteForce:bf7\|plain_out_ready" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "partialBruteForce:bf2\|state.beginDecode " "Destination node partialBruteForce:bf2\|state.beginDecode" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531308257238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1531308257238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1531308257238 ""}  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 0 { 0 ""} 0 4127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531308257238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531308257676 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531308257691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531308257691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531308257691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531308257707 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531308257707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531308257707 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531308257723 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531308257863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1531308257879 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531308257879 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 2.5V 49 49 0 " "Number of I/O pins in group: 98 (unused VREF, 2.5V VCCIO, 49 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1531308257879 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1531308257879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531308257879 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531308257879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1531308257879 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531308257879 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531308258394 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1531308258410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531308259521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531308260506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531308260553 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531308267558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531308267558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531308268152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X10_Y0 X20_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10" {  } { { "loc" "" { Generic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y10"} { { 12 { 0 ""} 10 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531308270277 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531308270277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1531308274261 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531308274261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531308274261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.18 " "Total time spent on timing analysis during the Fitter is 2.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531308274448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531308274464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531308274964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531308274964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531308275401 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531308276249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/output_files/escape_room.fit.smsg " "Generated suppressed messages file C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/output_files/escape_room.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531308276905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5308 " "Peak virtual memory: 5308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531308277639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 13:24:37 2018 " "Processing ended: Wed Jul 11 13:24:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531308277639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531308277639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531308277639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531308277639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531308278874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531308278874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 13:24:38 2018 " "Processing started: Wed Jul 11 13:24:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531308278874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531308278874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off escape_room -c escape_room " "Command: quartus_asm --read_settings_files=off --write_settings_files=off escape_room -c escape_room" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531308278874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1531308279401 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531308280223 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531308280259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531308280465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 13:24:40 2018 " "Processing ended: Wed Jul 11 13:24:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531308280465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531308280465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531308280465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531308280465 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531308281168 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531308281909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531308281916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 13:24:41 2018 " "Processing started: Wed Jul 11 13:24:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531308281916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1531308281916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta escape_room -c escape_room " "Command: quartus_sta escape_room -c escape_room" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1531308281916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1531308282131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1531308282646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1531308282646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308282709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308282709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "escape_room.sdc " "Synopsys Design Constraints File file not found: 'escape_room.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1531308283131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308283131 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531308283146 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308283146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1531308283162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308283162 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1531308283162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1531308283178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531308283318 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531308283318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.475 " "Worst-case setup slack is -4.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.475           -2507.839 clk_50  " "   -4.475           -2507.839 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308283318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk_50  " "    0.343               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308283334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531308283334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531308283334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1595.000 clk_50  " "   -3.000           -1595.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308283350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308283350 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531308283412 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308283412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531308283428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1531308283459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1531308284146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308284334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531308284396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531308284396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.929 " "Worst-case setup slack is -3.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.929           -2106.624 clk_50  " "   -3.929           -2106.624 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308284412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_50  " "    0.311               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308284443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531308284443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531308284459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1595.000 clk_50  " "   -3.000           -1595.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308284474 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531308284553 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308284553 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531308284568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308284709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531308284724 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531308284724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.089 " "Worst-case setup slack is -2.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089            -824.657 clk_50  " "   -2.089            -824.657 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308284740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk_50  " "    0.177               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308284756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531308284771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531308284803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1691.387 clk_50  " "   -3.000           -1691.387 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531308284818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531308284818 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 96 synchronizer chains. " "Report Metastability: Found 96 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531308284896 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531308284896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531308285381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531308285381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531308285521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 13:24:45 2018 " "Processing ended: Wed Jul 11 13:24:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531308285521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531308285521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531308285521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1531308285521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1531308286677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531308286693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 13:24:46 2018 " "Processing started: Wed Jul 11 13:24:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531308286693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531308286693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off escape_room -c escape_room " "Command: quartus_eda --read_settings_files=off --write_settings_files=off escape_room -c escape_room" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531308286693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1531308287562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_6_1200mv_85c_slow.vho C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_6_1200mv_85c_slow.vho in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308288234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_6_1200mv_0c_slow.vho C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_6_1200mv_0c_slow.vho in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308288613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_min_1200mv_0c_fast.vho C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_min_1200mv_0c_fast.vho in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308289003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room.vho C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room.vho in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308289378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_6_1200mv_85c_vhd_slow.sdo C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308289691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_6_1200mv_0c_vhd_slow.sdo C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308289988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_min_1200mv_0c_vhd_fast.sdo C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308290300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "escape_room_vhd.sdo C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/ simulation " "Generated file escape_room_vhd.sdo in folder \"C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531308290597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531308290659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 13:24:50 2018 " "Processing ended: Wed Jul 11 13:24:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531308290659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531308290659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531308290659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531308290659 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531308291364 ""}
