/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [26:0] _06_;
  reg [26:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [19:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [23:0] celloutsig_0_47z;
  wire [18:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [22:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[0] ? in_data[72] : celloutsig_0_0z;
  assign celloutsig_1_10z = celloutsig_1_2z[4] ? celloutsig_1_2z[3] : celloutsig_1_7z[10];
  assign celloutsig_0_26z = celloutsig_0_11z ? celloutsig_0_2z[11] : celloutsig_0_19z[1];
  assign celloutsig_0_38z = ~celloutsig_0_16z[11];
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_0_29z = ~_02_;
  assign celloutsig_0_37z = ~((_03_ | celloutsig_0_8z[2]) & celloutsig_0_7z[6]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_0z[10]) & _04_);
  assign celloutsig_0_31z = ~((celloutsig_0_23z | celloutsig_0_1z[1]) & (_05_ | celloutsig_0_6z[2]));
  assign celloutsig_0_0z = in_data[10] | ~(in_data[3]);
  assign celloutsig_1_13z = celloutsig_1_0z[9] | celloutsig_1_11z[1];
  assign celloutsig_0_14z = celloutsig_0_3z | celloutsig_0_9z;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 27'h0000000;
    else _07_ <= { celloutsig_0_2z[14:1], _05_, _06_[11], _02_, _06_[9:1], _03_ };
  reg [2:0] _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 3'h0;
    else _21_ <= celloutsig_1_2z[3:1];
  assign { _04_, _00_, _01_ } = _21_;
  reg [6:0] _22_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 7'h00;
    else _22_ <= celloutsig_0_16z[12:6];
  assign { _06_[6:1], _03_ } = _22_;
  reg [5:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_16z[4:1], celloutsig_0_12z, celloutsig_0_14z };
  assign { _05_, _06_[11], _02_, _06_[9:7] } = _23_;
  assign celloutsig_0_8z = celloutsig_0_7z[3:0] / { 1'h1, in_data[87:85] };
  assign celloutsig_0_13z = { celloutsig_0_1z[4:3], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z } / { 1'h1, celloutsig_0_7z[0], celloutsig_0_7z };
  assign celloutsig_1_17z = { in_data[117:103], 3'h7, celloutsig_1_4z[0] } == in_data[146:128];
  assign celloutsig_0_10z = celloutsig_0_1z[5:2] == { celloutsig_0_7z[3:2], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_1z[2:0], celloutsig_0_0z } >= { in_data[48:47], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z[2:1], celloutsig_1_6z } >= celloutsig_1_3z[2:0];
  assign celloutsig_1_6z = celloutsig_1_0z[5:2] <= celloutsig_1_0z[11:8];
  assign celloutsig_0_9z = { in_data[37:22], celloutsig_0_5z, celloutsig_0_0z } <= { celloutsig_0_2z[8:0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_2z[13:9] <= celloutsig_0_1z[4:0];
  assign celloutsig_1_1z = in_data[187:184] || celloutsig_1_0z[11:8];
  assign celloutsig_1_14z = { in_data[121:117], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_8z, 1'h1 } < in_data[143:134];
  assign celloutsig_0_15z = { celloutsig_0_8z[3], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z } < { celloutsig_0_6z[3:1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[155:138], celloutsig_1_14z, 3'h7, celloutsig_1_4z[0] } % { 1'h1, in_data[144:134], 3'h7, celloutsig_1_4z[0], _04_, _00_, _01_, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_1_19z = celloutsig_1_2z[6:2] % { 1'h1, celloutsig_1_0z[6:3] };
  assign celloutsig_0_17z = { celloutsig_0_16z[11:10], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z } % { 1'h1, celloutsig_0_13z[7:1] };
  assign celloutsig_1_2z[6:1] = celloutsig_1_0z[10] ? celloutsig_1_0z[5:0] : celloutsig_1_0z[9:4];
  assign celloutsig_0_7z = in_data[16] ? celloutsig_0_2z[15:9] : { celloutsig_0_2z[13:11], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[59] ? in_data[80:75] : in_data[66:61];
  assign celloutsig_0_16z = celloutsig_0_1z[5] ? { celloutsig_0_13z[3:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z } : { celloutsig_0_8z[2], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_25z = celloutsig_0_4z ? { celloutsig_0_2z[14:2], _06_[6:1], _03_ } : { in_data[20:4], celloutsig_0_19z };
  assign celloutsig_0_30z = - celloutsig_0_21z[5:1];
  assign celloutsig_0_21z = { celloutsig_0_17z[4:1], celloutsig_0_15z, celloutsig_0_0z } | { celloutsig_0_1z[4:0], celloutsig_0_3z };
  assign celloutsig_0_43z = | { in_data[47:38], celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_1_3z = celloutsig_1_0z[3:0] <<< celloutsig_1_0z[11:8];
  assign celloutsig_0_6z = celloutsig_0_1z[3:0] <<< celloutsig_0_1z[3:0];
  assign celloutsig_1_0z = in_data[171:160] >>> in_data[122:111];
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_1z } >>> in_data[143:139];
  assign celloutsig_0_19z = celloutsig_0_7z[4:2] >>> in_data[23:21];
  assign celloutsig_0_2z = { in_data[47:33], celloutsig_0_0z } >>> { in_data[50:47], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_2z[11:0] >>> { celloutsig_0_16z[10], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_48z = _07_[20:2] ~^ { celloutsig_0_21z[2:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_43z, celloutsig_0_26z };
  assign celloutsig_0_18z = { celloutsig_0_17z[3:1], celloutsig_0_3z } ~^ celloutsig_0_16z[11:8];
  assign celloutsig_0_40z = { celloutsig_0_30z[4], celloutsig_0_37z, celloutsig_0_8z } ^ celloutsig_0_27z[9:4];
  assign celloutsig_0_47z = { celloutsig_0_40z[5], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z } ^ { celloutsig_0_25z[15:1], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_11z = ~((celloutsig_0_2z[4] & celloutsig_0_6z[2]) | celloutsig_0_5z);
  assign celloutsig_0_23z = ~((_06_[3] & celloutsig_0_16z[9]) | celloutsig_0_9z);
  assign celloutsig_1_4z[0] = celloutsig_1_3z[0] ~^ celloutsig_1_1z;
  assign { celloutsig_1_7z[11:4], celloutsig_1_7z[0] } = { celloutsig_1_0z[11:4], celloutsig_1_0z[0] } ~^ { celloutsig_1_0z[8:1], celloutsig_1_4z[0] };
  assign { _06_[26:12], _06_[10], _06_[0] } = { celloutsig_0_2z[14:1], _05_, _02_, _03_ };
  assign celloutsig_1_2z[0] = celloutsig_1_1z;
  assign celloutsig_1_4z[3:1] = 3'h7;
  assign { celloutsig_1_7z[13:12], celloutsig_1_7z[3:1] } = { celloutsig_1_0z[10:9], celloutsig_1_0z[3:1] };
  assign { out_data[150:128], out_data[100:96], out_data[55:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
