Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 15 01:50:52 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (3)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.592        0.000                      0                  340        0.147        0.000                      0                  340        4.500        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.592        0.000                      0                  340        0.147        0.000                      0                  340        4.500        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 tetris_controller_inst/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.306ns (25.141%)  route 3.889ns (74.859%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.563     5.084    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  tetris_controller_inst/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  tetris_controller_inst/active_x_reg[2]/Q
                         net (fo=24, routed)          1.275     6.815    tetris_controller_inst/active_y_reg[3]_0[2]
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.152     6.967 r  tetris_controller_inst/active_y[3]_i_6/O
                         net (fo=8, routed)           1.032     7.999    tetris_controller_inst/active_y[3]_i_6_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.325 f  tetris_controller_inst/active_y[3]_i_28/O
                         net (fo=1, routed)           0.558     8.883    tetris_controller_inst/active_y[3]_i_28_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.007 r  tetris_controller_inst/active_y[3]_i_18/O
                         net (fo=1, routed)           0.338     9.346    tetris_controller_inst/active_y[3]_i_18_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  tetris_controller_inst/active_y[3]_i_5/O
                         net (fo=1, routed)           0.294     9.764    tetris_controller_inst/lfsr_inst/active_y_reg[0]_2
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.888 r  tetris_controller_inst/lfsr_inst/active_y[3]_i_1/O
                         net (fo=4, routed)           0.391    10.279    tetris_controller_inst/lfsr_inst_n_0
    SLICE_X61Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.510    14.851    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X61Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.871    tetris_controller_inst/active_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 tetris_controller_inst/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.306ns (25.364%)  route 3.843ns (74.636%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.563     5.084    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  tetris_controller_inst/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  tetris_controller_inst/active_x_reg[2]/Q
                         net (fo=24, routed)          1.275     6.815    tetris_controller_inst/active_y_reg[3]_0[2]
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.152     6.967 r  tetris_controller_inst/active_y[3]_i_6/O
                         net (fo=8, routed)           1.032     7.999    tetris_controller_inst/active_y[3]_i_6_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.325 f  tetris_controller_inst/active_y[3]_i_28/O
                         net (fo=1, routed)           0.558     8.883    tetris_controller_inst/active_y[3]_i_28_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.007 r  tetris_controller_inst/active_y[3]_i_18/O
                         net (fo=1, routed)           0.338     9.346    tetris_controller_inst/active_y[3]_i_18_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  tetris_controller_inst/active_y[3]_i_5/O
                         net (fo=1, routed)           0.294     9.764    tetris_controller_inst/lfsr_inst/active_y_reg[0]_2
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.888 r  tetris_controller_inst/lfsr_inst/active_y[3]_i_1/O
                         net (fo=4, routed)           0.345    10.233    tetris_controller_inst/lfsr_inst_n_0
    SLICE_X62Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.511    14.852    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.872    tetris_controller_inst/active_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 tetris_controller_inst/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.306ns (25.364%)  route 3.843ns (74.636%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.563     5.084    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  tetris_controller_inst/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  tetris_controller_inst/active_x_reg[2]/Q
                         net (fo=24, routed)          1.275     6.815    tetris_controller_inst/active_y_reg[3]_0[2]
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.152     6.967 r  tetris_controller_inst/active_y[3]_i_6/O
                         net (fo=8, routed)           1.032     7.999    tetris_controller_inst/active_y[3]_i_6_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.325 f  tetris_controller_inst/active_y[3]_i_28/O
                         net (fo=1, routed)           0.558     8.883    tetris_controller_inst/active_y[3]_i_28_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.007 r  tetris_controller_inst/active_y[3]_i_18/O
                         net (fo=1, routed)           0.338     9.346    tetris_controller_inst/active_y[3]_i_18_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  tetris_controller_inst/active_y[3]_i_5/O
                         net (fo=1, routed)           0.294     9.764    tetris_controller_inst/lfsr_inst/active_y_reg[0]_2
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.888 r  tetris_controller_inst/lfsr_inst/active_y[3]_i_1/O
                         net (fo=4, routed)           0.345    10.233    tetris_controller_inst/lfsr_inst_n_0
    SLICE_X62Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.511    14.852    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.872    tetris_controller_inst/active_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 tetris_controller_inst/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.306ns (25.364%)  route 3.843ns (74.636%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.563     5.084    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  tetris_controller_inst/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  tetris_controller_inst/active_x_reg[2]/Q
                         net (fo=24, routed)          1.275     6.815    tetris_controller_inst/active_y_reg[3]_0[2]
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.152     6.967 r  tetris_controller_inst/active_y[3]_i_6/O
                         net (fo=8, routed)           1.032     7.999    tetris_controller_inst/active_y[3]_i_6_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.325 f  tetris_controller_inst/active_y[3]_i_28/O
                         net (fo=1, routed)           0.558     8.883    tetris_controller_inst/active_y[3]_i_28_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.007 r  tetris_controller_inst/active_y[3]_i_18/O
                         net (fo=1, routed)           0.338     9.346    tetris_controller_inst/active_y[3]_i_18_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  tetris_controller_inst/active_y[3]_i_5/O
                         net (fo=1, routed)           0.294     9.764    tetris_controller_inst/lfsr_inst/active_y_reg[0]_2
    SLICE_X61Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.888 r  tetris_controller_inst/lfsr_inst/active_y[3]_i_1/O
                         net (fo=4, routed)           0.345    10.233    tetris_controller_inst/lfsr_inst_n_0
    SLICE_X62Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.511    14.852    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  tetris_controller_inst/active_y_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.872    tetris_controller_inst/active_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.458ns (27.961%)  route 3.756ns (72.039%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.637     5.158    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  keypress_controller_inst/down_hold/counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.481    keypress_controller_inst/down_hold/counter[18]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.436     7.041    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.550     7.716    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.685     8.525    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.118     8.643 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.513     9.155    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.767    10.249    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.373 r  keypress_controller_inst/down_hold/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.373    keypress_controller_inst/down_hold/counter[4]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.031    15.128    keypress_controller_inst/down_hold/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.458ns (27.983%)  route 3.752ns (72.018%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.637     5.158    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  keypress_controller_inst/down_hold/counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.481    keypress_controller_inst/down_hold/counter[18]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.436     7.041    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.550     7.716    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.685     8.525    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.118     8.643 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.513     9.155    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.763    10.245    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.369 r  keypress_controller_inst/down_hold/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.369    keypress_controller_inst/down_hold/counter[2]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.029    15.126    keypress_controller_inst/down_hold/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.458ns (27.812%)  route 3.784ns (72.188%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.637     5.158    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  keypress_controller_inst/down_hold/counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.481    keypress_controller_inst/down_hold/counter[18]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.436     7.041    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.550     7.716    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.685     8.525    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.118     8.643 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.513     9.155    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.795    10.277    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X64Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.401 r  keypress_controller_inst/down_hold/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000    10.401    keypress_controller_inst/down_hold/counter[8]_i_1__1_n_0
    SLICE_X64Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[8]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.081    15.178    keypress_controller_inst/down_hold/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 1.458ns (27.870%)  route 3.773ns (72.130%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.637     5.158    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  keypress_controller_inst/down_hold/counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.481    keypress_controller_inst/down_hold/counter[18]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.436     7.041    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.550     7.716    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.685     8.525    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.118     8.643 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.513     9.155    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.784    10.266    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X64Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.390 r  keypress_controller_inst/down_hold/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000    10.390    keypress_controller_inst/down_hold/counter[12]_i_1__1_n_0
    SLICE_X64Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[12]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y40         FDCE (Setup_fdce_C_D)        0.077    15.174    keypress_controller_inst/down_hold/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.453ns (27.892%)  route 3.756ns (72.108%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.637     5.158    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  keypress_controller_inst/down_hold/counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.481    keypress_controller_inst/down_hold/counter[18]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.436     7.041    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.550     7.716    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.685     8.525    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.118     8.643 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.513     9.155    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.767    10.249    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.119    10.368 r  keypress_controller_inst/down_hold/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.368    keypress_controller_inst/down_hold/counter[5]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.075    15.172    keypress_controller_inst/down_hold/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.452ns (27.899%)  route 3.752ns (72.101%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.637     5.158    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.518     5.676 r  keypress_controller_inst/down_hold/counter_reg[18]/Q
                         net (fo=2, routed)           0.805     6.481    keypress_controller_inst/down_hold/counter[18]
    SLICE_X64Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.436     7.041    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.550     7.716    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.685     8.525    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.118     8.643 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.513     9.155    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I4_O)        0.326     9.481 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.763    10.245    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.118    10.363 r  keypress_controller_inst/down_hold/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.363    keypress_controller_inst/down_hold/counter[3]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.075    15.172    keypress_controller_inst/down_hold/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  4.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.593     1.476    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X58Y42         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  keypress_controller_inst/key_de/key_down_reg[107]/Q
                         net (fo=2, routed)           0.065     1.682    keypress_controller_inst/key_de/key_down[107]
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  keypress_controller_inst/key_de/key_press[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    keypress_controller_inst/key_de_n_11
    SLICE_X59Y42         FDCE                                         r  keypress_controller_inst/key_press_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.863     1.990    keypress_controller_inst/clk_IBUF_BUFG
    SLICE_X59Y42         FDCE                                         r  keypress_controller_inst/key_press_reg[0]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X59Y42         FDCE (Hold_fdce_C_D)         0.091     1.580    keypress_controller_inst/key_press_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.674%)  route 0.102ns (35.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.564     1.447    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X53Y39         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.102     1.690    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X52Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.735 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1_n_0
    SLICE_X52Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.835     1.962    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y39         FDCE (Hold_fdce_C_D)         0.121     1.581    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.174%)  route 0.124ns (46.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.565     1.448    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y42         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.124     1.713    keypress_controller_inst/key_de/inst/inst/rx_data[0]
    SLICE_X57Y41         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.836     1.963    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X57Y41         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X57Y41         FDCE (Hold_fdce_C_D)         0.070     1.555    keypress_controller_inst/key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.566     1.449    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  keypress_controller_inst/key_de/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  keypress_controller_inst/key_de/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.110     1.700    keypress_controller_inst/key_de/state__0[0]
    SLICE_X56Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.745 r  keypress_controller_inst/key_de/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.745    keypress_controller_inst/key_de/state__1[1]
    SLICE_X56Y39         FDCE                                         r  keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.835     1.962    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  keypress_controller_inst/key_de/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         FDCE (Hold_fdce_C_D)         0.120     1.582    keypress_controller_inst/key_de/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 keypress_controller_inst/down_hold/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.594     1.477    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  keypress_controller_inst/down_hold/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  keypress_controller_inst/down_hold/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.098     1.716    keypress_controller_inst/down_hold/state[0]
    SLICE_X63Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  keypress_controller_inst/down_hold/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.761    keypress_controller_inst/down_hold/pulse_i_1__1_n_0
    SLICE_X63Y41         FDCE                                         r  keypress_controller_inst/down_hold/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.865     1.992    keypress_controller_inst/down_hold/clk_IBUF_BUFG
    SLICE_X63Y41         FDCE                                         r  keypress_controller_inst/down_hold/pulse_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X63Y41         FDCE (Hold_fdce_C_D)         0.091     1.581    keypress_controller_inst/down_hold/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tetris_controller_inst/lfsr_inst/random_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.209ns (73.205%)  route 0.077ns (26.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.563     1.446    tetris_controller_inst/lfsr_inst/clk_IBUF_BUFG
    SLICE_X56Y33         FDPE                                         r  tetris_controller_inst/lfsr_inst/random_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.610 f  tetris_controller_inst/lfsr_inst/random_reg[1]/Q
                         net (fo=11, routed)          0.077     1.687    tetris_controller_inst/lfsr_inst/Q[1]
    SLICE_X57Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.732 r  tetris_controller_inst/lfsr_inst/active_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    tetris_controller_inst/next_active_x[2]
    SLICE_X57Y33         FDCE                                         r  tetris_controller_inst/active_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.830     1.957    tetris_controller_inst/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  tetris_controller_inst/active_x_reg[2]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X57Y33         FDCE (Hold_fdce_C_D)         0.092     1.551    tetris_controller_inst/active_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/op/op_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.657%)  route 0.132ns (48.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.592     1.475    keypress_controller_inst/key_de/op/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  keypress_controller_inst/key_de/op/op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  keypress_controller_inst/key_de/op/op_reg/Q
                         net (fo=9, routed)           0.132     1.748    keypress_controller_inst/key_de/pulse_been_ready
    SLICE_X59Y40         FDCE                                         r  keypress_controller_inst/key_de/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.863     1.990    keypress_controller_inst/key_de/clk_IBUF_BUFG
    SLICE_X59Y40         FDCE                                         r  keypress_controller_inst/key_de/key_valid_reg/C
                         clock pessimism             -0.498     1.492    
    SLICE_X59Y40         FDCE (Hold_fdce_C_D)         0.070     1.562    keypress_controller_inst/key_de/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.565     1.448    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y40         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.094     1.706    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X55Y40         LUT4 (Prop_lut4_I3_O)        0.048     1.754 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/p_1_in[3]
    SLICE_X55Y40         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.836     1.963    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X55Y40         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y40         FDCE (Hold_fdce_C_D)         0.107     1.568    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.730%)  route 0.125ns (43.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.565     1.448    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y42         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.125     1.737    keypress_controller_inst/key_de/inst/inst/rx_data[3]
    SLICE_X56Y41         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.836     1.963    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X56Y41         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X56Y41         FDCE (Hold_fdce_C_D)         0.063     1.548    keypress_controller_inst/key_de/inst/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tetris_controller_inst/clk_fall_op/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/clk_fall_op/op_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.591     1.474    tetris_controller_inst/clk_fall_op/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  tetris_controller_inst/clk_fall_op/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  tetris_controller_inst/clk_fall_op/delay_reg/Q
                         net (fo=1, routed)           0.054     1.657    divs/delay
    SLICE_X59Y37         LUT2 (Prop_lut2_I1_O)        0.099     1.756 r  divs/op_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    tetris_controller_inst/clk_fall_op/op_reg_0
    SLICE_X59Y37         FDRE                                         r  tetris_controller_inst/clk_fall_op/op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.860     1.987    tetris_controller_inst/clk_fall_op/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  tetris_controller_inst/clk_fall_op/op_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.091     1.565    tetris_controller_inst/clk_fall_op/op_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y29   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   divs/div_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   divs/div_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   keypress_controller_inst/down_hold/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   keypress_controller_inst/down_hold/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y43   keypress_controller_inst/down_hold/counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   divs/div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   tetris_controller_inst/lfsr_inst/random_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   tetris_controller_inst/lfsr_inst/random_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   divs/div_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   divs/div_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   divs/div_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   divs/div_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   divs/div_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   divs/div_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   divs/div_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   divs/div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   keypress_controller_inst/down_hold/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   keypress_controller_inst/down_hold/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   keypress_controller_inst/down_hold/counter_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y40   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C



