# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../16bit_PISO_register.srcs/sources_1/new/16bit_PISO_register.v" \
"../../../../16bit_PISO_register.srcs/sim_1/new/16_bit_PISO_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
