
L06_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b88c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  0800ba5c  0800ba5c  0001ba5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb60  0800bb60  00020134  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb60  0800bb60  0001bb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb68  0800bb68  00020134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb68  0800bb68  0001bb68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb6c  0800bb6c  0001bb6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000134  20000000  0800bb70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000558  20000138  0800bca4  00020138  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000690  0800bca4  00020690  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dbe5  00000000  00000000  000201a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048a5  00000000  00000000  0003dd8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001838  00000000  00000000  00042638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012c4  00000000  00000000  00043e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002aac2  00000000  00000000  00045134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022ca5  00000000  00000000  0006fbf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fcd3b  00000000  00000000  0009289b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006a10  00000000  00000000  0018f5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00195fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000138 	.word	0x20000138
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ba44 	.word	0x0800ba44

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000013c 	.word	0x2000013c
 800020c:	0800ba44 	.word	0x0800ba44

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_d2f>:
 8000bec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf4:	bf24      	itt	cs
 8000bf6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfe:	d90d      	bls.n	8000c1c <__aeabi_d2f+0x30>
 8000c00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c14:	bf08      	it	eq
 8000c16:	f020 0001 	biceq.w	r0, r0, #1
 8000c1a:	4770      	bx	lr
 8000c1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c20:	d121      	bne.n	8000c66 <__aeabi_d2f+0x7a>
 8000c22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c26:	bfbc      	itt	lt
 8000c28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	4770      	bxlt	lr
 8000c2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c36:	f1c2 0218 	rsb	r2, r2, #24
 8000c3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c42:	fa20 f002 	lsr.w	r0, r0, r2
 8000c46:	bf18      	it	ne
 8000c48:	f040 0001 	orrne.w	r0, r0, #1
 8000c4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c58:	ea40 000c 	orr.w	r0, r0, ip
 8000c5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c64:	e7cc      	b.n	8000c00 <__aeabi_d2f+0x14>
 8000c66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6a:	d107      	bne.n	8000c7c <__aeabi_d2f+0x90>
 8000c6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c70:	bf1e      	ittt	ne
 8000c72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7a:	4770      	bxne	lr
 8000c7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <__aeabi_uldivmod>:
 8000c8c:	b953      	cbnz	r3, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c8e:	b94a      	cbnz	r2, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c90:	2900      	cmp	r1, #0
 8000c92:	bf08      	it	eq
 8000c94:	2800      	cmpeq	r0, #0
 8000c96:	bf1c      	itt	ne
 8000c98:	f04f 31ff 	movne.w	r1, #4294967295
 8000c9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca0:	f000 b970 	b.w	8000f84 <__aeabi_idiv0>
 8000ca4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cac:	f000 f806 	bl	8000cbc <__udivmoddi4>
 8000cb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb8:	b004      	add	sp, #16
 8000cba:	4770      	bx	lr

08000cbc <__udivmoddi4>:
 8000cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc0:	9e08      	ldr	r6, [sp, #32]
 8000cc2:	460d      	mov	r5, r1
 8000cc4:	4604      	mov	r4, r0
 8000cc6:	460f      	mov	r7, r1
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d14a      	bne.n	8000d62 <__udivmoddi4+0xa6>
 8000ccc:	428a      	cmp	r2, r1
 8000cce:	4694      	mov	ip, r2
 8000cd0:	d965      	bls.n	8000d9e <__udivmoddi4+0xe2>
 8000cd2:	fab2 f382 	clz	r3, r2
 8000cd6:	b143      	cbz	r3, 8000cea <__udivmoddi4+0x2e>
 8000cd8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cdc:	f1c3 0220 	rsb	r2, r3, #32
 8000ce0:	409f      	lsls	r7, r3
 8000ce2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce6:	4317      	orrs	r7, r2
 8000ce8:	409c      	lsls	r4, r3
 8000cea:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cee:	fa1f f58c 	uxth.w	r5, ip
 8000cf2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf6:	0c22      	lsrs	r2, r4, #16
 8000cf8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cfc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d00:	fb01 f005 	mul.w	r0, r1, r5
 8000d04:	4290      	cmp	r0, r2
 8000d06:	d90a      	bls.n	8000d1e <__udivmoddi4+0x62>
 8000d08:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d10:	f080 811c 	bcs.w	8000f4c <__udivmoddi4+0x290>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f240 8119 	bls.w	8000f4c <__udivmoddi4+0x290>
 8000d1a:	3902      	subs	r1, #2
 8000d1c:	4462      	add	r2, ip
 8000d1e:	1a12      	subs	r2, r2, r0
 8000d20:	b2a4      	uxth	r4, r4
 8000d22:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d26:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d2a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2e:	fb00 f505 	mul.w	r5, r0, r5
 8000d32:	42a5      	cmp	r5, r4
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x90>
 8000d36:	eb1c 0404 	adds.w	r4, ip, r4
 8000d3a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3e:	f080 8107 	bcs.w	8000f50 <__udivmoddi4+0x294>
 8000d42:	42a5      	cmp	r5, r4
 8000d44:	f240 8104 	bls.w	8000f50 <__udivmoddi4+0x294>
 8000d48:	4464      	add	r4, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d50:	1b64      	subs	r4, r4, r5
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11e      	cbz	r6, 8000d5e <__udivmoddi4+0xa2>
 8000d56:	40dc      	lsrs	r4, r3
 8000d58:	2300      	movs	r3, #0
 8000d5a:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0xbc>
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	f000 80ed 	beq.w	8000f46 <__udivmoddi4+0x28a>
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	e9c6 0500 	strd	r0, r5, [r6]
 8000d72:	4608      	mov	r0, r1
 8000d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d78:	fab3 f183 	clz	r1, r3
 8000d7c:	2900      	cmp	r1, #0
 8000d7e:	d149      	bne.n	8000e14 <__udivmoddi4+0x158>
 8000d80:	42ab      	cmp	r3, r5
 8000d82:	d302      	bcc.n	8000d8a <__udivmoddi4+0xce>
 8000d84:	4282      	cmp	r2, r0
 8000d86:	f200 80f8 	bhi.w	8000f7a <__udivmoddi4+0x2be>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb65 0203 	sbc.w	r2, r5, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	4617      	mov	r7, r2
 8000d94:	2e00      	cmp	r6, #0
 8000d96:	d0e2      	beq.n	8000d5e <__udivmoddi4+0xa2>
 8000d98:	e9c6 4700 	strd	r4, r7, [r6]
 8000d9c:	e7df      	b.n	8000d5e <__udivmoddi4+0xa2>
 8000d9e:	b902      	cbnz	r2, 8000da2 <__udivmoddi4+0xe6>
 8000da0:	deff      	udf	#255	; 0xff
 8000da2:	fab2 f382 	clz	r3, r2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x210>
 8000dac:	1a8a      	subs	r2, r1, r2
 8000dae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	2101      	movs	r1, #1
 8000db8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dbc:	fb07 2015 	mls	r0, r7, r5, r2
 8000dc0:	0c22      	lsrs	r2, r4, #16
 8000dc2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc6:	fb0e f005 	mul.w	r0, lr, r5
 8000dca:	4290      	cmp	r0, r2
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x124>
 8000dce:	eb1c 0202 	adds.w	r2, ip, r2
 8000dd2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x122>
 8000dd8:	4290      	cmp	r0, r2
 8000dda:	f200 80cb 	bhi.w	8000f74 <__udivmoddi4+0x2b8>
 8000dde:	4645      	mov	r5, r8
 8000de0:	1a12      	subs	r2, r2, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de8:	fb07 2210 	mls	r2, r7, r0, r2
 8000dec:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000df0:	fb0e fe00 	mul.w	lr, lr, r0
 8000df4:	45a6      	cmp	lr, r4
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x14e>
 8000df8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dfc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e00:	d202      	bcs.n	8000e08 <__udivmoddi4+0x14c>
 8000e02:	45a6      	cmp	lr, r4
 8000e04:	f200 80bb 	bhi.w	8000f7e <__udivmoddi4+0x2c2>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e12:	e79f      	b.n	8000d54 <__udivmoddi4+0x98>
 8000e14:	f1c1 0720 	rsb	r7, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e22:	fa05 f401 	lsl.w	r4, r5, r1
 8000e26:	fa20 f307 	lsr.w	r3, r0, r7
 8000e2a:	40fd      	lsrs	r5, r7
 8000e2c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e36:	fa1f fe8c 	uxth.w	lr, ip
 8000e3a:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e44:	fb08 f50e 	mul.w	r5, r8, lr
 8000e48:	42a5      	cmp	r5, r4
 8000e4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4e:	fa00 f001 	lsl.w	r0, r0, r1
 8000e52:	d90b      	bls.n	8000e6c <__udivmoddi4+0x1b0>
 8000e54:	eb1c 0404 	adds.w	r4, ip, r4
 8000e58:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e5c:	f080 8088 	bcs.w	8000f70 <__udivmoddi4+0x2b4>
 8000e60:	42a5      	cmp	r5, r4
 8000e62:	f240 8085 	bls.w	8000f70 <__udivmoddi4+0x2b4>
 8000e66:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6a:	4464      	add	r4, ip
 8000e6c:	1b64      	subs	r4, r4, r5
 8000e6e:	b29d      	uxth	r5, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e7c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e80:	45a6      	cmp	lr, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1da>
 8000e84:	eb1c 0404 	adds.w	r4, ip, r4
 8000e88:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e8c:	d26c      	bcs.n	8000f68 <__udivmoddi4+0x2ac>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	d96a      	bls.n	8000f68 <__udivmoddi4+0x2ac>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	4464      	add	r4, ip
 8000e96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e9a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9e:	eba4 040e 	sub.w	r4, r4, lr
 8000ea2:	42ac      	cmp	r4, r5
 8000ea4:	46c8      	mov	r8, r9
 8000ea6:	46ae      	mov	lr, r5
 8000ea8:	d356      	bcc.n	8000f58 <__udivmoddi4+0x29c>
 8000eaa:	d053      	beq.n	8000f54 <__udivmoddi4+0x298>
 8000eac:	b156      	cbz	r6, 8000ec4 <__udivmoddi4+0x208>
 8000eae:	ebb0 0208 	subs.w	r2, r0, r8
 8000eb2:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb6:	fa04 f707 	lsl.w	r7, r4, r7
 8000eba:	40ca      	lsrs	r2, r1
 8000ebc:	40cc      	lsrs	r4, r1
 8000ebe:	4317      	orrs	r7, r2
 8000ec0:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ecc:	f1c3 0120 	rsb	r1, r3, #32
 8000ed0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed8:	fa25 f101 	lsr.w	r1, r5, r1
 8000edc:	409d      	lsls	r5, r3
 8000ede:	432a      	orrs	r2, r5
 8000ee0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee4:	fa1f fe8c 	uxth.w	lr, ip
 8000ee8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eec:	fb07 1510 	mls	r5, r7, r0, r1
 8000ef0:	0c11      	lsrs	r1, r2, #16
 8000ef2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef6:	fb00 f50e 	mul.w	r5, r0, lr
 8000efa:	428d      	cmp	r5, r1
 8000efc:	fa04 f403 	lsl.w	r4, r4, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x258>
 8000f02:	eb1c 0101 	adds.w	r1, ip, r1
 8000f06:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0a:	d22f      	bcs.n	8000f6c <__udivmoddi4+0x2b0>
 8000f0c:	428d      	cmp	r5, r1
 8000f0e:	d92d      	bls.n	8000f6c <__udivmoddi4+0x2b0>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4461      	add	r1, ip
 8000f14:	1b49      	subs	r1, r1, r5
 8000f16:	b292      	uxth	r2, r2
 8000f18:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f1c:	fb07 1115 	mls	r1, r7, r5, r1
 8000f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f24:	fb05 f10e 	mul.w	r1, r5, lr
 8000f28:	4291      	cmp	r1, r2
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x282>
 8000f2c:	eb1c 0202 	adds.w	r2, ip, r2
 8000f30:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f34:	d216      	bcs.n	8000f64 <__udivmoddi4+0x2a8>
 8000f36:	4291      	cmp	r1, r2
 8000f38:	d914      	bls.n	8000f64 <__udivmoddi4+0x2a8>
 8000f3a:	3d02      	subs	r5, #2
 8000f3c:	4462      	add	r2, ip
 8000f3e:	1a52      	subs	r2, r2, r1
 8000f40:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f44:	e738      	b.n	8000db8 <__udivmoddi4+0xfc>
 8000f46:	4631      	mov	r1, r6
 8000f48:	4630      	mov	r0, r6
 8000f4a:	e708      	b.n	8000d5e <__udivmoddi4+0xa2>
 8000f4c:	4639      	mov	r1, r7
 8000f4e:	e6e6      	b.n	8000d1e <__udivmoddi4+0x62>
 8000f50:	4610      	mov	r0, r2
 8000f52:	e6fb      	b.n	8000d4c <__udivmoddi4+0x90>
 8000f54:	4548      	cmp	r0, r9
 8000f56:	d2a9      	bcs.n	8000eac <__udivmoddi4+0x1f0>
 8000f58:	ebb9 0802 	subs.w	r8, r9, r2
 8000f5c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f60:	3b01      	subs	r3, #1
 8000f62:	e7a3      	b.n	8000eac <__udivmoddi4+0x1f0>
 8000f64:	4645      	mov	r5, r8
 8000f66:	e7ea      	b.n	8000f3e <__udivmoddi4+0x282>
 8000f68:	462b      	mov	r3, r5
 8000f6a:	e794      	b.n	8000e96 <__udivmoddi4+0x1da>
 8000f6c:	4640      	mov	r0, r8
 8000f6e:	e7d1      	b.n	8000f14 <__udivmoddi4+0x258>
 8000f70:	46d0      	mov	r8, sl
 8000f72:	e77b      	b.n	8000e6c <__udivmoddi4+0x1b0>
 8000f74:	3d02      	subs	r5, #2
 8000f76:	4462      	add	r2, ip
 8000f78:	e732      	b.n	8000de0 <__udivmoddi4+0x124>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e70a      	b.n	8000d94 <__udivmoddi4+0xd8>
 8000f7e:	4464      	add	r4, ip
 8000f80:	3802      	subs	r0, #2
 8000f82:	e742      	b.n	8000e0a <__udivmoddi4+0x14e>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 fa47 	bl	8001424 <null_ptr_check>
 8000f96:	4603      	mov	r3, r0
 8000f98:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d117      	bne.n	8000fd2 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000fa2:	6879      	ldr	r1, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	20d0      	movs	r0, #208	; 0xd0
 8000faa:	f000 f818 	bl	8000fde <bmp2_get_regs>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10b      	bne.n	8000fd2 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b58      	cmp	r3, #88	; 0x58
 8000fc0:	d105      	bne.n	8000fce <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 fa79 	bl	80014ba <get_calib_param>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	e001      	b.n	8000fd2 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000fce:	23fc      	movs	r3, #252	; 0xfc
 8000fd0:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000fde:	b590      	push	{r4, r7, lr}
 8000fe0:	b087      	sub	sp, #28
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	60b9      	str	r1, [r7, #8]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	603b      	str	r3, [r7, #0]
 8000fea:	4603      	mov	r3, r0
 8000fec:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000fee:	6838      	ldr	r0, [r7, #0]
 8000ff0:	f000 fa18 	bl	8001424 <null_ptr_check>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000ff8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d11e      	bne.n	800103e <bmp2_get_regs+0x60>
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d01b      	beq.n	800103e <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	785b      	ldrb	r3, [r3, #1]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d103      	bne.n	8001016 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001014:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	68dc      	ldr	r4, [r3, #12]
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	7bf8      	ldrb	r0, [r7, #15]
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	68b9      	ldr	r1, [r7, #8]
 8001024:	47a0      	blx	r4
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d004      	beq.n	8001042 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8001038:	23fe      	movs	r3, #254	; 0xfe
 800103a:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800103c:	e001      	b.n	8001042 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800103e:	23ff      	movs	r3, #255	; 0xff
 8001040:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001042:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001046:	4618      	mov	r0, r3
 8001048:	371c      	adds	r7, #28
 800104a:	46bd      	mov	sp, r7
 800104c:	bd90      	pop	{r4, r7, pc}

0800104e <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800104e:	b590      	push	{r4, r7, lr}
 8001050:	b08b      	sub	sp, #44	; 0x2c
 8001052:	af00      	add	r7, sp, #0
 8001054:	60f8      	str	r0, [r7, #12]
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b04      	cmp	r3, #4
 8001060:	d901      	bls.n	8001066 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001062:	2304      	movs	r3, #4
 8001064:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001066:	6838      	ldr	r0, [r7, #0]
 8001068:	f000 f9dc 	bl	8001424 <null_ptr_check>
 800106c:	4603      	mov	r3, r0
 800106e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001072:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001076:	2b00      	cmp	r3, #0
 8001078:	d150      	bne.n	800111c <bmp2_set_regs+0xce>
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d04d      	beq.n	800111c <bmp2_set_regs+0xce>
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d04a      	beq.n	800111c <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d043      	beq.n	8001114 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	785b      	ldrb	r3, [r3, #1]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d114      	bne.n	80010c4 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800109a:	2300      	movs	r3, #0
 800109c:	77fb      	strb	r3, [r7, #31]
 800109e:	e00d      	b.n	80010bc <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 80010a0:	7ffb      	ldrb	r3, [r7, #31]
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	4413      	add	r3, r2
 80010a6:	781a      	ldrb	r2, [r3, #0]
 80010a8:	7ffb      	ldrb	r3, [r7, #31]
 80010aa:	68f9      	ldr	r1, [r7, #12]
 80010ac:	440b      	add	r3, r1
 80010ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010b6:	7ffb      	ldrb	r3, [r7, #31]
 80010b8:	3301      	adds	r3, #1
 80010ba:	77fb      	strb	r3, [r7, #31]
 80010bc:	7ffb      	ldrb	r3, [r7, #31]
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d8ed      	bhi.n	80010a0 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d90b      	bls.n	80010e2 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80010ca:	f107 0114 	add.w	r1, r7, #20
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	68f8      	ldr	r0, [r7, #12]
 80010d4:	f000 f9c6 	bl	8001464 <interleave_data>
                temp_len = ((len * 2) - 1);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	3b01      	subs	r3, #1
 80010de:	623b      	str	r3, [r7, #32]
 80010e0:	e001      	b.n	80010e6 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	691c      	ldr	r4, [r3, #16]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	7818      	ldrb	r0, [r3, #0]
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f107 0114 	add.w	r1, r7, #20
 80010f6:	6a3a      	ldr	r2, [r7, #32]
 80010f8:	47a0      	blx	r4
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00b      	beq.n	8001124 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 800110c:	23fe      	movs	r3, #254	; 0xfe
 800110e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8001112:	e007      	b.n	8001124 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001114:	23fd      	movs	r3, #253	; 0xfd
 8001116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 800111a:	e003      	b.n	8001124 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800111c:	23ff      	movs	r3, #255	; 0xff
 800111e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001122:	e000      	b.n	8001126 <bmp2_set_regs+0xd8>
        if (len > 0)
 8001124:	bf00      	nop
    }

    return rslt;
 8001126:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800112a:	4618      	mov	r0, r3
 800112c:	372c      	adds	r7, #44	; 0x2c
 800112e:	46bd      	mov	sp, r7
 8001130:	bd90      	pop	{r4, r7, pc}

08001132 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b084      	sub	sp, #16
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 800113a:	23e0      	movs	r3, #224	; 0xe0
 800113c:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 800113e:	23b6      	movs	r3, #182	; 0xb6
 8001140:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001142:	f107 010d 	add.w	r1, r7, #13
 8001146:	f107 000e 	add.w	r0, r7, #14
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2201      	movs	r2, #1
 800114e:	f7ff ff7e 	bl	800104e <bmp2_set_regs>
 8001152:	4603      	mov	r3, r0
 8001154:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001156:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b084      	sub	sp, #16
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800116c:	2300      	movs	r3, #0
 800116e:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d02d      	beq.n	80011d2 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001176:	f107 010c 	add.w	r1, r7, #12
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2202      	movs	r2, #2
 800117e:	20f4      	movs	r0, #244	; 0xf4
 8001180:	f7ff ff2d 	bl	8000fde <bmp2_get_regs>
 8001184:	4603      	mov	r3, r0
 8001186:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001188:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d122      	bne.n	80011d6 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001190:	7b3b      	ldrb	r3, [r7, #12]
 8001192:	095b      	lsrs	r3, r3, #5
 8001194:	b2da      	uxtb	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800119a:	7b3b      	ldrb	r3, [r7, #12]
 800119c:	109b      	asrs	r3, r3, #2
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 80011aa:	7b7b      	ldrb	r3, [r7, #13]
 80011ac:	095b      	lsrs	r3, r3, #5
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80011b4:	7b7b      	ldrb	r3, [r7, #13]
 80011b6:	109b      	asrs	r3, r3, #2
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80011c4:	7b7b      	ldrb	r3, [r7, #13]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	715a      	strb	r2, [r3, #5]
 80011d0:	e001      	b.n	80011d6 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011d2:	23ff      	movs	r3, #255	; 0xff
 80011d4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	6879      	ldr	r1, [r7, #4]
 80011f0:	2000      	movs	r0, #0
 80011f2:	f000 f9fd 	bl	80015f0 <conf_sensor>
 80011f6:	4603      	mov	r3, r0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d01b      	beq.n	8001248 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001210:	f107 010e 	add.w	r1, r7, #14
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	2201      	movs	r2, #1
 8001218:	20f3      	movs	r0, #243	; 0xf3
 800121a:	f7ff fee0 	bl	8000fde <bmp2_get_regs>
 800121e:	4603      	mov	r3, r0
 8001220:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d110      	bne.n	800124c <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 800122a:	7bbb      	ldrb	r3, [r7, #14]
 800122c:	10db      	asrs	r3, r3, #3
 800122e:	b2db      	uxtb	r3, r3
 8001230:	f003 0301 	and.w	r3, r3, #1
 8001234:	b2da      	uxtb	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	705a      	strb	r2, [r3, #1]
 8001246:	e001      	b.n	800124c <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001248:	23ff      	movs	r3, #255	; 0xff
 800124a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800124c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	68b9      	ldr	r1, [r7, #8]
 800126c:	4618      	mov	r0, r3
 800126e:	f000 f9bf 	bl	80015f0 <conf_sensor>
 8001272:	4603      	mov	r3, r0
 8001274:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001276:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800127a:	4618      	mov	r0, r3
 800127c:	3718      	adds	r7, #24
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b086      	sub	sp, #24
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
 800128a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	2300      	movs	r3, #0
 8001292:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d024      	beq.n	80012ee <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 80012a4:	f107 0110 	add.w	r1, r7, #16
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	2206      	movs	r2, #6
 80012ac:	20f7      	movs	r0, #247	; 0xf7
 80012ae:	f7ff fe96 	bl	8000fde <bmp2_get_regs>
 80012b2:	4603      	mov	r3, r0
 80012b4:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80012b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d119      	bne.n	80012f2 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80012be:	f107 0208 	add.w	r2, r7, #8
 80012c2:	f107 0310 	add.w	r3, r7, #16
 80012c6:	4611      	mov	r1, r2
 80012c8:	4618      	mov	r0, r3
 80012ca:	f000 fab9 	bl	8001840 <parse_sensor_data>
 80012ce:	4603      	mov	r3, r0
 80012d0:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80012d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d10b      	bne.n	80012f2 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80012da:	f107 0308 	add.w	r3, r7, #8
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f80b 	bl	80012fe <bmp2_compensate_data>
 80012e8:	4603      	mov	r3, r0
 80012ea:	75fb      	strb	r3, [r7, #23]
 80012ec:	e001      	b.n	80012f2 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012ee:	23ff      	movs	r3, #255	; 0xff
 80012f0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f000 f88a 	bl	8001424 <null_ptr_check>
 8001310:	4603      	mov	r3, r0
 8001312:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001314:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d129      	bne.n	8001370 <bmp2_compensate_data+0x72>
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d026      	beq.n	8001370 <bmp2_compensate_data+0x72>
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d023      	beq.n	8001370 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8001328:	68b9      	ldr	r1, [r7, #8]
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001336:	68b9      	ldr	r1, [r7, #8]
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	f04f 0300 	mov.w	r3, #0
 8001340:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	3308      	adds	r3, #8
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	68f9      	ldr	r1, [r7, #12]
 800134c:	4618      	mov	r0, r3
 800134e:	f000 fabb 	bl	80018c8 <compensate_temperature>
 8001352:	4603      	mov	r3, r0
 8001354:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001356:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d10a      	bne.n	8001374 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	68f9      	ldr	r1, [r7, #12]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fba7 	bl	8001ab8 <compensate_pressure>
 800136a:	4603      	mov	r3, r0
 800136c:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800136e:	e001      	b.n	8001374 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001370:	23ff      	movs	r3, #255	; 0xff
 8001372:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001374:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b092      	sub	sp, #72	; 0x48
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 800138c:	4b23      	ldr	r3, [pc, #140]	; (800141c <bmp2_compute_meas_time+0x9c>)
 800138e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001392:	461d      	mov	r5, r3
 8001394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001398:	682b      	ldr	r3, [r5, #0]
 800139a:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 800139c:	4b20      	ldr	r3, [pc, #128]	; (8001420 <bmp2_compute_meas_time+0xa0>)
 800139e:	f107 0410 	add.w	r4, r7, #16
 80013a2:	461d      	mov	r5, r3
 80013a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f000 f837 	bl	8001424 <null_ptr_check>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80013bc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d122      	bne.n	800140a <bmp2_compute_meas_time+0x8a>
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d01f      	beq.n	800140a <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	7e1b      	ldrb	r3, [r3, #24]
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	d111      	bne.n	80013f6 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	78db      	ldrb	r3, [r3, #3]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	3348      	adds	r3, #72	; 0x48
 80013da:	443b      	add	r3, r7
 80013dc:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	789b      	ldrb	r3, [r3, #2]
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	3348      	adds	r3, #72	; 0x48
 80013e8:	443b      	add	r3, r7
 80013ea:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80013ee:	441a      	add	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013f4:	e00c      	b.n	8001410 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	78db      	ldrb	r3, [r3, #3]
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	3348      	adds	r3, #72	; 0x48
 80013fe:	443b      	add	r3, r7
 8001400:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001408:	e002      	b.n	8001410 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800140a:	23ff      	movs	r3, #255	; 0xff
 800140c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 8001410:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8001414:	4618      	mov	r0, r3
 8001416:	3748      	adds	r7, #72	; 0x48
 8001418:	46bd      	mov	sp, r7
 800141a:	bdb0      	pop	{r4, r5, r7, pc}
 800141c:	0800ba5c 	.word	0x0800ba5c
 8001420:	0800ba70 	.word	0x0800ba70

08001424 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d00b      	beq.n	800144a <null_ptr_check+0x26>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d007      	beq.n	800144a <null_ptr_check+0x26>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <null_ptr_check+0x26>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d102      	bne.n	8001450 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800144a:	23ff      	movs	r3, #255	; 0xff
 800144c:	73fb      	strb	r3, [r7, #15]
 800144e:	e001      	b.n	8001454 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001450:	2300      	movs	r3, #0
 8001452:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001454:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001464:	b480      	push	{r7}
 8001466:	b087      	sub	sp, #28
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
 8001470:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001472:	2301      	movs	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	e015      	b.n	80014a4 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001478:	68fa      	ldr	r2, [r7, #12]
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	441a      	add	r2, r3
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	3b01      	subs	r3, #1
 8001484:	68b9      	ldr	r1, [r7, #8]
 8001486:	440b      	add	r3, r1
 8001488:	7812      	ldrb	r2, [r2, #0]
 800148a:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	441a      	add	r2, r3
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	68b9      	ldr	r1, [r7, #8]
 8001498:	440b      	add	r3, r1
 800149a:	7812      	ldrb	r2, [r2, #0]
 800149c:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	3301      	adds	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697a      	ldr	r2, [r7, #20]
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d3e5      	bcc.n	8001478 <interleave_data+0x14>
    }
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	371c      	adds	r7, #28
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b08a      	sub	sp, #40	; 0x28
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	f107 0310 	add.w	r3, r7, #16
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
 80014d4:	611a      	str	r2, [r3, #16]
 80014d6:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80014d8:	f107 010c 	add.w	r1, r7, #12
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2219      	movs	r2, #25
 80014e0:	2088      	movs	r0, #136	; 0x88
 80014e2:	f7ff fd7c 	bl	8000fde <bmp2_get_regs>
 80014e6:	4603      	mov	r3, r0
 80014e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 80014ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d177      	bne.n	80015e4 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80014f4:	7b7b      	ldrb	r3, [r7, #13]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	b21a      	sxth	r2, r3
 80014fa:	7b3b      	ldrb	r3, [r7, #12]
 80014fc:	b21b      	sxth	r3, r3
 80014fe:	4313      	orrs	r3, r2
 8001500:	b21b      	sxth	r3, r3
 8001502:	b29a      	uxth	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	b21a      	sxth	r2, r3
 800150e:	7bbb      	ldrb	r3, [r7, #14]
 8001510:	b21b      	sxth	r3, r3
 8001512:	4313      	orrs	r3, r2
 8001514:	b21a      	sxth	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800151a:	7c7b      	ldrb	r3, [r7, #17]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	7c3b      	ldrb	r3, [r7, #16]
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	b21a      	sxth	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 800152c:	7cfb      	ldrb	r3, [r7, #19]
 800152e:	021b      	lsls	r3, r3, #8
 8001530:	b21a      	sxth	r2, r3
 8001532:	7cbb      	ldrb	r3, [r7, #18]
 8001534:	b21b      	sxth	r3, r3
 8001536:	4313      	orrs	r3, r2
 8001538:	b21b      	sxth	r3, r3
 800153a:	b29a      	uxth	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8001540:	7d7b      	ldrb	r3, [r7, #21]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b21a      	sxth	r2, r3
 8001546:	7d3b      	ldrb	r3, [r7, #20]
 8001548:	b21b      	sxth	r3, r3
 800154a:	4313      	orrs	r3, r2
 800154c:	b21a      	sxth	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001552:	7dfb      	ldrb	r3, [r7, #23]
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b21a      	sxth	r2, r3
 8001558:	7dbb      	ldrb	r3, [r7, #22]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21a      	sxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001564:	7e7b      	ldrb	r3, [r7, #25]
 8001566:	021b      	lsls	r3, r3, #8
 8001568:	b21a      	sxth	r2, r3
 800156a:	7e3b      	ldrb	r3, [r7, #24]
 800156c:	b21b      	sxth	r3, r3
 800156e:	4313      	orrs	r3, r2
 8001570:	b21a      	sxth	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001576:	7efb      	ldrb	r3, [r7, #27]
 8001578:	021b      	lsls	r3, r3, #8
 800157a:	b21a      	sxth	r2, r3
 800157c:	7ebb      	ldrb	r3, [r7, #26]
 800157e:	b21b      	sxth	r3, r3
 8001580:	4313      	orrs	r3, r2
 8001582:	b21a      	sxth	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001588:	7f7b      	ldrb	r3, [r7, #29]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	b21a      	sxth	r2, r3
 800158e:	7f3b      	ldrb	r3, [r7, #28]
 8001590:	b21b      	sxth	r3, r3
 8001592:	4313      	orrs	r3, r2
 8001594:	b21a      	sxth	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 800159a:	7ffb      	ldrb	r3, [r7, #31]
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	b21a      	sxth	r2, r3
 80015a0:	7fbb      	ldrb	r3, [r7, #30]
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	4313      	orrs	r3, r2
 80015a6:	b21a      	sxth	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80015ac:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80015b0:	021b      	lsls	r3, r3, #8
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	4313      	orrs	r3, r2
 80015bc:	b21a      	sxth	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 80015c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80015c6:	021b      	lsls	r3, r3, #8
 80015c8:	b21a      	sxth	r2, r3
 80015ca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	4313      	orrs	r3, r2
 80015d2:	b21a      	sxth	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 80015d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80015dc:	b25a      	sxtb	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 80015e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3728      	adds	r7, #40	; 0x28
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80015fe:	2300      	movs	r3, #0
 8001600:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 8001602:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8001606:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d074      	beq.n	80016f8 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800160e:	f107 0114 	add.w	r1, r7, #20
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2202      	movs	r2, #2
 8001616:	20f4      	movs	r0, #244	; 0xf4
 8001618:	f7ff fce1 	bl	8000fde <bmp2_get_regs>
 800161c:	4603      	mov	r3, r0
 800161e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001620:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d169      	bne.n	80016fc <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff fd82 	bl	8001132 <bmp2_soft_reset>
 800162e:	4603      	mov	r3, r0
 8001630:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001632:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d160      	bne.n	80016fc <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 800163a:	f107 0314 	add.w	r3, r7, #20
 800163e:	68b9      	ldr	r1, [r7, #8]
 8001640:	4618      	mov	r0, r3
 8001642:	f000 f861 	bl	8001708 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8001646:	7d7b      	ldrb	r3, [r7, #21]
 8001648:	b25b      	sxtb	r3, r3
 800164a:	f003 031f 	and.w	r3, r3, #31
 800164e:	b25a      	sxtb	r2, r3
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	789b      	ldrb	r3, [r3, #2]
 8001654:	015b      	lsls	r3, r3, #5
 8001656:	b25b      	sxtb	r3, r3
 8001658:	4313      	orrs	r3, r2
 800165a:	b25b      	sxtb	r3, r3
 800165c:	b2db      	uxtb	r3, r3
 800165e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001660:	7d7b      	ldrb	r3, [r7, #21]
 8001662:	b25b      	sxtb	r3, r3
 8001664:	f023 031c 	bic.w	r3, r3, #28
 8001668:	b25a      	sxtb	r2, r3
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	791b      	ldrb	r3, [r3, #4]
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	b25b      	sxtb	r3, r3
 8001672:	f003 031c 	and.w	r3, r3, #28
 8001676:	b25b      	sxtb	r3, r3
 8001678:	4313      	orrs	r3, r2
 800167a:	b25b      	sxtb	r3, r3
 800167c:	b2db      	uxtb	r3, r3
 800167e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001680:	7d7b      	ldrb	r3, [r7, #21]
 8001682:	b25b      	sxtb	r3, r3
 8001684:	f023 0301 	bic.w	r3, r3, #1
 8001688:	b25a      	sxtb	r2, r3
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	795b      	ldrb	r3, [r3, #5]
 800168e:	b25b      	sxtb	r3, r3
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	b25b      	sxtb	r3, r3
 8001696:	4313      	orrs	r3, r2
 8001698:	b25b      	sxtb	r3, r3
 800169a:	b2db      	uxtb	r3, r3
 800169c:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800169e:	f107 0114 	add.w	r1, r7, #20
 80016a2:	f107 0010 	add.w	r0, r7, #16
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2202      	movs	r2, #2
 80016aa:	f7ff fcd0 	bl	800104e <bmp2_set_regs>
 80016ae:	4603      	mov	r3, r0
 80016b0:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 80016b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d120      	bne.n	80016fc <conf_sensor+0x10c>
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d01d      	beq.n	80016fc <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	7bfa      	ldrb	r2, [r7, #15]
 80016c4:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 80016c6:	7d3b      	ldrb	r3, [r7, #20]
 80016c8:	b25b      	sxtb	r3, r3
 80016ca:	f023 0303 	bic.w	r3, r3, #3
 80016ce:	b25a      	sxtb	r2, r3
 80016d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	b25b      	sxtb	r3, r3
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 80016e2:	f107 0114 	add.w	r1, r7, #20
 80016e6:	f107 0010 	add.w	r0, r7, #16
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f7ff fcae 	bl	800104e <bmp2_set_regs>
 80016f2:	4603      	mov	r3, r0
 80016f4:	75fb      	strb	r3, [r7, #23]
 80016f6:	e001      	b.n	80016fc <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80016f8:	23ff      	movs	r3, #255	; 0xff
 80016fa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80016fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	78db      	ldrb	r3, [r3, #3]
 8001716:	2b04      	cmp	r3, #4
 8001718:	f200 808b 	bhi.w	8001832 <set_os_mode+0x12a>
 800171c:	a201      	add	r2, pc, #4	; (adr r2, 8001724 <set_os_mode+0x1c>)
 800171e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001722:	bf00      	nop
 8001724:	08001739 	.word	0x08001739
 8001728:	0800176b 	.word	0x0800176b
 800172c:	0800179d 	.word	0x0800179d
 8001730:	080017cf 	.word	0x080017cf
 8001734:	08001801 	.word	0x08001801
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b25b      	sxtb	r3, r3
 800173e:	f003 031f 	and.w	r3, r3, #31
 8001742:	b25b      	sxtb	r3, r3
 8001744:	f043 0320 	orr.w	r3, r3, #32
 8001748:	b25b      	sxtb	r3, r3
 800174a:	b2da      	uxtb	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	b25b      	sxtb	r3, r3
 8001756:	f023 031c 	bic.w	r3, r3, #28
 800175a:	b25b      	sxtb	r3, r3
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	b25b      	sxtb	r3, r3
 8001762:	b2da      	uxtb	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	701a      	strb	r2, [r3, #0]
            break;
 8001768:	e064      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	b25b      	sxtb	r3, r3
 8001770:	f003 031f 	and.w	r3, r3, #31
 8001774:	b25b      	sxtb	r3, r3
 8001776:	f043 0320 	orr.w	r3, r3, #32
 800177a:	b25b      	sxtb	r3, r3
 800177c:	b2da      	uxtb	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	b25b      	sxtb	r3, r3
 8001788:	f023 031c 	bic.w	r3, r3, #28
 800178c:	b25b      	sxtb	r3, r3
 800178e:	f043 0308 	orr.w	r3, r3, #8
 8001792:	b25b      	sxtb	r3, r3
 8001794:	b2da      	uxtb	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	701a      	strb	r2, [r3, #0]
            break;
 800179a:	e04b      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	f003 031f 	and.w	r3, r3, #31
 80017a6:	b25b      	sxtb	r3, r3
 80017a8:	f043 0320 	orr.w	r3, r3, #32
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	f023 031c 	bic.w	r3, r3, #28
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	f043 030c 	orr.w	r3, r3, #12
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	701a      	strb	r2, [r3, #0]
            break;
 80017cc:	e032      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f043 0320 	orr.w	r3, r3, #32
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	f023 031c 	bic.w	r3, r3, #28
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	f043 0310 	orr.w	r3, r3, #16
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	701a      	strb	r2, [r3, #0]
            break;
 80017fe:	e019      	b.n	8001834 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f003 031f 	and.w	r3, r3, #31
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001810:	b25b      	sxtb	r3, r3
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f023 031c 	bic.w	r3, r3, #28
 8001822:	b25b      	sxtb	r3, r3
 8001824:	f043 0314 	orr.w	r3, r3, #20
 8001828:	b25b      	sxtb	r3, r3
 800182a:	b2da      	uxtb	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	701a      	strb	r2, [r3, #0]
            break;
 8001830:	e000      	b.n	8001834 <set_os_mode+0x12c>
        default:
            break;
 8001832:	bf00      	nop
    }
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	031b      	lsls	r3, r3, #12
 8001850:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	3301      	adds	r3, #1
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3302      	adds	r3, #2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	091b      	lsrs	r3, r3, #4
 8001864:	b2db      	uxtb	r3, r3
 8001866:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	431a      	orrs	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	431a      	orrs	r2, r3
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3303      	adds	r3, #3
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	031b      	lsls	r3, r3, #12
 800187e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3304      	adds	r3, #4
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3305      	adds	r3, #5
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	b2db      	uxtb	r3, r3
 8001894:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	431a      	orrs	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4313      	orrs	r3, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	4619      	mov	r1, r3
 80018b0:	4610      	mov	r0, r2
 80018b2:	f000 fae5 	bl	8001e80 <st_check_boundaries>
 80018b6:	4603      	mov	r3, r0
 80018b8:	72fb      	strb	r3, [r7, #11]

    return rslt;
 80018ba:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 80018c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018cc:	b08c      	sub	sp, #48	; 0x30
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	60f8      	str	r0, [r7, #12]
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80018d6:	2300      	movs	r3, #0
 80018d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7fe fe37 	bl	8000554 <__aeabi_i2d>
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	4b6c      	ldr	r3, [pc, #432]	; (8001a9c <compensate_temperature+0x1d4>)
 80018ec:	f7fe ffc6 	bl	800087c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4614      	mov	r4, r2
 80018f6:	461d      	mov	r5, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	8b9b      	ldrh	r3, [r3, #28]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fe19 	bl	8000534 <__aeabi_ui2d>
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	4b66      	ldr	r3, [pc, #408]	; (8001aa0 <compensate_temperature+0x1d8>)
 8001908:	f7fe ffb8 	bl	800087c <__aeabi_ddiv>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4620      	mov	r0, r4
 8001912:	4629      	mov	r1, r5
 8001914:	f7fe fcd0 	bl	80002b8 <__aeabi_dsub>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4614      	mov	r4, r2
 800191e:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fe14 	bl	8000554 <__aeabi_i2d>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001930:	4620      	mov	r0, r4
 8001932:	4629      	mov	r1, r5
 8001934:	f7fe fe78 	bl	8000628 <__aeabi_dmul>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fe05 	bl	8000554 <__aeabi_i2d>
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001952:	f7fe ff93 	bl	800087c <__aeabi_ddiv>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4614      	mov	r4, r2
 800195c:	461d      	mov	r5, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	8b9b      	ldrh	r3, [r3, #28]
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fde6 	bl	8000534 <__aeabi_ui2d>
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	4b4d      	ldr	r3, [pc, #308]	; (8001aa4 <compensate_temperature+0x1dc>)
 800196e:	f7fe ff85 	bl	800087c <__aeabi_ddiv>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4620      	mov	r0, r4
 8001978:	4629      	mov	r1, r5
 800197a:	f7fe fc9d 	bl	80002b8 <__aeabi_dsub>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4614      	mov	r4, r2
 8001984:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fde2 	bl	8000554 <__aeabi_i2d>
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001998:	f7fe ff70 	bl	800087c <__aeabi_ddiv>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4690      	mov	r8, r2
 80019a2:	4699      	mov	r9, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	8b9b      	ldrh	r3, [r3, #28]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe fdc3 	bl	8000534 <__aeabi_ui2d>
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	4b3c      	ldr	r3, [pc, #240]	; (8001aa4 <compensate_temperature+0x1dc>)
 80019b4:	f7fe ff62 	bl	800087c <__aeabi_ddiv>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4640      	mov	r0, r8
 80019be:	4649      	mov	r1, r9
 80019c0:	f7fe fc7a 	bl	80002b8 <__aeabi_dsub>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019c8:	4620      	mov	r0, r4
 80019ca:	4629      	mov	r1, r5
 80019cc:	f7fe fe2c 	bl	8000628 <__aeabi_dmul>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4614      	mov	r4, r2
 80019d6:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fdb8 	bl	8000554 <__aeabi_i2d>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
    var2 =
 80019e8:	4620      	mov	r0, r4
 80019ea:	4629      	mov	r1, r5
 80019ec:	f7fe fe1c 	bl	8000628 <__aeabi_dmul>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80019f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019fc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a00:	f7fe fc5c 	bl	80002bc <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f7ff f8a6 	bl	8000b5c <__aeabi_d2iz>
 8001a10:	4602      	mov	r2, r0
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001a16:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a1e:	f7fe fc4d 	bl	80002bc <__adddf3>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4610      	mov	r0, r2
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	4b1e      	ldr	r3, [pc, #120]	; (8001aa8 <compensate_temperature+0x1e0>)
 8001a30:	f7fe ff24 	bl	800087c <__aeabi_ddiv>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001a3c:	f04f 0200 	mov.w	r2, #0
 8001a40:	4b1a      	ldr	r3, [pc, #104]	; (8001aac <compensate_temperature+0x1e4>)
 8001a42:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a46:	f7ff f861 	bl	8000b0c <__aeabi_dcmplt>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d007      	beq.n	8001a60 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	4b15      	ldr	r3, [pc, #84]	; (8001aac <compensate_temperature+0x1e4>)
 8001a56:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <compensate_temperature+0x1e8>)
 8001a66:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a6a:	f7ff f86d 	bl	8000b48 <__aeabi_dcmpgt>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d007      	beq.n	8001a84 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	4b0d      	ldr	r3, [pc, #52]	; (8001ab0 <compensate_temperature+0x1e8>)
 8001a7a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 8001a84:	68f9      	ldr	r1, [r7, #12]
 8001a86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a8a:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001a8e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3730      	adds	r7, #48	; 0x30
 8001a96:	46bd      	mov	sp, r7
 8001a98:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a9c:	40d00000 	.word	0x40d00000
 8001aa0:	40900000 	.word	0x40900000
 8001aa4:	40c00000 	.word	0x40c00000
 8001aa8:	40b40000 	.word	0x40b40000
 8001aac:	c0440000 	.word	0xc0440000
 8001ab0:	40554000 	.word	0x40554000
 8001ab4:	00000000 	.word	0x00000000

08001ab8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001ab8:	b5b0      	push	{r4, r5, r7, lr}
 8001aba:	b08c      	sub	sp, #48	; 0x30
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	f04f 0300 	mov.w	r3, #0
 8001ad2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fd3a 	bl	8000554 <__aeabi_i2d>
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ae8:	f7fe fec8 	bl	800087c <__aeabi_ddiv>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4610      	mov	r0, r2
 8001af2:	4619      	mov	r1, r3
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	4bcb      	ldr	r3, [pc, #812]	; (8001e28 <compensate_pressure+0x370>)
 8001afa:	f7fe fbdd 	bl	80002b8 <__aeabi_dsub>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001b06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b0e:	f7fe fd8b 	bl	8000628 <__aeabi_dmul>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4614      	mov	r4, r2
 8001b18:	461d      	mov	r5, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fd17 	bl	8000554 <__aeabi_i2d>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	f7fe fd7b 	bl	8000628 <__aeabi_dmul>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4610      	mov	r0, r2
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	4bbb      	ldr	r3, [pc, #748]	; (8001e2c <compensate_pressure+0x374>)
 8001b40:	f7fe fe9c 	bl	800087c <__aeabi_ddiv>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fcfe 	bl	8000554 <__aeabi_i2d>
 8001b58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b5c:	f7fe fd64 	bl	8000628 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4610      	mov	r0, r2
 8001b66:	4619      	mov	r1, r3
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	f7fe fba6 	bl	80002bc <__adddf3>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b78:	f7fe fba0 	bl	80002bc <__adddf3>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001b84:	f04f 0200 	mov.w	r2, #0
 8001b88:	4ba9      	ldr	r3, [pc, #676]	; (8001e30 <compensate_pressure+0x378>)
 8001b8a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b8e:	f7fe fe75 	bl	800087c <__aeabi_ddiv>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4614      	mov	r4, r2
 8001b98:	461d      	mov	r5, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7fe fcd7 	bl	8000554 <__aeabi_i2d>
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	4ba2      	ldr	r3, [pc, #648]	; (8001e34 <compensate_pressure+0x37c>)
 8001bac:	f7fe fd3c 	bl	8000628 <__aeabi_dmul>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	f7fe fb80 	bl	80002bc <__adddf3>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fcc2 	bl	8000554 <__aeabi_i2d>
 8001bd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bd4:	f7fe fd28 	bl	8000628 <__aeabi_dmul>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001be4:	f7fe fd20 	bl	8000628 <__aeabi_dmul>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4610      	mov	r0, r2
 8001bee:	4619      	mov	r1, r3
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	4b90      	ldr	r3, [pc, #576]	; (8001e38 <compensate_pressure+0x380>)
 8001bf6:	f7fe fe41 	bl	800087c <__aeabi_ddiv>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	4614      	mov	r4, r2
 8001c00:	461d      	mov	r5, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7fe fca3 	bl	8000554 <__aeabi_i2d>
 8001c0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c12:	f7fe fd09 	bl	8000628 <__aeabi_dmul>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	4629      	mov	r1, r5
 8001c1e:	f7fe fb4d 	bl	80002bc <__adddf3>
 8001c22:	4602      	mov	r2, r0
 8001c24:	460b      	mov	r3, r1
 8001c26:	4610      	mov	r0, r2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f04f 0200 	mov.w	r2, #0
 8001c2e:	4b82      	ldr	r3, [pc, #520]	; (8001e38 <compensate_pressure+0x380>)
 8001c30:	f7fe fe24 	bl	800087c <__aeabi_ddiv>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	4b7a      	ldr	r3, [pc, #488]	; (8001e2c <compensate_pressure+0x374>)
 8001c42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c46:	f7fe fe19 	bl	800087c <__aeabi_ddiv>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	4610      	mov	r0, r2
 8001c50:	4619      	mov	r1, r3
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	4b79      	ldr	r3, [pc, #484]	; (8001e3c <compensate_pressure+0x384>)
 8001c58:	f7fe fb30 	bl	80002bc <__adddf3>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	460b      	mov	r3, r1
 8001c60:	4614      	mov	r4, r2
 8001c62:	461d      	mov	r5, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fc63 	bl	8000534 <__aeabi_ui2d>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	4620      	mov	r0, r4
 8001c74:	4629      	mov	r1, r5
 8001c76:	f7fe fcd7 	bl	8000628 <__aeabi_dmul>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	f04f 0300 	mov.w	r3, #0
 8001c8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c8e:	f7fe ff3d 	bl	8000b0c <__aeabi_dcmplt>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d10b      	bne.n	8001cb0 <compensate_pressure+0x1f8>
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ca4:	f7fe ff50 	bl	8000b48 <__aeabi_dcmpgt>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f000 80de 	beq.w	8001e6c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fc3d 	bl	8000534 <__aeabi_ui2d>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	f04f 0000 	mov.w	r0, #0
 8001cc2:	495f      	ldr	r1, [pc, #380]	; (8001e40 <compensate_pressure+0x388>)
 8001cc4:	f7fe faf8 	bl	80002b8 <__aeabi_dsub>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	4b5b      	ldr	r3, [pc, #364]	; (8001e44 <compensate_pressure+0x38c>)
 8001cd6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cda:	f7fe fdcf 	bl	800087c <__aeabi_ddiv>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ce6:	f7fe fae7 	bl	80002b8 <__aeabi_dsub>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	a347      	add	r3, pc, #284	; (adr r3, 8001e10 <compensate_pressure+0x358>)
 8001cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf8:	f7fe fc96 	bl	8000628 <__aeabi_dmul>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d08:	f7fe fdb8 	bl	800087c <__aeabi_ddiv>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe fc1a 	bl	8000554 <__aeabi_i2d>
 8001d20:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d24:	f7fe fc80 	bl	8000628 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4619      	mov	r1, r3
 8001d30:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d34:	f7fe fc78 	bl	8000628 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	4b40      	ldr	r3, [pc, #256]	; (8001e48 <compensate_pressure+0x390>)
 8001d46:	f7fe fd99 	bl	800087c <__aeabi_ddiv>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7fe fbfb 	bl	8000554 <__aeabi_i2d>
 8001d5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d62:	f7fe fc61 	bl	8000628 <__aeabi_dmul>
 8001d66:	4602      	mov	r2, r0
 8001d68:	460b      	mov	r3, r1
 8001d6a:	4610      	mov	r0, r2
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	4b2e      	ldr	r3, [pc, #184]	; (8001e2c <compensate_pressure+0x374>)
 8001d74:	f7fe fd82 	bl	800087c <__aeabi_ddiv>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001d80:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d84:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d88:	f7fe fa98 	bl	80002bc <__adddf3>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4614      	mov	r4, r2
 8001d92:	461d      	mov	r5, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fbda 	bl	8000554 <__aeabi_i2d>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4620      	mov	r0, r4
 8001da6:	4629      	mov	r1, r5
 8001da8:	f7fe fa88 	bl	80002bc <__adddf3>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	4b24      	ldr	r3, [pc, #144]	; (8001e4c <compensate_pressure+0x394>)
 8001dba:	f7fe fd5f 	bl	800087c <__aeabi_ddiv>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dc6:	f7fe fa79 	bl	80002bc <__adddf3>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001dd2:	a311      	add	r3, pc, #68	; (adr r3, 8001e18 <compensate_pressure+0x360>)
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ddc:	f7fe fe96 	bl	8000b0c <__aeabi_dcmplt>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d007      	beq.n	8001df6 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001de6:	a30c      	add	r3, pc, #48	; (adr r3, 8001e18 <compensate_pressure+0x360>)
 8001de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dec:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001df0:	2303      	movs	r3, #3
 8001df2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001df6:	a30a      	add	r3, pc, #40	; (adr r3, 8001e20 <compensate_pressure+0x368>)
 8001df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e00:	f7fe fea2 	bl	8000b48 <__aeabi_dcmpgt>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	e022      	b.n	8001e50 <compensate_pressure+0x398>
 8001e0a:	bf00      	nop
 8001e0c:	f3af 8000 	nop.w
 8001e10:	00000000 	.word	0x00000000
 8001e14:	40b86a00 	.word	0x40b86a00
 8001e18:	00000000 	.word	0x00000000
 8001e1c:	40dd4c00 	.word	0x40dd4c00
 8001e20:	00000000 	.word	0x00000000
 8001e24:	40fadb00 	.word	0x40fadb00
 8001e28:	40ef4000 	.word	0x40ef4000
 8001e2c:	40e00000 	.word	0x40e00000
 8001e30:	40100000 	.word	0x40100000
 8001e34:	40f00000 	.word	0x40f00000
 8001e38:	41200000 	.word	0x41200000
 8001e3c:	3ff00000 	.word	0x3ff00000
 8001e40:	41300000 	.word	0x41300000
 8001e44:	40b00000 	.word	0x40b00000
 8001e48:	41e00000 	.word	0x41e00000
 8001e4c:	40300000 	.word	0x40300000
 8001e50:	d007      	beq.n	8001e62 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001e52:	a309      	add	r3, pc, #36	; (adr r3, 8001e78 <compensate_pressure+0x3c0>)
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001e5c:	2304      	movs	r3, #4
 8001e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001e62:	68f9      	ldr	r1, [r7, #12]
 8001e64:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e68:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001e6c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3730      	adds	r7, #48	; 0x30
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bdb0      	pop	{r4, r5, r7, pc}
 8001e78:	00000000 	.word	0x00000000
 8001e7c:	40fadb00 	.word	0x40fadb00

08001e80 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	db03      	blt.n	8001e9c <st_check_boundaries+0x1c>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	4a1c      	ldr	r2, [pc, #112]	; (8001f08 <st_check_boundaries+0x88>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	dd09      	ble.n	8001eb0 <st_check_boundaries+0x30>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	db06      	blt.n	8001eb0 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a18      	ldr	r2, [pc, #96]	; (8001f08 <st_check_boundaries+0x88>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	dc02      	bgt.n	8001eb0 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001eaa:	23fa      	movs	r3, #250	; 0xfa
 8001eac:	73fb      	strb	r3, [r7, #15]
 8001eae:	e023      	b.n	8001ef8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	db03      	blt.n	8001ebe <st_check_boundaries+0x3e>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a13      	ldr	r2, [pc, #76]	; (8001f08 <st_check_boundaries+0x88>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	dd09      	ble.n	8001ed2 <st_check_boundaries+0x52>
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	db06      	blt.n	8001ed2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	4a10      	ldr	r2, [pc, #64]	; (8001f08 <st_check_boundaries+0x88>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	dc02      	bgt.n	8001ed2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001ecc:	23fb      	movs	r3, #251	; 0xfb
 8001ece:	73fb      	strb	r3, [r7, #15]
 8001ed0:	e012      	b.n	8001ef8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	db03      	blt.n	8001ee0 <st_check_boundaries+0x60>
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	4a0b      	ldr	r2, [pc, #44]	; (8001f08 <st_check_boundaries+0x88>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	dd09      	ble.n	8001ef4 <st_check_boundaries+0x74>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	db03      	blt.n	8001eee <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a07      	ldr	r2, [pc, #28]	; (8001f08 <st_check_boundaries+0x88>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	dd02      	ble.n	8001ef4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001eee:	23f9      	movs	r3, #249	; 0xf9
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	e001      	b.n	8001ef8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001ef8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	000ffff0 	.word	0x000ffff0

08001f0c <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff f837 	bl	8000f88 <bmp2_init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	6879      	ldr	r1, [r7, #4]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff f91c 	bl	8001162 <bmp2_get_config>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001f32:	2300      	movs	r3, #0
 8001f34:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001f36:	2303      	movs	r3, #3
 8001f38:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff f94e 	bl	80011e2 <bmp2_set_config>
 8001f46:	4603      	mov	r3, r0
 8001f48:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	4619      	mov	r1, r3
 8001f52:	2003      	movs	r0, #3
 8001f54:	f7ff f980 	bl	8001258 <bmp2_set_power_mode>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001f5c:	f107 0108 	add.w	r1, r7, #8
 8001f60:	f107 0310 	add.w	r3, r7, #16
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff fa0a 	bl	8001380 <bmp2_compute_meas_time>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001f70:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60b9      	str	r1, [r7, #8]
 8001f84:	607a      	str	r2, [r7, #4]
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	4603      	mov	r3, r0
 8001f8a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001f90:	2300      	movs	r3, #0
 8001f92:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	6858      	ldr	r0, [r3, #4]
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	891b      	ldrh	r3, [r3, #8]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	f003 feac 	bl	8005d00 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	6818      	ldr	r0, [r3, #0]
 8001fac:	f107 010f 	add.w	r1, r7, #15
 8001fb0:	2305      	movs	r3, #5
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f005 fc91 	bl	80078da <HAL_SPI_Transmit>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	2305      	movs	r3, #5
 8001fc6:	68b9      	ldr	r1, [r7, #8]
 8001fc8:	f005 fdf5 	bl	8007bb6 <HAL_SPI_Receive>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	461a      	mov	r2, r3
 8001fd0:	7dbb      	ldrb	r3, [r7, #22]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	6858      	ldr	r0, [r3, #4]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	891b      	ldrh	r3, [r3, #8]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f003 fe8d 	bl	8005d00 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001fe6:	7dbb      	ldrb	r3, [r7, #22]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <bmp2_spi_read+0x74>
    iError = -1;
 8001fec:	23ff      	movs	r3, #255	; 0xff
 8001fee:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001ff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	4603      	mov	r3, r0
 800200a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 800200c:	2300      	movs	r3, #0
 800200e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002010:	2300      	movs	r3, #0
 8002012:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	6858      	ldr	r0, [r3, #4]
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	891b      	ldrh	r3, [r3, #8]
 8002020:	2200      	movs	r2, #0
 8002022:	4619      	mov	r1, r3
 8002024:	f003 fe6c 	bl	8005d00 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	6818      	ldr	r0, [r3, #0]
 800202c:	f107 010f 	add.w	r1, r7, #15
 8002030:	2305      	movs	r3, #5
 8002032:	2201      	movs	r2, #1
 8002034:	f005 fc51 	bl	80078da <HAL_SPI_Transmit>
 8002038:	4603      	mov	r3, r0
 800203a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	b29a      	uxth	r2, r3
 8002044:	2305      	movs	r3, #5
 8002046:	68b9      	ldr	r1, [r7, #8]
 8002048:	f005 fc47 	bl	80078da <HAL_SPI_Transmit>
 800204c:	4603      	mov	r3, r0
 800204e:	461a      	mov	r2, r3
 8002050:	7dbb      	ldrb	r3, [r7, #22]
 8002052:	4413      	add	r3, r2
 8002054:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	6858      	ldr	r0, [r3, #4]
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	891b      	ldrh	r3, [r3, #8]
 800205e:	2201      	movs	r2, #1
 8002060:	4619      	mov	r1, r3
 8002062:	f003 fe4d 	bl	8005d00 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002066:	7dbb      	ldrb	r3, [r7, #22]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <bmp2_spi_write+0x74>
    iError = -1;
 800206c:	23ff      	movs	r3, #255	; 0xff
 800206e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002070:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a05      	ldr	r2, [pc, #20]	; (80020a0 <bmp2_delay_us+0x24>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	099b      	lsrs	r3, r3, #6
 8002090:	4618      	mov	r0, r3
 8002092:	f002 fa99 	bl	80045c8 <HAL_Delay>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	10624dd3 	.word	0x10624dd3

080020a4 <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b08b      	sub	sp, #44	; 0x2c
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 80020b0:	23ff      	movs	r3, #255	; 0xff
 80020b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	899b      	ldrh	r3, [r3, #12]
 80020bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80020c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020c4:	68f9      	ldr	r1, [r7, #12]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff f89a 	bl	8001200 <bmp2_get_status>
 80020cc:	4603      	mov	r3, r0
 80020ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80020d2:	f107 0310 	add.w	r3, r7, #16
 80020d6:	68f9      	ldr	r1, [r7, #12]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff f8d2 	bl	8001282 <bmp2_get_sensor_data>
 80020de:	4603      	mov	r3, r0
 80020e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    *temp = comp_data.temperature;
 80020e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 80020ee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020f2:	f04f 0200 	mov.w	r2, #0
 80020f6:	4b1c      	ldr	r3, [pc, #112]	; (8002168 <BMP2_ReadData+0xc4>)
 80020f8:	f7fe fbc0 	bl	800087c <__aeabi_ddiv>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	68b9      	ldr	r1, [r7, #8]
 8002102:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 8002106:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800210a:	b2db      	uxtb	r3, r3
 800210c:	3b01      	subs	r3, #1
 800210e:	b2db      	uxtb	r3, r3
 8002110:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002114:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <BMP2_ReadData+0x80>
 800211c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002120:	2b00      	cmp	r3, #0
 8002122:	dccd      	bgt.n	80020c0 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212a:	68f9      	ldr	r1, [r7, #12]
 800212c:	684c      	ldr	r4, [r1, #4]
 800212e:	4610      	mov	r0, r2
 8002130:	4619      	mov	r1, r3
 8002132:	f7fe fd5b 	bl	8000bec <__aeabi_d2f>
 8002136:	4603      	mov	r3, r0
 8002138:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002140:	68f9      	ldr	r1, [r7, #12]
 8002142:	684c      	ldr	r4, [r1, #4]
 8002144:	4610      	mov	r0, r2
 8002146:	4619      	mov	r1, r3
 8002148:	f7fe fd50 	bl	8000bec <__aeabi_d2f>
 800214c:	4603      	mov	r3, r0
 800214e:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8002158:	729a      	strb	r2, [r3, #10]

  return rslt;
 800215a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
}
 800215e:	4618      	mov	r0, r3
 8002160:	372c      	adds	r7, #44	; 0x2c
 8002162:	46bd      	mov	sp, r7
 8002164:	bd90      	pop	{r4, r7, pc}
 8002166:	bf00      	nop
 8002168:	40590000 	.word	0x40590000

0800216c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002172:	463b      	mov	r3, r7
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800217e:	4b21      	ldr	r3, [pc, #132]	; (8002204 <MX_ADC1_Init+0x98>)
 8002180:	4a21      	ldr	r2, [pc, #132]	; (8002208 <MX_ADC1_Init+0x9c>)
 8002182:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002184:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <MX_ADC1_Init+0x98>)
 8002186:	2200      	movs	r2, #0
 8002188:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800218a:	4b1e      	ldr	r3, [pc, #120]	; (8002204 <MX_ADC1_Init+0x98>)
 800218c:	2200      	movs	r2, #0
 800218e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002190:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <MX_ADC1_Init+0x98>)
 8002192:	2200      	movs	r2, #0
 8002194:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002196:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <MX_ADC1_Init+0x98>)
 8002198:	2200      	movs	r2, #0
 800219a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800219c:	4b19      	ldr	r3, [pc, #100]	; (8002204 <MX_ADC1_Init+0x98>)
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021a4:	4b17      	ldr	r3, [pc, #92]	; (8002204 <MX_ADC1_Init+0x98>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021aa:	4b16      	ldr	r3, [pc, #88]	; (8002204 <MX_ADC1_Init+0x98>)
 80021ac:	4a17      	ldr	r2, [pc, #92]	; (800220c <MX_ADC1_Init+0xa0>)
 80021ae:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021b0:	4b14      	ldr	r3, [pc, #80]	; (8002204 <MX_ADC1_Init+0x98>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80021b6:	4b13      	ldr	r3, [pc, #76]	; (8002204 <MX_ADC1_Init+0x98>)
 80021b8:	2201      	movs	r2, #1
 80021ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <MX_ADC1_Init+0x98>)
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021c4:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <MX_ADC1_Init+0x98>)
 80021c6:	2201      	movs	r2, #1
 80021c8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021ca:	480e      	ldr	r0, [pc, #56]	; (8002204 <MX_ADC1_Init+0x98>)
 80021cc:	f002 fa20 	bl	8004610 <HAL_ADC_Init>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80021d6:	f001 fbf1 	bl	80039bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80021da:	2309      	movs	r3, #9
 80021dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021de:	2301      	movs	r3, #1
 80021e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021e6:	463b      	mov	r3, r7
 80021e8:	4619      	mov	r1, r3
 80021ea:	4806      	ldr	r0, [pc, #24]	; (8002204 <MX_ADC1_Init+0x98>)
 80021ec:	f002 fce8 	bl	8004bc0 <HAL_ADC_ConfigChannel>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80021f6:	f001 fbe1 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021fa:	bf00      	nop
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000154 	.word	0x20000154
 8002208:	40012000 	.word	0x40012000
 800220c:	0f000001 	.word	0x0f000001

08002210 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08a      	sub	sp, #40	; 0x28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a31      	ldr	r2, [pc, #196]	; (80022f4 <HAL_ADC_MspInit+0xe4>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d15b      	bne.n	80022ea <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002232:	4b31      	ldr	r3, [pc, #196]	; (80022f8 <HAL_ADC_MspInit+0xe8>)
 8002234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002236:	4a30      	ldr	r2, [pc, #192]	; (80022f8 <HAL_ADC_MspInit+0xe8>)
 8002238:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800223c:	6453      	str	r3, [r2, #68]	; 0x44
 800223e:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <HAL_ADC_MspInit+0xe8>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224a:	4b2b      	ldr	r3, [pc, #172]	; (80022f8 <HAL_ADC_MspInit+0xe8>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a2a      	ldr	r2, [pc, #168]	; (80022f8 <HAL_ADC_MspInit+0xe8>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b28      	ldr	r3, [pc, #160]	; (80022f8 <HAL_ADC_MspInit+0xe8>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002262:	2302      	movs	r3, #2
 8002264:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002266:	2303      	movs	r3, #3
 8002268:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	4821      	ldr	r0, [pc, #132]	; (80022fc <HAL_ADC_MspInit+0xec>)
 8002276:	f003 fb97 	bl	80059a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800227a:	4b21      	ldr	r3, [pc, #132]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 800227c:	4a21      	ldr	r2, [pc, #132]	; (8002304 <HAL_ADC_MspInit+0xf4>)
 800227e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002280:	4b1f      	ldr	r3, [pc, #124]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 8002282:	2200      	movs	r2, #0
 8002284:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002286:	4b1e      	ldr	r3, [pc, #120]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 8002288:	2200      	movs	r2, #0
 800228a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800228c:	4b1c      	ldr	r3, [pc, #112]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 800228e:	2200      	movs	r2, #0
 8002290:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002292:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 8002294:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002298:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800229a:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 800229c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022a2:	4b17      	ldr	r3, [pc, #92]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80022aa:	4b15      	ldr	r3, [pc, #84]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80022be:	4810      	ldr	r0, [pc, #64]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022c0:	f002 fff6 	bl	80052b0 <HAL_DMA_Init>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 80022ca:	f001 fb77 	bl	80039bc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a0b      	ldr	r2, [pc, #44]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022d2:	639a      	str	r2, [r3, #56]	; 0x38
 80022d4:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <HAL_ADC_MspInit+0xf0>)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80022da:	2200      	movs	r2, #0
 80022dc:	2100      	movs	r1, #0
 80022de:	2012      	movs	r0, #18
 80022e0:	f002 ffa3 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80022e4:	2012      	movs	r0, #18
 80022e6:	f002 ffbc 	bl	8005262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80022ea:	bf00      	nop
 80022ec:	3728      	adds	r7, #40	; 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40012000 	.word	0x40012000
 80022f8:	40023800 	.word	0x40023800
 80022fc:	40020400 	.word	0x40020400
 8002300:	2000019c 	.word	0x2000019c
 8002304:	40026410 	.word	0x40026410

08002308 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800230e:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <MX_DMA_Init+0x38>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	4a0b      	ldr	r2, [pc, #44]	; (8002340 <MX_DMA_Init+0x38>)
 8002314:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002318:	6313      	str	r3, [r2, #48]	; 0x30
 800231a:	4b09      	ldr	r3, [pc, #36]	; (8002340 <MX_DMA_Init+0x38>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002322:	607b      	str	r3, [r7, #4]
 8002324:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2100      	movs	r1, #0
 800232a:	2038      	movs	r0, #56	; 0x38
 800232c:	f002 ff7d 	bl	800522a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002330:	2038      	movs	r0, #56	; 0x38
 8002332:	f002 ff96 	bl	8005262 <HAL_NVIC_EnableIRQ>

}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40023800 	.word	0x40023800

08002344 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8002348:	2200      	movs	r2, #0
 800234a:	2110      	movs	r1, #16
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <SELECT+0x18>)
 800234e:	f003 fcd7 	bl	8005d00 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002352:	2001      	movs	r0, #1
 8002354:	f002 f938 	bl	80045c8 <HAL_Delay>
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40020000 	.word	0x40020000

08002360 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8002364:	2201      	movs	r2, #1
 8002366:	2110      	movs	r1, #16
 8002368:	4803      	ldr	r0, [pc, #12]	; (8002378 <DESELECT+0x18>)
 800236a:	f003 fcc9 	bl	8005d00 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800236e:	2001      	movs	r0, #1
 8002370:	f002 f92a 	bl	80045c8 <HAL_Delay>
}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40020000 	.word	0x40020000

0800237c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002386:	bf00      	nop
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <SPI_TxByte+0x30>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b02      	cmp	r3, #2
 8002394:	d1f8      	bne.n	8002388 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8002396:	1df9      	adds	r1, r7, #7
 8002398:	2364      	movs	r3, #100	; 0x64
 800239a:	2201      	movs	r2, #1
 800239c:	4803      	ldr	r0, [pc, #12]	; (80023ac <SPI_TxByte+0x30>)
 800239e:	f005 fa9c 	bl	80078da <HAL_SPI_Transmit>
}
 80023a2:	bf00      	nop
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	200002ac 	.word	0x200002ac

080023b0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80023bc:	bf00      	nop
 80023be:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <SPI_TxBuffer+0x30>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d1f8      	bne.n	80023be <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80023cc:	887a      	ldrh	r2, [r7, #2]
 80023ce:	2364      	movs	r3, #100	; 0x64
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4803      	ldr	r0, [pc, #12]	; (80023e0 <SPI_TxBuffer+0x30>)
 80023d4:	f005 fa81 	bl	80078da <HAL_SPI_Transmit>
}
 80023d8:	bf00      	nop
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	200002ac 	.word	0x200002ac

080023e4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80023ea:	23ff      	movs	r3, #255	; 0xff
 80023ec:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80023ee:	bf00      	nop
 80023f0:	4b09      	ldr	r3, [pc, #36]	; (8002418 <SPI_RxByte+0x34>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d1f8      	bne.n	80023f0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80023fe:	1dba      	adds	r2, r7, #6
 8002400:	1df9      	adds	r1, r7, #7
 8002402:	2364      	movs	r3, #100	; 0x64
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	2301      	movs	r3, #1
 8002408:	4803      	ldr	r0, [pc, #12]	; (8002418 <SPI_RxByte+0x34>)
 800240a:	f005 fd04 	bl	8007e16 <HAL_SPI_TransmitReceive>

	return data;
 800240e:	79bb      	ldrb	r3, [r7, #6]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	200002ac 	.word	0x200002ac

0800241c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8002424:	f7ff ffde 	bl	80023e4 <SPI_RxByte>
 8002428:	4603      	mov	r3, r0
 800242a:	461a      	mov	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	701a      	strb	r2, [r3, #0]
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <SD_ReadyWait+0x30>)
 8002440:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002444:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8002446:	f7ff ffcd 	bl	80023e4 <SPI_RxByte>
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	2bff      	cmp	r3, #255	; 0xff
 8002452:	d003      	beq.n	800245c <SD_ReadyWait+0x24>
 8002454:	4b04      	ldr	r3, [pc, #16]	; (8002468 <SD_ReadyWait+0x30>)
 8002456:	881b      	ldrh	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1f4      	bne.n	8002446 <SD_ReadyWait+0xe>

	return res;
 800245c:	79fb      	ldrb	r3, [r7, #7]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200001fe 	.word	0x200001fe

0800246c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8002472:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8002476:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8002478:	f7ff ff72 	bl	8002360 <DESELECT>
	for(int i = 0; i < 10; i++)
 800247c:	2300      	movs	r3, #0
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	e005      	b.n	800248e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8002482:	20ff      	movs	r0, #255	; 0xff
 8002484:	f7ff ff7a 	bl	800237c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	3301      	adds	r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b09      	cmp	r3, #9
 8002492:	ddf6      	ble.n	8002482 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8002494:	f7ff ff56 	bl	8002344 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8002498:	2340      	movs	r3, #64	; 0x40
 800249a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800249c:	2300      	movs	r3, #0
 800249e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80024ac:	2395      	movs	r3, #149	; 0x95
 80024ae:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80024b0:	463b      	mov	r3, r7
 80024b2:	2106      	movs	r1, #6
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff ff7b 	bl	80023b0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80024ba:	e002      	b.n	80024c2 <SD_PowerOn+0x56>
	{
		cnt--;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	3b01      	subs	r3, #1
 80024c0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80024c2:	f7ff ff8f 	bl	80023e4 <SPI_RxByte>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d002      	beq.n	80024d2 <SD_PowerOn+0x66>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1f4      	bne.n	80024bc <SD_PowerOn+0x50>
	}

	DESELECT();
 80024d2:	f7ff ff45 	bl	8002360 <DESELECT>
	SPI_TxByte(0XFF);
 80024d6:	20ff      	movs	r0, #255	; 0xff
 80024d8:	f7ff ff50 	bl	800237c <SPI_TxByte>

	PowerFlag = 1;
 80024dc:	4b03      	ldr	r3, [pc, #12]	; (80024ec <SD_PowerOn+0x80>)
 80024de:	2201      	movs	r2, #1
 80024e0:	701a      	strb	r2, [r3, #0]
}
 80024e2:	bf00      	nop
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000201 	.word	0x20000201

080024f0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80024f4:	4b03      	ldr	r3, [pc, #12]	; (8002504 <SD_PowerOff+0x14>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	701a      	strb	r2, [r3, #0]
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	20000201 	.word	0x20000201

08002508 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800250c:	4b03      	ldr	r3, [pc, #12]	; (800251c <SD_CheckPower+0x14>)
 800250e:	781b      	ldrb	r3, [r3, #0]
}
 8002510:	4618      	mov	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	20000201 	.word	0x20000201

08002520 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800252a:	4b13      	ldr	r3, [pc, #76]	; (8002578 <SD_RxDataBlock+0x58>)
 800252c:	22c8      	movs	r2, #200	; 0xc8
 800252e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8002530:	f7ff ff58 	bl	80023e4 <SPI_RxByte>
 8002534:	4603      	mov	r3, r0
 8002536:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	2bff      	cmp	r3, #255	; 0xff
 800253c:	d103      	bne.n	8002546 <SD_RxDataBlock+0x26>
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <SD_RxDataBlock+0x58>)
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1f4      	bne.n	8002530 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	2bfe      	cmp	r3, #254	; 0xfe
 800254a:	d001      	beq.n	8002550 <SD_RxDataBlock+0x30>
 800254c:	2300      	movs	r3, #0
 800254e:	e00f      	b.n	8002570 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	607a      	str	r2, [r7, #4]
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff ff60 	bl	800241c <SPI_RxBytePtr>
	} while(len--);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	1e5a      	subs	r2, r3, #1
 8002560:	603a      	str	r2, [r7, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f4      	bne.n	8002550 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8002566:	f7ff ff3d 	bl	80023e4 <SPI_RxByte>
	SPI_RxByte();
 800256a:	f7ff ff3b 	bl	80023e4 <SPI_RxByte>

	return TRUE;
 800256e:	2301      	movs	r3, #1
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	200001fc 	.word	0x200001fc

0800257c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8002588:	2300      	movs	r3, #0
 800258a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800258c:	f7ff ff54 	bl	8002438 <SD_ReadyWait>
 8002590:	4603      	mov	r3, r0
 8002592:	2bff      	cmp	r3, #255	; 0xff
 8002594:	d001      	beq.n	800259a <SD_TxDataBlock+0x1e>
 8002596:	2300      	movs	r3, #0
 8002598:	e02f      	b.n	80025fa <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800259a:	78fb      	ldrb	r3, [r7, #3]
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff feed 	bl	800237c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80025a2:	78fb      	ldrb	r3, [r7, #3]
 80025a4:	2bfd      	cmp	r3, #253	; 0xfd
 80025a6:	d020      	beq.n	80025ea <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80025a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f7ff feff 	bl	80023b0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80025b2:	f7ff ff17 	bl	80023e4 <SPI_RxByte>
		SPI_RxByte();
 80025b6:	f7ff ff15 	bl	80023e4 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80025ba:	e00b      	b.n	80025d4 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80025bc:	f7ff ff12 	bl	80023e4 <SPI_RxByte>
 80025c0:	4603      	mov	r3, r0
 80025c2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
 80025c6:	f003 031f 	and.w	r3, r3, #31
 80025ca:	2b05      	cmp	r3, #5
 80025cc:	d006      	beq.n	80025dc <SD_TxDataBlock+0x60>
			i++;
 80025ce:	7bbb      	ldrb	r3, [r7, #14]
 80025d0:	3301      	adds	r3, #1
 80025d2:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80025d4:	7bbb      	ldrb	r3, [r7, #14]
 80025d6:	2b40      	cmp	r3, #64	; 0x40
 80025d8:	d9f0      	bls.n	80025bc <SD_TxDataBlock+0x40>
 80025da:	e000      	b.n	80025de <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80025dc:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80025de:	bf00      	nop
 80025e0:	f7ff ff00 	bl	80023e4 <SPI_RxByte>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d0fa      	beq.n	80025e0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	2b05      	cmp	r3, #5
 80025f2:	d101      	bne.n	80025f8 <SD_TxDataBlock+0x7c>
 80025f4:	2301      	movs	r3, #1
 80025f6:	e000      	b.n	80025fa <SD_TxDataBlock+0x7e>

	return FALSE;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b084      	sub	sp, #16
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	6039      	str	r1, [r7, #0]
 800260c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800260e:	f7ff ff13 	bl	8002438 <SD_ReadyWait>
 8002612:	4603      	mov	r3, r0
 8002614:	2bff      	cmp	r3, #255	; 0xff
 8002616:	d001      	beq.n	800261c <SD_SendCmd+0x1a>
 8002618:	23ff      	movs	r3, #255	; 0xff
 800261a:	e042      	b.n	80026a2 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800261c:	79fb      	ldrb	r3, [r7, #7]
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff feac 	bl	800237c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	0e1b      	lsrs	r3, r3, #24
 8002628:	b2db      	uxtb	r3, r3
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fea6 	bl	800237c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	0c1b      	lsrs	r3, r3, #16
 8002634:	b2db      	uxtb	r3, r3
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff fea0 	bl	800237c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	0a1b      	lsrs	r3, r3, #8
 8002640:	b2db      	uxtb	r3, r3
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fe9a 	bl	800237c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	b2db      	uxtb	r3, r3
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff fe95 	bl	800237c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	2b40      	cmp	r3, #64	; 0x40
 8002656:	d102      	bne.n	800265e <SD_SendCmd+0x5c>
 8002658:	2395      	movs	r3, #149	; 0x95
 800265a:	73fb      	strb	r3, [r7, #15]
 800265c:	e007      	b.n	800266e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	2b48      	cmp	r3, #72	; 0x48
 8002662:	d102      	bne.n	800266a <SD_SendCmd+0x68>
 8002664:	2387      	movs	r3, #135	; 0x87
 8002666:	73fb      	strb	r3, [r7, #15]
 8002668:	e001      	b.n	800266e <SD_SendCmd+0x6c>
	else crc = 1;
 800266a:	2301      	movs	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800266e:	7bfb      	ldrb	r3, [r7, #15]
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fe83 	bl	800237c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	2b4c      	cmp	r3, #76	; 0x4c
 800267a:	d101      	bne.n	8002680 <SD_SendCmd+0x7e>
 800267c:	f7ff feb2 	bl	80023e4 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8002680:	230a      	movs	r3, #10
 8002682:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8002684:	f7ff feae 	bl	80023e4 <SPI_RxByte>
 8002688:	4603      	mov	r3, r0
 800268a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800268c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002690:	2b00      	cmp	r3, #0
 8002692:	da05      	bge.n	80026a0 <SD_SendCmd+0x9e>
 8002694:	7bbb      	ldrb	r3, [r7, #14]
 8002696:	3b01      	subs	r3, #1
 8002698:	73bb      	strb	r3, [r7, #14]
 800269a:	7bbb      	ldrb	r3, [r7, #14]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f1      	bne.n	8002684 <SD_SendCmd+0x82>

	return res;
 80026a0:	7b7b      	ldrb	r3, [r7, #13]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80026ac:	b590      	push	{r4, r7, lr}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <SD_disk_initialize+0x14>
 80026bc:	2301      	movs	r3, #1
 80026be:	e0d1      	b.n	8002864 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80026c0:	4b6a      	ldr	r3, [pc, #424]	; (800286c <SD_disk_initialize+0x1c0>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <SD_disk_initialize+0x2a>
 80026ce:	4b67      	ldr	r3, [pc, #412]	; (800286c <SD_disk_initialize+0x1c0>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	e0c6      	b.n	8002864 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80026d6:	f7ff fec9 	bl	800246c <SD_PowerOn>

	/* slave select */
	SELECT();
 80026da:	f7ff fe33 	bl	8002344 <SELECT>

	/* check disk type */
	type = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80026e2:	2100      	movs	r1, #0
 80026e4:	2040      	movs	r0, #64	; 0x40
 80026e6:	f7ff ff8c 	bl	8002602 <SD_SendCmd>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	f040 80a1 	bne.w	8002834 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80026f2:	4b5f      	ldr	r3, [pc, #380]	; (8002870 <SD_disk_initialize+0x1c4>)
 80026f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026f8:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80026fa:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80026fe:	2048      	movs	r0, #72	; 0x48
 8002700:	f7ff ff7f 	bl	8002602 <SD_SendCmd>
 8002704:	4603      	mov	r3, r0
 8002706:	2b01      	cmp	r3, #1
 8002708:	d155      	bne.n	80027b6 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800270a:	2300      	movs	r3, #0
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	e00c      	b.n	800272a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8002710:	7bfc      	ldrb	r4, [r7, #15]
 8002712:	f7ff fe67 	bl	80023e4 <SPI_RxByte>
 8002716:	4603      	mov	r3, r0
 8002718:	461a      	mov	r2, r3
 800271a:	f104 0310 	add.w	r3, r4, #16
 800271e:	443b      	add	r3, r7
 8002720:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	3301      	adds	r3, #1
 8002728:	73fb      	strb	r3, [r7, #15]
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	2b03      	cmp	r3, #3
 800272e:	d9ef      	bls.n	8002710 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8002730:	7abb      	ldrb	r3, [r7, #10]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d17e      	bne.n	8002834 <SD_disk_initialize+0x188>
 8002736:	7afb      	ldrb	r3, [r7, #11]
 8002738:	2baa      	cmp	r3, #170	; 0xaa
 800273a:	d17b      	bne.n	8002834 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800273c:	2100      	movs	r1, #0
 800273e:	2077      	movs	r0, #119	; 0x77
 8002740:	f7ff ff5f 	bl	8002602 <SD_SendCmd>
 8002744:	4603      	mov	r3, r0
 8002746:	2b01      	cmp	r3, #1
 8002748:	d807      	bhi.n	800275a <SD_disk_initialize+0xae>
 800274a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800274e:	2069      	movs	r0, #105	; 0x69
 8002750:	f7ff ff57 	bl	8002602 <SD_SendCmd>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d004      	beq.n	8002764 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800275a:	4b45      	ldr	r3, [pc, #276]	; (8002870 <SD_disk_initialize+0x1c4>)
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1ec      	bne.n	800273c <SD_disk_initialize+0x90>
 8002762:	e000      	b.n	8002766 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002764:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8002766:	4b42      	ldr	r3, [pc, #264]	; (8002870 <SD_disk_initialize+0x1c4>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d062      	beq.n	8002834 <SD_disk_initialize+0x188>
 800276e:	2100      	movs	r1, #0
 8002770:	207a      	movs	r0, #122	; 0x7a
 8002772:	f7ff ff46 	bl	8002602 <SD_SendCmd>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d15b      	bne.n	8002834 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800277c:	2300      	movs	r3, #0
 800277e:	73fb      	strb	r3, [r7, #15]
 8002780:	e00c      	b.n	800279c <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8002782:	7bfc      	ldrb	r4, [r7, #15]
 8002784:	f7ff fe2e 	bl	80023e4 <SPI_RxByte>
 8002788:	4603      	mov	r3, r0
 800278a:	461a      	mov	r2, r3
 800278c:	f104 0310 	add.w	r3, r4, #16
 8002790:	443b      	add	r3, r7
 8002792:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	3301      	adds	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
 800279c:	7bfb      	ldrb	r3, [r7, #15]
 800279e:	2b03      	cmp	r3, #3
 80027a0:	d9ef      	bls.n	8002782 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80027a2:	7a3b      	ldrb	r3, [r7, #8]
 80027a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <SD_disk_initialize+0x104>
 80027ac:	230c      	movs	r3, #12
 80027ae:	e000      	b.n	80027b2 <SD_disk_initialize+0x106>
 80027b0:	2304      	movs	r3, #4
 80027b2:	73bb      	strb	r3, [r7, #14]
 80027b4:	e03e      	b.n	8002834 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80027b6:	2100      	movs	r1, #0
 80027b8:	2077      	movs	r0, #119	; 0x77
 80027ba:	f7ff ff22 	bl	8002602 <SD_SendCmd>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d808      	bhi.n	80027d6 <SD_disk_initialize+0x12a>
 80027c4:	2100      	movs	r1, #0
 80027c6:	2069      	movs	r0, #105	; 0x69
 80027c8:	f7ff ff1b 	bl	8002602 <SD_SendCmd>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d801      	bhi.n	80027d6 <SD_disk_initialize+0x12a>
 80027d2:	2302      	movs	r3, #2
 80027d4:	e000      	b.n	80027d8 <SD_disk_initialize+0x12c>
 80027d6:	2301      	movs	r3, #1
 80027d8:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 80027da:	7bbb      	ldrb	r3, [r7, #14]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d10e      	bne.n	80027fe <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80027e0:	2100      	movs	r1, #0
 80027e2:	2077      	movs	r0, #119	; 0x77
 80027e4:	f7ff ff0d 	bl	8002602 <SD_SendCmd>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d80e      	bhi.n	800280c <SD_disk_initialize+0x160>
 80027ee:	2100      	movs	r1, #0
 80027f0:	2069      	movs	r0, #105	; 0x69
 80027f2:	f7ff ff06 	bl	8002602 <SD_SendCmd>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d107      	bne.n	800280c <SD_disk_initialize+0x160>
 80027fc:	e00c      	b.n	8002818 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80027fe:	2100      	movs	r1, #0
 8002800:	2041      	movs	r0, #65	; 0x41
 8002802:	f7ff fefe 	bl	8002602 <SD_SendCmd>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d004      	beq.n	8002816 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800280c:	4b18      	ldr	r3, [pc, #96]	; (8002870 <SD_disk_initialize+0x1c4>)
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1e2      	bne.n	80027da <SD_disk_initialize+0x12e>
 8002814:	e000      	b.n	8002818 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002816:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8002818:	4b15      	ldr	r3, [pc, #84]	; (8002870 <SD_disk_initialize+0x1c4>)
 800281a:	881b      	ldrh	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d007      	beq.n	8002830 <SD_disk_initialize+0x184>
 8002820:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002824:	2050      	movs	r0, #80	; 0x50
 8002826:	f7ff feec 	bl	8002602 <SD_SendCmd>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <SD_disk_initialize+0x188>
 8002830:	2300      	movs	r3, #0
 8002832:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8002834:	4a0f      	ldr	r2, [pc, #60]	; (8002874 <SD_disk_initialize+0x1c8>)
 8002836:	7bbb      	ldrb	r3, [r7, #14]
 8002838:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800283a:	f7ff fd91 	bl	8002360 <DESELECT>
	SPI_RxByte();
 800283e:	f7ff fdd1 	bl	80023e4 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8002842:	7bbb      	ldrb	r3, [r7, #14]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8002848:	4b08      	ldr	r3, [pc, #32]	; (800286c <SD_disk_initialize+0x1c0>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f023 0301 	bic.w	r3, r3, #1
 8002852:	b2da      	uxtb	r2, r3
 8002854:	4b05      	ldr	r3, [pc, #20]	; (800286c <SD_disk_initialize+0x1c0>)
 8002856:	701a      	strb	r2, [r3, #0]
 8002858:	e001      	b.n	800285e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800285a:	f7ff fe49 	bl	80024f0 <SD_PowerOff>
	}

	return Stat;
 800285e:	4b03      	ldr	r3, [pc, #12]	; (800286c <SD_disk_initialize+0x1c0>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	b2db      	uxtb	r3, r3
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	bd90      	pop	{r4, r7, pc}
 800286c:	20000054 	.word	0x20000054
 8002870:	200001fc 	.word	0x200001fc
 8002874:	20000200 	.word	0x20000200

08002878 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	4603      	mov	r3, r0
 8002880:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <SD_disk_status+0x14>
 8002888:	2301      	movs	r3, #1
 800288a:	e002      	b.n	8002892 <SD_disk_status+0x1a>
	return Stat;
 800288c:	4b04      	ldr	r3, [pc, #16]	; (80028a0 <SD_disk_status+0x28>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	b2db      	uxtb	r3, r3
}
 8002892:	4618      	mov	r0, r3
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	20000054 	.word	0x20000054

080028a4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
 80028ae:	603b      	str	r3, [r7, #0]
 80028b0:	4603      	mov	r3, r0
 80028b2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d102      	bne.n	80028c0 <SD_disk_read+0x1c>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d101      	bne.n	80028c4 <SD_disk_read+0x20>
 80028c0:	2304      	movs	r3, #4
 80028c2:	e051      	b.n	8002968 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80028c4:	4b2a      	ldr	r3, [pc, #168]	; (8002970 <SD_disk_read+0xcc>)
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <SD_disk_read+0x32>
 80028d2:	2303      	movs	r3, #3
 80028d4:	e048      	b.n	8002968 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80028d6:	4b27      	ldr	r3, [pc, #156]	; (8002974 <SD_disk_read+0xd0>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d102      	bne.n	80028e8 <SD_disk_read+0x44>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	025b      	lsls	r3, r3, #9
 80028e6:	607b      	str	r3, [r7, #4]

	SELECT();
 80028e8:	f7ff fd2c 	bl	8002344 <SELECT>

	if (count == 1)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d111      	bne.n	8002916 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	2051      	movs	r0, #81	; 0x51
 80028f6:	f7ff fe84 	bl	8002602 <SD_SendCmd>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d129      	bne.n	8002954 <SD_disk_read+0xb0>
 8002900:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002904:	68b8      	ldr	r0, [r7, #8]
 8002906:	f7ff fe0b 	bl	8002520 <SD_RxDataBlock>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d021      	beq.n	8002954 <SD_disk_read+0xb0>
 8002910:	2300      	movs	r3, #0
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	e01e      	b.n	8002954 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8002916:	6879      	ldr	r1, [r7, #4]
 8002918:	2052      	movs	r0, #82	; 0x52
 800291a:	f7ff fe72 	bl	8002602 <SD_SendCmd>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d117      	bne.n	8002954 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8002924:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002928:	68b8      	ldr	r0, [r7, #8]
 800292a:	f7ff fdf9 	bl	8002520 <SD_RxDataBlock>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00a      	beq.n	800294a <SD_disk_read+0xa6>
				buff += 512;
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800293a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	3b01      	subs	r3, #1
 8002940:	603b      	str	r3, [r7, #0]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1ed      	bne.n	8002924 <SD_disk_read+0x80>
 8002948:	e000      	b.n	800294c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800294a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800294c:	2100      	movs	r1, #0
 800294e:	204c      	movs	r0, #76	; 0x4c
 8002950:	f7ff fe57 	bl	8002602 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8002954:	f7ff fd04 	bl	8002360 <DESELECT>
	SPI_RxByte();
 8002958:	f7ff fd44 	bl	80023e4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	bf14      	ite	ne
 8002962:	2301      	movne	r3, #1
 8002964:	2300      	moveq	r3, #0
 8002966:	b2db      	uxtb	r3, r3
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20000054 	.word	0x20000054
 8002974:	20000200 	.word	0x20000200

08002978 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	603b      	str	r3, [r7, #0]
 8002984:	4603      	mov	r3, r0
 8002986:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d102      	bne.n	8002994 <SD_disk_write+0x1c>
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <SD_disk_write+0x20>
 8002994:	2304      	movs	r3, #4
 8002996:	e06b      	b.n	8002a70 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002998:	4b37      	ldr	r3, [pc, #220]	; (8002a78 <SD_disk_write+0x100>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <SD_disk_write+0x32>
 80029a6:	2303      	movs	r3, #3
 80029a8:	e062      	b.n	8002a70 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80029aa:	4b33      	ldr	r3, [pc, #204]	; (8002a78 <SD_disk_write+0x100>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <SD_disk_write+0x44>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e059      	b.n	8002a70 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80029bc:	4b2f      	ldr	r3, [pc, #188]	; (8002a7c <SD_disk_write+0x104>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d102      	bne.n	80029ce <SD_disk_write+0x56>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	025b      	lsls	r3, r3, #9
 80029cc:	607b      	str	r3, [r7, #4]

	SELECT();
 80029ce:	f7ff fcb9 	bl	8002344 <SELECT>

	if (count == 1)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d110      	bne.n	80029fa <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	2058      	movs	r0, #88	; 0x58
 80029dc:	f7ff fe11 	bl	8002602 <SD_SendCmd>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d13a      	bne.n	8002a5c <SD_disk_write+0xe4>
 80029e6:	21fe      	movs	r1, #254	; 0xfe
 80029e8:	68b8      	ldr	r0, [r7, #8]
 80029ea:	f7ff fdc7 	bl	800257c <SD_TxDataBlock>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d033      	beq.n	8002a5c <SD_disk_write+0xe4>
			count = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	603b      	str	r3, [r7, #0]
 80029f8:	e030      	b.n	8002a5c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 80029fa:	4b20      	ldr	r3, [pc, #128]	; (8002a7c <SD_disk_write+0x104>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d007      	beq.n	8002a16 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8002a06:	2100      	movs	r1, #0
 8002a08:	2077      	movs	r0, #119	; 0x77
 8002a0a:	f7ff fdfa 	bl	8002602 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8002a0e:	6839      	ldr	r1, [r7, #0]
 8002a10:	2057      	movs	r0, #87	; 0x57
 8002a12:	f7ff fdf6 	bl	8002602 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	2059      	movs	r0, #89	; 0x59
 8002a1a:	f7ff fdf2 	bl	8002602 <SD_SendCmd>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d11b      	bne.n	8002a5c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002a24:	21fc      	movs	r1, #252	; 0xfc
 8002a26:	68b8      	ldr	r0, [r7, #8]
 8002a28:	f7ff fda8 	bl	800257c <SD_TxDataBlock>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <SD_disk_write+0xd0>
				buff += 512;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002a38:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	603b      	str	r3, [r7, #0]
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ee      	bne.n	8002a24 <SD_disk_write+0xac>
 8002a46:	e000      	b.n	8002a4a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002a48:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8002a4a:	21fd      	movs	r1, #253	; 0xfd
 8002a4c:	2000      	movs	r0, #0
 8002a4e:	f7ff fd95 	bl	800257c <SD_TxDataBlock>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <SD_disk_write+0xe4>
			{
				count = 1;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8002a5c:	f7ff fc80 	bl	8002360 <DESELECT>
	SPI_RxByte();
 8002a60:	f7ff fcc0 	bl	80023e4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	bf14      	ite	ne
 8002a6a:	2301      	movne	r3, #1
 8002a6c:	2300      	moveq	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000054 	.word	0x20000054
 8002a7c:	20000200 	.word	0x20000200

08002a80 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b08b      	sub	sp, #44	; 0x2c
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	603a      	str	r2, [r7, #0]
 8002a8a:	71fb      	strb	r3, [r7, #7]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <SD_disk_ioctl+0x1e>
 8002a9a:	2304      	movs	r3, #4
 8002a9c:	e115      	b.n	8002cca <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8002aa4:	79bb      	ldrb	r3, [r7, #6]
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d124      	bne.n	8002af4 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d012      	beq.n	8002ad8 <SD_disk_ioctl+0x58>
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	dc1a      	bgt.n	8002aec <SD_disk_ioctl+0x6c>
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <SD_disk_ioctl+0x40>
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d006      	beq.n	8002acc <SD_disk_ioctl+0x4c>
 8002abe:	e015      	b.n	8002aec <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8002ac0:	f7ff fd16 	bl	80024f0 <SD_PowerOff>
			res = RES_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002aca:	e0fc      	b.n	8002cc6 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8002acc:	f7ff fcce 	bl	800246c <SD_PowerOn>
			res = RES_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002ad6:	e0f6      	b.n	8002cc6 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	1c5c      	adds	r4, r3, #1
 8002adc:	f7ff fd14 	bl	8002508 <SD_CheckPower>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002aea:	e0ec      	b.n	8002cc6 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8002aec:	2304      	movs	r3, #4
 8002aee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002af2:	e0e8      	b.n	8002cc6 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002af4:	4b77      	ldr	r3, [pc, #476]	; (8002cd4 <SD_disk_ioctl+0x254>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <SD_disk_ioctl+0x86>
 8002b02:	2303      	movs	r3, #3
 8002b04:	e0e1      	b.n	8002cca <SD_disk_ioctl+0x24a>

		SELECT();
 8002b06:	f7ff fc1d 	bl	8002344 <SELECT>

		switch (ctrl)
 8002b0a:	79bb      	ldrb	r3, [r7, #6]
 8002b0c:	2b0d      	cmp	r3, #13
 8002b0e:	f200 80cb 	bhi.w	8002ca8 <SD_disk_ioctl+0x228>
 8002b12:	a201      	add	r2, pc, #4	; (adr r2, 8002b18 <SD_disk_ioctl+0x98>)
 8002b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b18:	08002c13 	.word	0x08002c13
 8002b1c:	08002b51 	.word	0x08002b51
 8002b20:	08002c03 	.word	0x08002c03
 8002b24:	08002ca9 	.word	0x08002ca9
 8002b28:	08002ca9 	.word	0x08002ca9
 8002b2c:	08002ca9 	.word	0x08002ca9
 8002b30:	08002ca9 	.word	0x08002ca9
 8002b34:	08002ca9 	.word	0x08002ca9
 8002b38:	08002ca9 	.word	0x08002ca9
 8002b3c:	08002ca9 	.word	0x08002ca9
 8002b40:	08002ca9 	.word	0x08002ca9
 8002b44:	08002c25 	.word	0x08002c25
 8002b48:	08002c49 	.word	0x08002c49
 8002b4c:	08002c6d 	.word	0x08002c6d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8002b50:	2100      	movs	r1, #0
 8002b52:	2049      	movs	r0, #73	; 0x49
 8002b54:	f7ff fd55 	bl	8002602 <SD_SendCmd>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f040 80a8 	bne.w	8002cb0 <SD_disk_ioctl+0x230>
 8002b60:	f107 030c 	add.w	r3, r7, #12
 8002b64:	2110      	movs	r1, #16
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fcda 	bl	8002520 <SD_RxDataBlock>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 809e 	beq.w	8002cb0 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8002b74:	7b3b      	ldrb	r3, [r7, #12]
 8002b76:	099b      	lsrs	r3, r3, #6
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d10e      	bne.n	8002b9c <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002b7e:	7d7b      	ldrb	r3, [r7, #21]
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	7d3b      	ldrb	r3, [r7, #20]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	021b      	lsls	r3, r3, #8
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	3301      	adds	r3, #1
 8002b90:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8002b92:	8bfb      	ldrh	r3, [r7, #30]
 8002b94:	029a      	lsls	r2, r3, #10
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	e02e      	b.n	8002bfa <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002b9c:	7c7b      	ldrb	r3, [r7, #17]
 8002b9e:	f003 030f 	and.w	r3, r3, #15
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	7dbb      	ldrb	r3, [r7, #22]
 8002ba6:	09db      	lsrs	r3, r3, #7
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	4413      	add	r3, r2
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	7d7b      	ldrb	r3, [r7, #21]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f003 0306 	and.w	r3, r3, #6
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	4413      	add	r3, r2
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002bc4:	7d3b      	ldrb	r3, [r7, #20]
 8002bc6:	099b      	lsrs	r3, r3, #6
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	7cfb      	ldrb	r3, [r7, #19]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	7cbb      	ldrb	r3, [r7, #18]
 8002bda:	029b      	lsls	r3, r3, #10
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	4413      	add	r3, r2
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	3301      	adds	r3, #1
 8002bea:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8002bec:	8bfa      	ldrh	r2, [r7, #30]
 8002bee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002bf2:	3b09      	subs	r3, #9
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8002c00:	e056      	b.n	8002cb0 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c08:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002c10:	e055      	b.n	8002cbe <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8002c12:	f7ff fc11 	bl	8002438 <SD_ReadyWait>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2bff      	cmp	r3, #255	; 0xff
 8002c1a:	d14b      	bne.n	8002cb4 <SD_disk_ioctl+0x234>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002c22:	e047      	b.n	8002cb4 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002c24:	2100      	movs	r1, #0
 8002c26:	2049      	movs	r0, #73	; 0x49
 8002c28:	f7ff fceb 	bl	8002602 <SD_SendCmd>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d142      	bne.n	8002cb8 <SD_disk_ioctl+0x238>
 8002c32:	2110      	movs	r1, #16
 8002c34:	6a38      	ldr	r0, [r7, #32]
 8002c36:	f7ff fc73 	bl	8002520 <SD_RxDataBlock>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d03b      	beq.n	8002cb8 <SD_disk_ioctl+0x238>
 8002c40:	2300      	movs	r3, #0
 8002c42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002c46:	e037      	b.n	8002cb8 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002c48:	2100      	movs	r1, #0
 8002c4a:	204a      	movs	r0, #74	; 0x4a
 8002c4c:	f7ff fcd9 	bl	8002602 <SD_SendCmd>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d132      	bne.n	8002cbc <SD_disk_ioctl+0x23c>
 8002c56:	2110      	movs	r1, #16
 8002c58:	6a38      	ldr	r0, [r7, #32]
 8002c5a:	f7ff fc61 	bl	8002520 <SD_RxDataBlock>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d02b      	beq.n	8002cbc <SD_disk_ioctl+0x23c>
 8002c64:	2300      	movs	r3, #0
 8002c66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002c6a:	e027      	b.n	8002cbc <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	207a      	movs	r0, #122	; 0x7a
 8002c70:	f7ff fcc7 	bl	8002602 <SD_SendCmd>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d116      	bne.n	8002ca8 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002c80:	e00b      	b.n	8002c9a <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8002c82:	6a3c      	ldr	r4, [r7, #32]
 8002c84:	1c63      	adds	r3, r4, #1
 8002c86:	623b      	str	r3, [r7, #32]
 8002c88:	f7ff fbac 	bl	80023e4 <SPI_RxByte>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8002c90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002c94:	3301      	adds	r3, #1
 8002c96:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002c9a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002c9e:	2b03      	cmp	r3, #3
 8002ca0:	d9ef      	bls.n	8002c82 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8002ca8:	2304      	movs	r3, #4
 8002caa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002cae:	e006      	b.n	8002cbe <SD_disk_ioctl+0x23e>
			break;
 8002cb0:	bf00      	nop
 8002cb2:	e004      	b.n	8002cbe <SD_disk_ioctl+0x23e>
			break;
 8002cb4:	bf00      	nop
 8002cb6:	e002      	b.n	8002cbe <SD_disk_ioctl+0x23e>
			break;
 8002cb8:	bf00      	nop
 8002cba:	e000      	b.n	8002cbe <SD_disk_ioctl+0x23e>
			break;
 8002cbc:	bf00      	nop
		}

		DESELECT();
 8002cbe:	f7ff fb4f 	bl	8002360 <DESELECT>
		SPI_RxByte();
 8002cc2:	f7ff fb8f 	bl	80023e4 <SPI_RxByte>
	}

	return res;
 8002cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	372c      	adds	r7, #44	; 0x2c
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd90      	pop	{r4, r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000054 	.word	0x20000054

08002cd8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08e      	sub	sp, #56	; 0x38
 8002cdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	605a      	str	r2, [r3, #4]
 8002ce8:	609a      	str	r2, [r3, #8]
 8002cea:	60da      	str	r2, [r3, #12]
 8002cec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cee:	4bb4      	ldr	r3, [pc, #720]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4ab3      	ldr	r2, [pc, #716]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002cf4:	f043 0310 	orr.w	r3, r3, #16
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4bb1      	ldr	r3, [pc, #708]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	623b      	str	r3, [r7, #32]
 8002d04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d06:	4bae      	ldr	r3, [pc, #696]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	4aad      	ldr	r2, [pc, #692]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d0c:	f043 0304 	orr.w	r3, r3, #4
 8002d10:	6313      	str	r3, [r2, #48]	; 0x30
 8002d12:	4bab      	ldr	r3, [pc, #684]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	f003 0304 	and.w	r3, r3, #4
 8002d1a:	61fb      	str	r3, [r7, #28]
 8002d1c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d1e:	4ba8      	ldr	r3, [pc, #672]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	4aa7      	ldr	r2, [pc, #668]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d24:	f043 0320 	orr.w	r3, r3, #32
 8002d28:	6313      	str	r3, [r2, #48]	; 0x30
 8002d2a:	4ba5      	ldr	r3, [pc, #660]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2e:	f003 0320 	and.w	r3, r3, #32
 8002d32:	61bb      	str	r3, [r7, #24]
 8002d34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d36:	4ba2      	ldr	r3, [pc, #648]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	4aa1      	ldr	r2, [pc, #644]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d40:	6313      	str	r3, [r2, #48]	; 0x30
 8002d42:	4b9f      	ldr	r3, [pc, #636]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d4a:	617b      	str	r3, [r7, #20]
 8002d4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d4e:	4b9c      	ldr	r3, [pc, #624]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	4a9b      	ldr	r2, [pc, #620]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d54:	f043 0301 	orr.w	r3, r3, #1
 8002d58:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5a:	4b99      	ldr	r3, [pc, #612]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	613b      	str	r3, [r7, #16]
 8002d64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d66:	4b96      	ldr	r3, [pc, #600]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	4a95      	ldr	r2, [pc, #596]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d6c:	f043 0302 	orr.w	r3, r3, #2
 8002d70:	6313      	str	r3, [r2, #48]	; 0x30
 8002d72:	4b93      	ldr	r3, [pc, #588]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d7e:	4b90      	ldr	r3, [pc, #576]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	4a8f      	ldr	r2, [pc, #572]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d84:	f043 0308 	orr.w	r3, r3, #8
 8002d88:	6313      	str	r3, [r2, #48]	; 0x30
 8002d8a:	4b8d      	ldr	r3, [pc, #564]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	f003 0308 	and.w	r3, r3, #8
 8002d92:	60bb      	str	r3, [r7, #8]
 8002d94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002d96:	4b8a      	ldr	r3, [pc, #552]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a89      	ldr	r2, [pc, #548]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b87      	ldr	r3, [pc, #540]	; (8002fc0 <MX_GPIO_Init+0x2e8>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CSB_GPIO_Port, BMP2_CSB_Pin, GPIO_PIN_RESET);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2110      	movs	r1, #16
 8002db2:	4884      	ldr	r0, [pc, #528]	; (8002fc4 <MX_GPIO_Init+0x2ec>)
 8002db4:	f002 ffa4 	bl	8005d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CARD_GPIO_Port, SD_CARD_Pin, GPIO_PIN_SET);
 8002db8:	2201      	movs	r2, #1
 8002dba:	2110      	movs	r1, #16
 8002dbc:	4882      	ldr	r0, [pc, #520]	; (8002fc8 <MX_GPIO_Init+0x2f0>)
 8002dbe:	f002 ff9f 	bl	8005d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f244 0181 	movw	r1, #16513	; 0x4081
 8002dc8:	4880      	ldr	r0, [pc, #512]	; (8002fcc <MX_GPIO_Init+0x2f4>)
 8002dca:	f002 ff99 	bl	8005d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, GPIO_PIN_RESET);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dd4:	487e      	ldr	r0, [pc, #504]	; (8002fd0 <MX_GPIO_Init+0x2f8>)
 8002dd6:	f002 ff93 	bl	8005d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|LD4_Pin|LD5_Pin, GPIO_PIN_RESET);
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f244 2140 	movw	r1, #16960	; 0x4240
 8002de0:	487c      	ldr	r0, [pc, #496]	; (8002fd4 <MX_GPIO_Init+0x2fc>)
 8002de2:	f002 ff8d 	bl	8005d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP2_CSB_Pin;
 8002de6:	2310      	movs	r3, #16
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dea:	2301      	movs	r3, #1
 8002dec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df2:	2303      	movs	r3, #3
 8002df4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BMP2_CSB_GPIO_Port, &GPIO_InitStruct);
 8002df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4871      	ldr	r0, [pc, #452]	; (8002fc4 <MX_GPIO_Init+0x2ec>)
 8002dfe:	f002 fdd3 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e08:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002e0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e16:	4619      	mov	r1, r3
 8002e18:	486f      	ldr	r0, [pc, #444]	; (8002fd8 <MX_GPIO_Init+0x300>)
 8002e1a:	f002 fdc5 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = test_Pin;
 8002e1e:	2304      	movs	r3, #4
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e22:	2300      	movs	r3, #0
 8002e24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(test_GPIO_Port, &GPIO_InitStruct);
 8002e2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4867      	ldr	r0, [pc, #412]	; (8002fd0 <MX_GPIO_Init+0x2f8>)
 8002e32:	f002 fdb9 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002e36:	2332      	movs	r3, #50	; 0x32
 8002e38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e42:	2303      	movs	r3, #3
 8002e44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e46:	230b      	movs	r3, #11
 8002e48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4861      	ldr	r0, [pc, #388]	; (8002fd8 <MX_GPIO_Init+0x300>)
 8002e52:	f002 fda9 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002e56:	2386      	movs	r3, #134	; 0x86
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e62:	2303      	movs	r3, #3
 8002e64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e66:	230b      	movs	r3, #11
 8002e68:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4855      	ldr	r0, [pc, #340]	; (8002fc8 <MX_GPIO_Init+0x2f0>)
 8002e72:	f002 fd99 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8002e76:	2310      	movs	r3, #16
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002e82:	2301      	movs	r3, #1
 8002e84:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8002e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	484e      	ldr	r0, [pc, #312]	; (8002fc8 <MX_GPIO_Init+0x2f0>)
 8002e8e:	f002 fd8b 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002e92:	f244 0381 	movw	r3, #16513	; 0x4081
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4848      	ldr	r0, [pc, #288]	; (8002fcc <MX_GPIO_Init+0x2f4>)
 8002eac:	f002 fd7c 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ON_Btn_Pin;
 8002eb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002eb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002eb6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ON_Btn_GPIO_Port, &GPIO_InitStruct);
 8002ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4842      	ldr	r0, [pc, #264]	; (8002fd0 <MX_GPIO_Init+0x2f8>)
 8002ec8:	f002 fd6e 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ecc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ed0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eda:	2300      	movs	r3, #0
 8002edc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	483a      	ldr	r0, [pc, #232]	; (8002fd0 <MX_GPIO_Init+0x2f8>)
 8002ee6:	f002 fd5f 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OFF_Btn_Pin;
 8002eea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ef0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002ef4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OFF_Btn_GPIO_Port, &GPIO_InitStruct);
 8002efa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efe:	4619      	mov	r1, r3
 8002f00:	4830      	ldr	r0, [pc, #192]	; (8002fc4 <MX_GPIO_Init+0x2ec>)
 8002f02:	f002 fd51 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002f06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f14:	2303      	movs	r3, #3
 8002f16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002f18:	230b      	movs	r3, #11
 8002f1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002f1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f20:	4619      	mov	r1, r3
 8002f22:	482a      	ldr	r0, [pc, #168]	; (8002fcc <MX_GPIO_Init+0x2f4>)
 8002f24:	f002 fd40 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|LD4_Pin|LD5_Pin;
 8002f28:	f244 2340 	movw	r3, #16960	; 0x4240
 8002f2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f36:	2300      	movs	r3, #0
 8002f38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4824      	ldr	r0, [pc, #144]	; (8002fd4 <MX_GPIO_Init+0x2fc>)
 8002f42:	f002 fd31 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002f46:	2380      	movs	r3, #128	; 0x80
 8002f48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002f52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f56:	4619      	mov	r1, r3
 8002f58:	481e      	ldr	r0, [pc, #120]	; (8002fd4 <MX_GPIO_Init+0x2fc>)
 8002f5a:	f002 fd25 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002f5e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002f62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f64:	2302      	movs	r3, #2
 8002f66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002f70:	230a      	movs	r3, #10
 8002f72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4813      	ldr	r0, [pc, #76]	; (8002fc8 <MX_GPIO_Init+0x2f0>)
 8002f7c:	f002 fd14 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002f80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f86:	2300      	movs	r3, #0
 8002f88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002f8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f92:	4619      	mov	r1, r3
 8002f94:	480c      	ldr	r0, [pc, #48]	; (8002fc8 <MX_GPIO_Init+0x2f0>)
 8002f96:	f002 fd07 	bl	80059a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002f9a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002fac:	230b      	movs	r3, #11
 8002fae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4807      	ldr	r0, [pc, #28]	; (8002fd4 <MX_GPIO_Init+0x2fc>)
 8002fb8:	f002 fcf6 	bl	80059a8 <HAL_GPIO_Init>

}
 8002fbc:	bf00      	nop
 8002fbe:	e00d      	b.n	8002fdc <MX_GPIO_Init+0x304>
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40020000 	.word	0x40020000
 8002fcc:	40020400 	.word	0x40020400
 8002fd0:	40021400 	.word	0x40021400
 8002fd4:	40021800 	.word	0x40021800
 8002fd8:	40020800 	.word	0x40020800
 8002fdc:	3738      	adds	r7, #56	; 0x38
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop

08002fe4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002fe8:	4b1b      	ldr	r3, [pc, #108]	; (8003058 <MX_I2C1_Init+0x74>)
 8002fea:	4a1c      	ldr	r2, [pc, #112]	; (800305c <MX_I2C1_Init+0x78>)
 8002fec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002fee:	4b1a      	ldr	r3, [pc, #104]	; (8003058 <MX_I2C1_Init+0x74>)
 8002ff0:	4a1b      	ldr	r2, [pc, #108]	; (8003060 <MX_I2C1_Init+0x7c>)
 8002ff2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ff4:	4b18      	ldr	r3, [pc, #96]	; (8003058 <MX_I2C1_Init+0x74>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ffa:	4b17      	ldr	r3, [pc, #92]	; (8003058 <MX_I2C1_Init+0x74>)
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003000:	4b15      	ldr	r3, [pc, #84]	; (8003058 <MX_I2C1_Init+0x74>)
 8003002:	2200      	movs	r2, #0
 8003004:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003006:	4b14      	ldr	r3, [pc, #80]	; (8003058 <MX_I2C1_Init+0x74>)
 8003008:	2200      	movs	r2, #0
 800300a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800300c:	4b12      	ldr	r3, [pc, #72]	; (8003058 <MX_I2C1_Init+0x74>)
 800300e:	2200      	movs	r2, #0
 8003010:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003012:	4b11      	ldr	r3, [pc, #68]	; (8003058 <MX_I2C1_Init+0x74>)
 8003014:	2200      	movs	r2, #0
 8003016:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003018:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <MX_I2C1_Init+0x74>)
 800301a:	2200      	movs	r2, #0
 800301c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800301e:	480e      	ldr	r0, [pc, #56]	; (8003058 <MX_I2C1_Init+0x74>)
 8003020:	f002 fe88 	bl	8005d34 <HAL_I2C_Init>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800302a:	f000 fcc7 	bl	80039bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800302e:	2100      	movs	r1, #0
 8003030:	4809      	ldr	r0, [pc, #36]	; (8003058 <MX_I2C1_Init+0x74>)
 8003032:	f003 f9f5 	bl	8006420 <HAL_I2CEx_ConfigAnalogFilter>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800303c:	f000 fcbe 	bl	80039bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003040:	2100      	movs	r1, #0
 8003042:	4805      	ldr	r0, [pc, #20]	; (8003058 <MX_I2C1_Init+0x74>)
 8003044:	f003 fa37 	bl	80064b6 <HAL_I2CEx_ConfigDigitalFilter>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800304e:	f000 fcb5 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000204 	.word	0x20000204
 800305c:	40005400 	.word	0x40005400
 8003060:	20404768 	.word	0x20404768

08003064 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b0aa      	sub	sp, #168	; 0xa8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	605a      	str	r2, [r3, #4]
 8003076:	609a      	str	r2, [r3, #8]
 8003078:	60da      	str	r2, [r3, #12]
 800307a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800307c:	f107 0310 	add.w	r3, r7, #16
 8003080:	2284      	movs	r2, #132	; 0x84
 8003082:	2100      	movs	r1, #0
 8003084:	4618      	mov	r0, r3
 8003086:	f008 f859 	bl	800b13c <memset>
  if(i2cHandle->Instance==I2C1)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a22      	ldr	r2, [pc, #136]	; (8003118 <HAL_I2C_MspInit+0xb4>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d13c      	bne.n	800310e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003094:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003098:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800309a:	2300      	movs	r3, #0
 800309c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800309e:	f107 0310 	add.w	r3, r7, #16
 80030a2:	4618      	mov	r0, r3
 80030a4:	f003 ff7e 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80030ae:	f000 fc85 	bl	80039bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030b2:	4b1a      	ldr	r3, [pc, #104]	; (800311c <HAL_I2C_MspInit+0xb8>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a19      	ldr	r2, [pc, #100]	; (800311c <HAL_I2C_MspInit+0xb8>)
 80030b8:	f043 0302 	orr.w	r3, r3, #2
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b17      	ldr	r3, [pc, #92]	; (800311c <HAL_I2C_MspInit+0xb8>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030d2:	2312      	movs	r3, #18
 80030d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030de:	2303      	movs	r3, #3
 80030e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030e4:	2304      	movs	r3, #4
 80030e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ea:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80030ee:	4619      	mov	r1, r3
 80030f0:	480b      	ldr	r0, [pc, #44]	; (8003120 <HAL_I2C_MspInit+0xbc>)
 80030f2:	f002 fc59 	bl	80059a8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80030f6:	4b09      	ldr	r3, [pc, #36]	; (800311c <HAL_I2C_MspInit+0xb8>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	4a08      	ldr	r2, [pc, #32]	; (800311c <HAL_I2C_MspInit+0xb8>)
 80030fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003100:	6413      	str	r3, [r2, #64]	; 0x40
 8003102:	4b06      	ldr	r3, [pc, #24]	; (800311c <HAL_I2C_MspInit+0xb8>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800310a:	60bb      	str	r3, [r7, #8]
 800310c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800310e:	bf00      	nop
 8003110:	37a8      	adds	r7, #168	; 0xa8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	40005400 	.word	0x40005400
 800311c:	40023800 	.word	0x40023800
 8003120:	40020400 	.word	0x40020400

08003124 <lcd_init>:
#include "lcd_chars.h"
#include "stm32f7xx_hal.h"
#include "i2c.h"

void lcd_init(struct lcd_disp * lcd)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 800312c:	2300      	movs	r3, #0
 800312e:	73fb      	strb	r3, [r7, #15]
	/* set backlight */
	if(lcd->bl)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <lcd_init+0x1a>
	{
		xpin = BL_PIN;
 800313a:	2308      	movs	r3, #8
 800313c:	73fb      	strb	r3, [r7, #15]
	}

	/* init sequence */
	HAL_Delay(40);
 800313e:	2028      	movs	r0, #40	; 0x28
 8003140:	f001 fa42 	bl	80045c8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	7bfa      	ldrb	r2, [r7, #15]
 800314a:	2130      	movs	r1, #48	; 0x30
 800314c:	4618      	mov	r0, r3
 800314e:	f000 f82f 	bl	80031b0 <lcd_write>
	HAL_Delay(5);
 8003152:	2005      	movs	r0, #5
 8003154:	f001 fa38 	bl	80045c8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	7bfa      	ldrb	r2, [r7, #15]
 800315e:	2130      	movs	r1, #48	; 0x30
 8003160:	4618      	mov	r0, r3
 8003162:	f000 f825 	bl	80031b0 <lcd_write>
	HAL_Delay(1);
 8003166:	2001      	movs	r0, #1
 8003168:	f001 fa2e 	bl	80045c8 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	781b      	ldrb	r3, [r3, #0]
 8003170:	7bfa      	ldrb	r2, [r7, #15]
 8003172:	2130      	movs	r1, #48	; 0x30
 8003174:	4618      	mov	r0, r3
 8003176:	f000 f81b 	bl	80031b0 <lcd_write>

	/* set 4-bit mode */
	lcd_write(lcd->addr, INIT_4_BIT_MODE, xpin);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	7bfa      	ldrb	r2, [r7, #15]
 8003180:	2102      	movs	r1, #2
 8003182:	4618      	mov	r0, r3
 8003184:	f000 f814 	bl	80031b0 <lcd_write>
	HAL_Delay(5);
 8003188:	2005      	movs	r0, #5
 800318a:	f001 fa1d 	bl	80045c8 <HAL_Delay>

	/* set cursor mode */
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF, xpin);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	7bfa      	ldrb	r2, [r7, #15]
 8003194:	210c      	movs	r1, #12
 8003196:	4618      	mov	r0, r3
 8003198:	f000 f80a 	bl	80031b0 <lcd_write>
	HAL_Delay(5);
 800319c:	2005      	movs	r0, #5
 800319e:	f001 fa13 	bl	80045c8 <HAL_Delay>

	/* clear */
	lcd_clear(lcd);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f8a8 	bl	80032f8 <lcd_clear>


}
 80031a8:	bf00      	nop
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <lcd_write>:

void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	4603      	mov	r3, r0
 80031b8:	71fb      	strb	r3, [r7, #7]
 80031ba:	460b      	mov	r3, r1
 80031bc:	71bb      	strb	r3, [r7, #6]
 80031be:	4613      	mov	r3, r2
 80031c0:	717b      	strb	r3, [r7, #5]
	uint8_t tx_data[4];

	/* split data */
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
 80031c2:	79bb      	ldrb	r3, [r7, #6]
 80031c4:	f023 030f 	bic.w	r3, r3, #15
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	797b      	ldrb	r3, [r7, #5]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	f043 0304 	orr.w	r3, r3, #4
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	733b      	strb	r3, [r7, #12]
	tx_data[1] = (data & 0xF0) | xpin;
 80031d8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80031dc:	f023 030f 	bic.w	r3, r3, #15
 80031e0:	b25a      	sxtb	r2, r3
 80031e2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	737b      	strb	r3, [r7, #13]
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 80031ee:	79bb      	ldrb	r3, [r7, #6]
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	797b      	ldrb	r3, [r7, #5]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	f043 0304 	orr.w	r3, r3, #4
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	73bb      	strb	r3, [r7, #14]
	tx_data[3] = (data << 4) | xpin;
 8003202:	79bb      	ldrb	r3, [r7, #6]
 8003204:	011b      	lsls	r3, r3, #4
 8003206:	b25a      	sxtb	r2, r3
 8003208:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800320c:	4313      	orrs	r3, r2
 800320e:	b25b      	sxtb	r3, r3
 8003210:	b2db      	uxtb	r3, r3
 8003212:	73fb      	strb	r3, [r7, #15]

	/* send data via i2c */
	HAL_I2C_Master_Transmit(&HI2C_DEF, addr, tx_data, 4, 100);
 8003214:	79fb      	ldrb	r3, [r7, #7]
 8003216:	b299      	uxth	r1, r3
 8003218:	f107 020c 	add.w	r2, r7, #12
 800321c:	2364      	movs	r3, #100	; 0x64
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	2304      	movs	r3, #4
 8003222:	4803      	ldr	r0, [pc, #12]	; (8003230 <lcd_write+0x80>)
 8003224:	f002 fe16 	bl	8005e54 <HAL_I2C_Master_Transmit>
}
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000204 	.word	0x20000204

08003234 <lcd_display>:

void lcd_display(struct lcd_disp * lcd)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i = 0;
 800323c:	2300      	movs	r3, #0
 800323e:	73fb      	strb	r3, [r7, #15]
 8003240:	2300      	movs	r3, #0
 8003242:	73bb      	strb	r3, [r7, #14]
	char ch;

	/* set backlight */
	if(lcd->bl)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <lcd_display+0x1e>
	{
		xpin = BL_PIN;
 800324e:	2308      	movs	r3, #8
 8003250:	73fb      	strb	r3, [r7, #15]
	}

	lcd_clear(lcd);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f850 	bl	80032f8 <lcd_clear>

	/* send first line data */
	lcd_write(lcd->addr, FIRST_CHAR_LINE_1, xpin);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	7bfa      	ldrb	r2, [r7, #15]
 800325e:	2180      	movs	r1, #128	; 0x80
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ffa5 	bl	80031b0 <lcd_write>
	while(ch = lcd->f_line[i])
 8003266:	e015      	b.n	8003294 <lcd_display+0x60>
	{
		if (ch < 9)
 8003268:	7b7b      	ldrb	r3, [r7, #13]
 800326a:	2b08      	cmp	r3, #8
 800326c:	d802      	bhi.n	8003274 <lcd_display+0x40>
		{
			ch--;
 800326e:	7b7b      	ldrb	r3, [r7, #13]
 8003270:	3b01      	subs	r3, #1
 8003272:	737b      	strb	r3, [r7, #13]
		}
		lcd_write(lcd->addr, lcd->f_line[i], (xpin | RS_PIN));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7818      	ldrb	r0, [r3, #0]
 8003278:	7bbb      	ldrb	r3, [r7, #14]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	4413      	add	r3, r2
 800327e:	7859      	ldrb	r1, [r3, #1]
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	b2db      	uxtb	r3, r3
 8003288:	461a      	mov	r2, r3
 800328a:	f7ff ff91 	bl	80031b0 <lcd_write>
		i++;
 800328e:	7bbb      	ldrb	r3, [r7, #14]
 8003290:	3301      	adds	r3, #1
 8003292:	73bb      	strb	r3, [r7, #14]
	while(ch = lcd->f_line[i])
 8003294:	7bbb      	ldrb	r3, [r7, #14]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	4413      	add	r3, r2
 800329a:	785b      	ldrb	r3, [r3, #1]
 800329c:	737b      	strb	r3, [r7, #13]
 800329e:	7b7b      	ldrb	r3, [r7, #13]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1e1      	bne.n	8003268 <lcd_display+0x34>
	}

	/* send second line data */
	i = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	73bb      	strb	r3, [r7, #14]
	lcd_write(lcd->addr, FIRST_CHAR_LINE_2, xpin);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	7bfa      	ldrb	r2, [r7, #15]
 80032ae:	21c0      	movs	r1, #192	; 0xc0
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff ff7d 	bl	80031b0 <lcd_write>
	while(ch = lcd->s_line[i])
 80032b6:	e012      	b.n	80032de <lcd_display+0xaa>
	{
		if (ch < 9)
 80032b8:	7b7b      	ldrb	r3, [r7, #13]
 80032ba:	2b08      	cmp	r3, #8
 80032bc:	d802      	bhi.n	80032c4 <lcd_display+0x90>
		{
			ch--;
 80032be:	7b7b      	ldrb	r3, [r7, #13]
 80032c0:	3b01      	subs	r3, #1
 80032c2:	737b      	strb	r3, [r7, #13]
		}
		lcd_write(lcd->addr, ch, (xpin | RS_PIN));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	7818      	ldrb	r0, [r3, #0]
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
 80032ca:	f043 0301 	orr.w	r3, r3, #1
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	7b7b      	ldrb	r3, [r7, #13]
 80032d2:	4619      	mov	r1, r3
 80032d4:	f7ff ff6c 	bl	80031b0 <lcd_write>
		i++;
 80032d8:	7bbb      	ldrb	r3, [r7, #14]
 80032da:	3301      	adds	r3, #1
 80032dc:	73bb      	strb	r3, [r7, #14]
	while(ch = lcd->s_line[i])
 80032de:	7bbb      	ldrb	r3, [r7, #14]
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	4413      	add	r3, r2
 80032e4:	7c9b      	ldrb	r3, [r3, #18]
 80032e6:	737b      	strb	r3, [r7, #13]
 80032e8:	7b7b      	ldrb	r3, [r7, #13]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1e4      	bne.n	80032b8 <lcd_display+0x84>
	}
}
 80032ee:	bf00      	nop
 80032f0:	bf00      	nop
 80032f2:	3710      	adds	r7, #16
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <lcd_clear>:

void lcd_clear(struct lcd_disp * lcd)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8003300:	2300      	movs	r3, #0
 8003302:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <lcd_clear+0x1a>
	{
		xpin = BL_PIN;
 800330e:	2308      	movs	r3, #8
 8003310:	73fb      	strb	r3, [r7, #15]
	}

	/* clear display */
	lcd_write(lcd->addr, CLEAR_LCD, xpin);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	7bfa      	ldrb	r2, [r7, #15]
 8003318:	2101      	movs	r1, #1
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ff48 	bl	80031b0 <lcd_write>
	HAL_Delay(2);
 8003320:	2002      	movs	r0, #2
 8003322:	f001 f951 	bl	80045c8 <HAL_Delay>
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
	...

08003330 <lcd_prog>:


void lcd_prog(struct lcd_disp * lcd)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i, j;
 8003338:	2300      	movs	r3, #0
 800333a:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <lcd_prog+0x1a>
	{
		xpin = BL_PIN;
 8003346:	2308      	movs	r3, #8
 8003348:	73fb      	strb	r3, [r7, #15]
	}

	/* send 8 custom chars */
	lcd_write(lcd->addr, (CG_FIRST_CHAR), xpin);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	7bfa      	ldrb	r2, [r7, #15]
 8003350:	2140      	movs	r1, #64	; 0x40
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff ff2c 	bl	80031b0 <lcd_write>
	for(i = 0; i <= 7; i++)
 8003358:	2300      	movs	r3, #0
 800335a:	73bb      	strb	r3, [r7, #14]
 800335c:	e01b      	b.n	8003396 <lcd_prog+0x66>
	{
		for(j = 0; j <= 7; j ++)
 800335e:	2300      	movs	r3, #0
 8003360:	737b      	strb	r3, [r7, #13]
 8003362:	e012      	b.n	800338a <lcd_prog+0x5a>
		{
			lcd_write(lcd->addr, (user_chars[i][j]), (xpin | RS_PIN));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	7818      	ldrb	r0, [r3, #0]
 8003368:	7bba      	ldrb	r2, [r7, #14]
 800336a:	7b7b      	ldrb	r3, [r7, #13]
 800336c:	490e      	ldr	r1, [pc, #56]	; (80033a8 <lcd_prog+0x78>)
 800336e:	00d2      	lsls	r2, r2, #3
 8003370:	440a      	add	r2, r1
 8003372:	4413      	add	r3, r2
 8003374:	7819      	ldrb	r1, [r3, #0]
 8003376:	7bfb      	ldrb	r3, [r7, #15]
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	b2db      	uxtb	r3, r3
 800337e:	461a      	mov	r2, r3
 8003380:	f7ff ff16 	bl	80031b0 <lcd_write>
		for(j = 0; j <= 7; j ++)
 8003384:	7b7b      	ldrb	r3, [r7, #13]
 8003386:	3301      	adds	r3, #1
 8003388:	737b      	strb	r3, [r7, #13]
 800338a:	7b7b      	ldrb	r3, [r7, #13]
 800338c:	2b07      	cmp	r3, #7
 800338e:	d9e9      	bls.n	8003364 <lcd_prog+0x34>
	for(i = 0; i <= 7; i++)
 8003390:	7bbb      	ldrb	r3, [r7, #14]
 8003392:	3301      	adds	r3, #1
 8003394:	73bb      	strb	r3, [r7, #14]
 8003396:	7bbb      	ldrb	r3, [r7, #14]
 8003398:	2b07      	cmp	r3, #7
 800339a:	d9e0      	bls.n	800335e <lcd_prog+0x2e>
		}
	}
}
 800339c:	bf00      	nop
 800339e:	bf00      	nop
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20000058 	.word	0x20000058
 80033ac:	00000000 	.word	0x00000000

080033b0 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */
pid_t2 pid1={.param.Kp=1.2,.param.Ki=0.002, .param.Kd=0,.param.dt=1.0, .previous_error=0, .previous_integral=0};
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033b0:	b5b0      	push	{r4, r5, r7, lr}
 80033b2:	b0a8      	sub	sp, #160	; 0xa0
 80033b4:	af02      	add	r7, sp, #8
 80033b6:	6078      	str	r0, [r7, #4]
  if(htim == &htim2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a7b      	ldr	r2, [pc, #492]	; (80035a8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d168      	bne.n	8003492 <HAL_TIM_PeriodElapsedCallback+0xe2>
  {
    static unsigned int cnt = 0;
    cnt++;
 80033c0:	4b7a      	ldr	r3, [pc, #488]	; (80035ac <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	3301      	adds	r3, #1
 80033c6:	4a79      	ldr	r2, [pc, #484]	; (80035ac <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80033c8:	6013      	str	r3, [r2, #0]
    BMP2_ReadData(&bmp2dev, &press, &temp);
 80033ca:	4a79      	ldr	r2, [pc, #484]	; (80035b0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80033cc:	4979      	ldr	r1, [pc, #484]	; (80035b4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80033ce:	487a      	ldr	r0, [pc, #488]	; (80035b8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80033d0:	f7fe fe68 	bl	80020a4 <BMP2_ReadData>

    temp_int = 1000*temp;
 80033d4:	4b76      	ldr	r3, [pc, #472]	; (80035b0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80033d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033da:	f04f 0200 	mov.w	r2, #0
 80033de:	4b77      	ldr	r3, [pc, #476]	; (80035bc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 80033e0:	f7fd f922 	bl	8000628 <__aeabi_dmul>
 80033e4:	4602      	mov	r2, r0
 80033e6:	460b      	mov	r3, r1
 80033e8:	4610      	mov	r0, r2
 80033ea:	4619      	mov	r1, r3
 80033ec:	f7fd fbde 	bl	8000bac <__aeabi_d2uiz>
 80033f0:	4603      	mov	r3, r0
 80033f2:	4a73      	ldr	r2, [pc, #460]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80033f4:	6013      	str	r3, [r2, #0]
    press_int = 100*press;
 80033f6:	4b6f      	ldr	r3, [pc, #444]	; (80035b4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80033f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	4b70      	ldr	r3, [pc, #448]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8003402:	f7fd f911 	bl	8000628 <__aeabi_dmul>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	4610      	mov	r0, r2
 800340c:	4619      	mov	r1, r3
 800340e:	f7fd fbcd 	bl	8000bac <__aeabi_d2uiz>
 8003412:	4603      	mov	r3, r0
 8003414:	4a6c      	ldr	r2, [pc, #432]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8003416:	6013      	str	r3, [r2, #0]

    if(cnt == 4)
 8003418:	4b64      	ldr	r3, [pc, #400]	; (80035ac <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2b04      	cmp	r3, #4
 800341e:	d138      	bne.n	8003492 <HAL_TIM_PeriodElapsedCallback+0xe2>
    {
      uint8_t tx_buffer[128];
      int tx_msg_len = sprintf((char*)tx_buffer,
 8003420:	4b67      	ldr	r3, [pc, #412]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a69      	ldr	r2, [pc, #420]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003426:	fba2 2303 	umull	r2, r3, r2, r3
 800342a:	099d      	lsrs	r5, r3, #6
 800342c:	4b64      	ldr	r3, [pc, #400]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a66      	ldr	r2, [pc, #408]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003432:	fba2 1203 	umull	r1, r2, r2, r3
 8003436:	0992      	lsrs	r2, r2, #6
 8003438:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800343c:	fb01 f202 	mul.w	r2, r1, r2
 8003440:	1a9a      	subs	r2, r3, r2
 8003442:	4b61      	ldr	r3, [pc, #388]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4962      	ldr	r1, [pc, #392]	; (80035d0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8003448:	fba1 1303 	umull	r1, r3, r1, r3
 800344c:	0958      	lsrs	r0, r3, #5
 800344e:	4b5e      	ldr	r3, [pc, #376]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8003450:	6819      	ldr	r1, [r3, #0]
 8003452:	4b5f      	ldr	r3, [pc, #380]	; (80035d0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8003454:	fba3 4301 	umull	r4, r3, r3, r1
 8003458:	095b      	lsrs	r3, r3, #5
 800345a:	2464      	movs	r4, #100	; 0x64
 800345c:	fb04 f303 	mul.w	r3, r4, r3
 8003460:	1acb      	subs	r3, r1, r3
 8003462:	f107 040c 	add.w	r4, r7, #12
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	9000      	str	r0, [sp, #0]
 800346a:	4613      	mov	r3, r2
 800346c:	462a      	mov	r2, r5
 800346e:	4959      	ldr	r1, [pc, #356]	; (80035d4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8003470:	4620      	mov	r0, r4
 8003472:	f007 fe43 	bl	800b0fc <siprintf>
 8003476:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    		  "Temperature: %2u.%03u degC; Pressure: %5u.%02u hPa\r",
    		  temp_int / 1000, temp_int % 1000,
			  press_int / 100, press_int % 100);
      HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
 800347a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800347e:	b29a      	uxth	r2, r3
 8003480:	f107 010c 	add.w	r1, r7, #12
 8003484:	2364      	movs	r3, #100	; 0x64
 8003486:	4854      	ldr	r0, [pc, #336]	; (80035d8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8003488:	f006 fae6 	bl	8009a58 <HAL_UART_Transmit>
      cnt = 0;
 800348c:	4b47      	ldr	r3, [pc, #284]	; (80035ac <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
    }
  }
  //pid
  if(htim == &htim7){
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a51      	ldr	r2, [pc, #324]	; (80035dc <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d109      	bne.n	80034ae <HAL_TIM_PeriodElapsedCallback+0xfe>

  		 current_temp = temp_int;
 800349a:	4b49      	ldr	r3, [pc, #292]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	ee07 3a90 	vmov	s15, r3
 80034a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a6:	4b4e      	ldr	r3, [pc, #312]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80034a8:	edc3 7a00 	vstr	s15, [r3]
  		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,pwm_duty);

  	}


}
 80034ac:	e071      	b.n	8003592 <HAL_TIM_PeriodElapsedCallback+0x1e2>
  		float pwm_duty_f= (999.0*calculate_discrete_pid(&pid1,zadane_obiektu,current_temp));
 80034ae:	4b4d      	ldr	r3, [pc, #308]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	ee07 3a90 	vmov	s15, r3
 80034b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ba:	4b49      	ldr	r3, [pc, #292]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80034bc:	ed93 7a00 	vldr	s14, [r3]
 80034c0:	eef0 0a47 	vmov.f32	s1, s14
 80034c4:	eeb0 0a67 	vmov.f32	s0, s15
 80034c8:	4847      	ldr	r0, [pc, #284]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80034ca:	f000 fa7c 	bl	80039c6 <calculate_discrete_pid>
 80034ce:	ee10 3a10 	vmov	r3, s0
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fd f850 	bl	8000578 <__aeabi_f2d>
 80034d8:	a331      	add	r3, pc, #196	; (adr r3, 80035a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034de:	f7fd f8a3 	bl	8000628 <__aeabi_dmul>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4610      	mov	r0, r2
 80034e8:	4619      	mov	r1, r3
 80034ea:	f7fd fb7f 	bl	8000bec <__aeabi_d2f>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  		fanControlTest=pwm_duty_f;
 80034f4:	4a3d      	ldr	r2, [pc, #244]	; (80035ec <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80034f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034fa:	6013      	str	r3, [r2, #0]
  		uint16_t pwm_duty=0;
 80034fc:	2300      	movs	r3, #0
 80034fe:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  		if(pwm_duty_f<0)pwm_duty=0;else
 8003502:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003506:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800350a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800350e:	d503      	bpl.n	8003518 <HAL_TIM_PeriodElapsedCallback+0x168>
 8003510:	2300      	movs	r3, #0
 8003512:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8003516:	e015      	b.n	8003544 <HAL_TIM_PeriodElapsedCallback+0x194>
  		if(pwm_duty_f>999.0)pwm_duty=999;else
 8003518:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800351c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80035f0 <HAL_TIM_PeriodElapsedCallback+0x240>
 8003520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003528:	dd04      	ble.n	8003534 <HAL_TIM_PeriodElapsedCallback+0x184>
 800352a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800352e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8003532:	e007      	b.n	8003544 <HAL_TIM_PeriodElapsedCallback+0x194>
  			pwm_duty=(uint16_t)pwm_duty_f;
 8003534:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003538:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800353c:	ee17 3a90 	vmov	r3, s15
 8003540:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  		fanControlTestDriven = pwm_duty;
 8003544:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8003548:	ee07 3a90 	vmov	s15, r3
 800354c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003550:	4b28      	ldr	r3, [pc, #160]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003552:	edc3 7a00 	vstr	s15, [r3]
  		if(temp_int -600 > zadane_obiektu) __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, 700);
 8003556:	4b1a      	ldr	r3, [pc, #104]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f5a3 7216 	sub.w	r2, r3, #600	; 0x258
 800355e:	4b21      	ldr	r3, [pc, #132]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	429a      	cmp	r2, r3
 8003564:	d904      	bls.n	8003570 <HAL_TIM_PeriodElapsedCallback+0x1c0>
 8003566:	4b24      	ldr	r3, [pc, #144]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800356e:	639a      	str	r2, [r3, #56]	; 0x38
  		if(temp_int -200 < zadane_obiektu)__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, 0);
 8003570:	4b13      	ldr	r3, [pc, #76]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f1a3 02c8 	sub.w	r2, r3, #200	; 0xc8
 8003578:	4b1a      	ldr	r3, [pc, #104]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	429a      	cmp	r2, r3
 800357e:	d203      	bcs.n	8003588 <HAL_TIM_PeriodElapsedCallback+0x1d8>
 8003580:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2200      	movs	r2, #0
 8003586:	639a      	str	r2, [r3, #56]	; 0x38
  		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,pwm_duty);
 8003588:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8003590:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003592:	bf00      	nop
 8003594:	3798      	adds	r7, #152	; 0x98
 8003596:	46bd      	mov	sp, r7
 8003598:	bdb0      	pop	{r4, r5, r7, pc}
 800359a:	bf00      	nop
 800359c:	f3af 8000 	nop.w
 80035a0:	00000000 	.word	0x00000000
 80035a4:	408f3800 	.word	0x408f3800
 80035a8:	20000378 	.word	0x20000378
 80035ac:	200002a8 	.word	0x200002a8
 80035b0:	20000258 	.word	0x20000258
 80035b4:	20000268 	.word	0x20000268
 80035b8:	20000018 	.word	0x20000018
 80035bc:	408f4000 	.word	0x408f4000
 80035c0:	20000260 	.word	0x20000260
 80035c4:	40590000 	.word	0x40590000
 80035c8:	20000270 	.word	0x20000270
 80035cc:	10624dd3 	.word	0x10624dd3
 80035d0:	51eb851f 	.word	0x51eb851f
 80035d4:	0800ba90 	.word	0x0800ba90
 80035d8:	200004a8 	.word	0x200004a8
 80035dc:	2000045c 	.word	0x2000045c
 80035e0:	2000027c 	.word	0x2000027c
 80035e4:	200000a4 	.word	0x200000a4
 80035e8:	200000ac 	.word	0x200000ac
 80035ec:	2000009c 	.word	0x2000009c
 80035f0:	4479c000 	.word	0x4479c000
 80035f4:	200000a0 	.word	0x200000a0
 80035f8:	200003c4 	.word	0x200003c4

080035fc <wypelnienie1>:

void wypelnienie1(uint16_t duty)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	80fb      	strh	r3, [r7, #6]
	duty = duty*10;
 8003606:	88fb      	ldrh	r3, [r7, #6]
 8003608:	461a      	mov	r2, r3
 800360a:	0092      	lsls	r2, r2, #2
 800360c:	4413      	add	r3, r2
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	80fb      	strh	r3, [r7, #6]
	zadane_rezystora=duty;
 8003612:	88fb      	ldrh	r3, [r7, #6]
 8003614:	4a03      	ldr	r2, [pc, #12]	; (8003624 <wypelnienie1+0x28>)
 8003616:	6013      	str	r3, [r2, #0]
	//__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty);
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr
 8003624:	20000274 	.word	0x20000274

08003628 <wypelnienie2>:

void wypelnienie2(uint16_t duty)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	4603      	mov	r3, r0
 8003630:	80fb      	strh	r3, [r7, #6]
	duty = duty*10;
 8003632:	88fb      	ldrh	r3, [r7, #6]
 8003634:	461a      	mov	r2, r3
 8003636:	0092      	lsls	r2, r2, #2
 8003638:	4413      	add	r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	80fb      	strh	r3, [r7, #6]
	zadane_wiatraka=duty;
 800363e:	88fb      	ldrh	r3, [r7, #6]
 8003640:	4a03      	ldr	r2, [pc, #12]	; (8003650 <wypelnienie2+0x28>)
 8003642:	6013      	str	r3, [r2, #0]
	//__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty);
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	20000278 	.word	0x20000278

08003654 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
	uint8_t fill=0;
 800365c:	2300      	movs	r3, #0
 800365e:	73fb      	strb	r3, [r7, #15]

	if(word[0] == 'r')
 8003660:	4b1c      	ldr	r3, [pc, #112]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b72      	cmp	r3, #114	; 0x72
 8003666:	d113      	bne.n	8003690 <HAL_UART_RxCpltCallback+0x3c>
	{
		fill = ((word[1] - '0') * 10 + (word[2] - '0'));
 8003668:	4b1a      	ldr	r3, [pc, #104]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	3b30      	subs	r3, #48	; 0x30
 800366e:	b2db      	uxtb	r3, r3
 8003670:	461a      	mov	r2, r3
 8003672:	0092      	lsls	r2, r2, #2
 8003674:	4413      	add	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	b2da      	uxtb	r2, r3
 800367a:	4b16      	ldr	r3, [pc, #88]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 800367c:	789b      	ldrb	r3, [r3, #2]
 800367e:	4413      	add	r3, r2
 8003680:	b2db      	uxtb	r3, r3
 8003682:	3b30      	subs	r3, #48	; 0x30
 8003684:	73fb      	strb	r3, [r7, #15]
		wypelnienie1(fill);
 8003686:	7bfb      	ldrb	r3, [r7, #15]
 8003688:	b29b      	uxth	r3, r3
 800368a:	4618      	mov	r0, r3
 800368c:	f7ff ffb6 	bl	80035fc <wypelnienie1>
	}

	if(word[0] == 'w')
 8003690:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	2b77      	cmp	r3, #119	; 0x77
 8003696:	d113      	bne.n	80036c0 <HAL_UART_RxCpltCallback+0x6c>
	{
		fill = ((word[1] - '0') * 10 + (word[2] - '0'));
 8003698:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 800369a:	785b      	ldrb	r3, [r3, #1]
 800369c:	3b30      	subs	r3, #48	; 0x30
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	461a      	mov	r2, r3
 80036a2:	0092      	lsls	r2, r2, #2
 80036a4:	4413      	add	r3, r2
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	4b0a      	ldr	r3, [pc, #40]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 80036ac:	789b      	ldrb	r3, [r3, #2]
 80036ae:	4413      	add	r3, r2
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	3b30      	subs	r3, #48	; 0x30
 80036b4:	73fb      	strb	r3, [r7, #15]
		wypelnienie2(fill);
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ffb4 	bl	8003628 <wypelnienie2>
	}
	HAL_UART_Receive_IT(&huart3, word, 3);
 80036c0:	2203      	movs	r2, #3
 80036c2:	4904      	ldr	r1, [pc, #16]	; (80036d4 <HAL_UART_RxCpltCallback+0x80>)
 80036c4:	4804      	ldr	r0, [pc, #16]	; (80036d8 <HAL_UART_RxCpltCallback+0x84>)
 80036c6:	f006 fa4a 	bl	8009b5e <HAL_UART_Receive_IT>
}
 80036ca:	bf00      	nop
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20000098 	.word	0x20000098
 80036d8:	200004a8 	.word	0x200004a8

080036dc <display_function>:

void display_function()
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af02      	add	r7, sp, #8
	if(powitanie)
 80036e2:	4b29      	ldr	r3, [pc, #164]	; (8003788 <display_function+0xac>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d014      	beq.n	8003714 <display_function+0x38>
	{
		sprintf((char*)disp.f_line, "Dzie%c dobry %c", '\x4', '\x5');
 80036ea:	2305      	movs	r3, #5
 80036ec:	2204      	movs	r2, #4
 80036ee:	4927      	ldr	r1, [pc, #156]	; (800378c <display_function+0xb0>)
 80036f0:	4827      	ldr	r0, [pc, #156]	; (8003790 <display_function+0xb4>)
 80036f2:	f007 fd03 	bl	800b0fc <siprintf>
		sprintf((char*)disp.s_line, "smacznej kawusi");
 80036f6:	4927      	ldr	r1, [pc, #156]	; (8003794 <display_function+0xb8>)
 80036f8:	4827      	ldr	r0, [pc, #156]	; (8003798 <display_function+0xbc>)
 80036fa:	f007 fcff 	bl	800b0fc <siprintf>
		lcd_display(&disp);
 80036fe:	4827      	ldr	r0, [pc, #156]	; (800379c <display_function+0xc0>)
 8003700:	f7ff fd98 	bl	8003234 <lcd_display>
		HAL_Delay(1000);
 8003704:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003708:	f000 ff5e 	bl	80045c8 <HAL_Delay>
		powitanie = 0;
 800370c:	4b1e      	ldr	r3, [pc, #120]	; (8003788 <display_function+0xac>)
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	e032      	b.n	800377a <display_function+0x9e>
	}
	else
	{
		sprintf((char*)disp.f_line, "T. akt.:%d.%02d%cC", temp_int / 1000, temp_int % 1000, '\x7');
 8003714:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <display_function+0xc4>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a22      	ldr	r2, [pc, #136]	; (80037a4 <display_function+0xc8>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	0999      	lsrs	r1, r3, #6
 8003720:	4b1f      	ldr	r3, [pc, #124]	; (80037a0 <display_function+0xc4>)
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	4b1f      	ldr	r3, [pc, #124]	; (80037a4 <display_function+0xc8>)
 8003726:	fba3 0302 	umull	r0, r3, r3, r2
 800372a:	099b      	lsrs	r3, r3, #6
 800372c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003730:	fb00 f303 	mul.w	r3, r0, r3
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2207      	movs	r2, #7
 8003738:	9200      	str	r2, [sp, #0]
 800373a:	460a      	mov	r2, r1
 800373c:	491a      	ldr	r1, [pc, #104]	; (80037a8 <display_function+0xcc>)
 800373e:	4814      	ldr	r0, [pc, #80]	; (8003790 <display_function+0xb4>)
 8003740:	f007 fcdc 	bl	800b0fc <siprintf>
		sprintf((char*)disp.s_line, "T. zad.:%d.%02d%cC", zadane_obiektu / 1000, zadane_obiektu % 1000, '\x8');
 8003744:	4b19      	ldr	r3, [pc, #100]	; (80037ac <display_function+0xd0>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a16      	ldr	r2, [pc, #88]	; (80037a4 <display_function+0xc8>)
 800374a:	fba2 2303 	umull	r2, r3, r2, r3
 800374e:	0999      	lsrs	r1, r3, #6
 8003750:	4b16      	ldr	r3, [pc, #88]	; (80037ac <display_function+0xd0>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	4b13      	ldr	r3, [pc, #76]	; (80037a4 <display_function+0xc8>)
 8003756:	fba3 0302 	umull	r0, r3, r3, r2
 800375a:	099b      	lsrs	r3, r3, #6
 800375c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003760:	fb00 f303 	mul.w	r3, r0, r3
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	2208      	movs	r2, #8
 8003768:	9200      	str	r2, [sp, #0]
 800376a:	460a      	mov	r2, r1
 800376c:	4910      	ldr	r1, [pc, #64]	; (80037b0 <display_function+0xd4>)
 800376e:	480a      	ldr	r0, [pc, #40]	; (8003798 <display_function+0xbc>)
 8003770:	f007 fcc4 	bl	800b0fc <siprintf>
		lcd_display(&disp);
 8003774:	4809      	ldr	r0, [pc, #36]	; (800379c <display_function+0xc0>)
 8003776:	f7ff fd5d 	bl	8003234 <lcd_display>
	}

	HAL_Delay(2000);
 800377a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800377e:	f000 ff23 	bl	80045c8 <HAL_Delay>

}
 8003782:	bf00      	nop
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	200000a8 	.word	0x200000a8
 800378c:	0800bac4 	.word	0x0800bac4
 8003790:	20000285 	.word	0x20000285
 8003794:	0800bad4 	.word	0x0800bad4
 8003798:	20000296 	.word	0x20000296
 800379c:	20000284 	.word	0x20000284
 80037a0:	20000260 	.word	0x20000260
 80037a4:	10624dd3 	.word	0x10624dd3
 80037a8:	0800bae4 	.word	0x0800bae4
 80037ac:	200000a4 	.word	0x200000a4
 80037b0:	0800baf8 	.word	0x0800baf8
 80037b4:	00000000 	.word	0x00000000

080037b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037bc:	f000 fea7 	bl	800450e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037c0:	f000 f88e 	bl	80038e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037c4:	f7ff fa88 	bl	8002cd8 <MX_GPIO_Init>
  MX_DMA_Init();
 80037c8:	f7fe fd9e 	bl	8002308 <MX_DMA_Init>
  MX_SPI4_Init();
 80037cc:	f000 f9ba 	bl	8003b44 <MX_SPI4_Init>
  MX_TIM2_Init();
 80037d0:	f000 fb80 	bl	8003ed4 <MX_TIM2_Init>
  MX_TIM4_Init();
 80037d4:	f000 fc52 	bl	800407c <MX_TIM4_Init>
  MX_TIM3_Init();
 80037d8:	f000 fbca 	bl	8003f70 <MX_TIM3_Init>
  MX_TIM7_Init();
 80037dc:	f000 fcc6 	bl	800416c <MX_TIM7_Init>
  MX_I2C1_Init();
 80037e0:	f7ff fc00 	bl	8002fe4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80037e4:	f000 fdd2 	bl	800438c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80037e8:	f7fe fcc0 	bl	800216c <MX_ADC1_Init>
  MX_SPI1_Init();
 80037ec:	f000 f96c 	bl	8003ac8 <MX_SPI1_Init>
  MX_FATFS_Init();
 80037f0:	f007 fbc0 	bl	800af74 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  BMP2_Init(&bmp2dev);// inicjalizacja czujnika
 80037f4:	4830      	ldr	r0, [pc, #192]	; (80038b8 <main+0x100>)
 80037f6:	f7fe fb89 	bl	8001f0c <BMP2_Init>
  HAL_TIM_Base_Start_IT(&htim2);// uruchomienie timerow
 80037fa:	4830      	ldr	r0, [pc, #192]	; (80038bc <main+0x104>)
 80037fc:	f004 ff7a 	bl	80086f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);// uruchomienie timerow
 8003800:	482f      	ldr	r0, [pc, #188]	; (80038c0 <main+0x108>)
 8003802:	f004 ff77 	bl	80086f4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003806:	2108      	movs	r1, #8
 8003808:	482e      	ldr	r0, [pc, #184]	; (80038c4 <main+0x10c>)
 800380a:	f005 f84d 	bl	80088a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800380e:	2104      	movs	r1, #4
 8003810:	482c      	ldr	r0, [pc, #176]	; (80038c4 <main+0x10c>)
 8003812:	f005 f849 	bl	80088a8 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003816:	4b2b      	ldr	r3, [pc, #172]	; (80038c4 <main+0x10c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2200      	movs	r2, #0
 800381c:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800381e:	4b29      	ldr	r3, [pc, #164]	; (80038c4 <main+0x10c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2200      	movs	r2, #0
 8003824:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_UART_Receive_IT(&huart3, word, 3);
 8003826:	2203      	movs	r2, #3
 8003828:	4927      	ldr	r1, [pc, #156]	; (80038c8 <main+0x110>)
 800382a:	4828      	ldr	r0, [pc, #160]	; (80038cc <main+0x114>)
 800382c:	f006 f997 	bl	8009b5e <HAL_UART_Receive_IT>
//wyswietlacz
  disp.addr = (0x27 << 1);
 8003830:	4b27      	ldr	r3, [pc, #156]	; (80038d0 <main+0x118>)
 8003832:	224e      	movs	r2, #78	; 0x4e
 8003834:	701a      	strb	r2, [r3, #0]
  disp.bl = true;
 8003836:	4b26      	ldr	r3, [pc, #152]	; (80038d0 <main+0x118>)
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  lcd_init(&disp);
 800383e:	4824      	ldr	r0, [pc, #144]	; (80038d0 <main+0x118>)
 8003840:	f7ff fc70 	bl	8003124 <lcd_init>
  lcd_prog(&disp);
 8003844:	4822      	ldr	r0, [pc, #136]	; (80038d0 <main+0x118>)
 8003846:	f7ff fd73 	bl	8003330 <lcd_prog>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 800384a:	4822      	ldr	r0, [pc, #136]	; (80038d4 <main+0x11c>)
 800384c:	f000 ff24 	bl	8004698 <HAL_ADC_Start>
	  display_function();
 8003850:	f7ff ff44 	bl	80036dc <display_function>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8003854:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003858:	481e      	ldr	r0, [pc, #120]	; (80038d4 <main+0x11c>)
 800385a:	f000 ffeb 	bl	8004834 <HAL_ADC_PollForConversion>
	  readValue_potencjometr = HAL_ADC_GetValue(&hadc1);
 800385e:	481d      	ldr	r0, [pc, #116]	; (80038d4 <main+0x11c>)
 8003860:	f001 f983 	bl	8004b6a <HAL_ADC_GetValue>
 8003864:	4603      	mov	r3, r0
 8003866:	b29a      	uxth	r2, r3
 8003868:	4b1b      	ldr	r3, [pc, #108]	; (80038d8 <main+0x120>)
 800386a:	801a      	strh	r2, [r3, #0]
	  zadane_obiektu = readValue_potencjometr*5.36 +18000.0;
 800386c:	4b1a      	ldr	r3, [pc, #104]	; (80038d8 <main+0x120>)
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f7fc fe6f 	bl	8000554 <__aeabi_i2d>
 8003876:	a30c      	add	r3, pc, #48	; (adr r3, 80038a8 <main+0xf0>)
 8003878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387c:	f7fc fed4 	bl	8000628 <__aeabi_dmul>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4610      	mov	r0, r2
 8003886:	4619      	mov	r1, r3
 8003888:	a309      	add	r3, pc, #36	; (adr r3, 80038b0 <main+0xf8>)
 800388a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388e:	f7fc fd15 	bl	80002bc <__adddf3>
 8003892:	4602      	mov	r2, r0
 8003894:	460b      	mov	r3, r1
 8003896:	4610      	mov	r0, r2
 8003898:	4619      	mov	r1, r3
 800389a:	f7fd f987 	bl	8000bac <__aeabi_d2uiz>
 800389e:	4603      	mov	r3, r0
 80038a0:	4a0e      	ldr	r2, [pc, #56]	; (80038dc <main+0x124>)
 80038a2:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Start(&hadc1);
 80038a4:	e7d1      	b.n	800384a <main+0x92>
 80038a6:	bf00      	nop
 80038a8:	d70a3d71 	.word	0xd70a3d71
 80038ac:	401570a3 	.word	0x401570a3
 80038b0:	00000000 	.word	0x00000000
 80038b4:	40d19400 	.word	0x40d19400
 80038b8:	20000018 	.word	0x20000018
 80038bc:	20000378 	.word	0x20000378
 80038c0:	2000045c 	.word	0x2000045c
 80038c4:	200003c4 	.word	0x200003c4
 80038c8:	20000098 	.word	0x20000098
 80038cc:	200004a8 	.word	0x200004a8
 80038d0:	20000284 	.word	0x20000284
 80038d4:	20000154 	.word	0x20000154
 80038d8:	20000280 	.word	0x20000280
 80038dc:	200000a4 	.word	0x200000a4

080038e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b094      	sub	sp, #80	; 0x50
 80038e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038e6:	f107 0320 	add.w	r3, r7, #32
 80038ea:	2230      	movs	r2, #48	; 0x30
 80038ec:	2100      	movs	r1, #0
 80038ee:	4618      	mov	r0, r3
 80038f0:	f007 fc24 	bl	800b13c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038f4:	f107 030c 	add.w	r3, r7, #12
 80038f8:	2200      	movs	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	605a      	str	r2, [r3, #4]
 80038fe:	609a      	str	r2, [r3, #8]
 8003900:	60da      	str	r2, [r3, #12]
 8003902:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003904:	f002 fe24 	bl	8006550 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003908:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <SystemClock_Config+0xd4>)
 800390a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390c:	4a29      	ldr	r2, [pc, #164]	; (80039b4 <SystemClock_Config+0xd4>)
 800390e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003912:	6413      	str	r3, [r2, #64]	; 0x40
 8003914:	4b27      	ldr	r3, [pc, #156]	; (80039b4 <SystemClock_Config+0xd4>)
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003920:	4b25      	ldr	r3, [pc, #148]	; (80039b8 <SystemClock_Config+0xd8>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a24      	ldr	r2, [pc, #144]	; (80039b8 <SystemClock_Config+0xd8>)
 8003926:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	4b22      	ldr	r3, [pc, #136]	; (80039b8 <SystemClock_Config+0xd8>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003934:	607b      	str	r3, [r7, #4]
 8003936:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003938:	2301      	movs	r3, #1
 800393a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800393c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003940:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003942:	2302      	movs	r3, #2
 8003944:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003946:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800394a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800394c:	2304      	movs	r3, #4
 800394e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8003950:	23d8      	movs	r3, #216	; 0xd8
 8003952:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003954:	2302      	movs	r3, #2
 8003956:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8003958:	2303      	movs	r3, #3
 800395a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800395c:	f107 0320 	add.w	r3, r7, #32
 8003960:	4618      	mov	r0, r3
 8003962:	f002 fe55 	bl	8006610 <HAL_RCC_OscConfig>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800396c:	f000 f826 	bl	80039bc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003970:	f002 fdfe 	bl	8006570 <HAL_PWREx_EnableOverDrive>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800397a:	f000 f81f 	bl	80039bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800397e:	230f      	movs	r3, #15
 8003980:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003982:	2302      	movs	r3, #2
 8003984:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003986:	2300      	movs	r3, #0
 8003988:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800398a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800398e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003990:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003994:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003996:	f107 030c 	add.w	r3, r7, #12
 800399a:	2107      	movs	r1, #7
 800399c:	4618      	mov	r0, r3
 800399e:	f003 f8db 	bl	8006b58 <HAL_RCC_ClockConfig>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d001      	beq.n	80039ac <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80039a8:	f000 f808 	bl	80039bc <Error_Handler>
  }
}
 80039ac:	bf00      	nop
 80039ae:	3750      	adds	r7, #80	; 0x50
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	40007000 	.word	0x40007000

080039bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039c0:	b672      	cpsid	i
}
 80039c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039c4:	e7fe      	b.n	80039c4 <Error_Handler+0x8>

080039c6 <calculate_discrete_pid>:

#include "pid_regulator.h"

float32_t calculate_discrete_pid(pid_t2* pid, float32_t setpoint, float32_t measured){
 80039c6:	b5b0      	push	{r4, r5, r7, lr}
 80039c8:	b08c      	sub	sp, #48	; 0x30
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	60f8      	str	r0, [r7, #12]
 80039ce:	ed87 0a02 	vstr	s0, [r7, #8]
 80039d2:	edc7 0a01 	vstr	s1, [r7, #4]
	float32_t u=0, P, I, D, error, integral, derivative;
 80039d6:	f04f 0300 	mov.w	r3, #0
 80039da:	62fb      	str	r3, [r7, #44]	; 0x2c

	error = setpoint-measured;
 80039dc:	ed97 7a02 	vldr	s14, [r7, #8]
 80039e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80039e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039e8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	//proportional part
	P = pid->param.Kp * error;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	edd3 7a00 	vldr	s15, [r3]
 80039f2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80039f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039fa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	//integral part
	integral = pid->previous_integral + (error+pid->previous_error) ; //numerical integrator without anti-windup
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	ed93 7a05 	vldr	s14, [r3, #20]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	edd3 6a04 	vldr	s13, [r3, #16]
 8003a0a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a16:	edc7 7a08 	vstr	s15, [r7, #32]
	pid->previous_integral = integral;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a3a      	ldr	r2, [r7, #32]
 8003a1e:	615a      	str	r2, [r3, #20]
	I = pid->param.Ki*integral*(pid->param.dt/2.0);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	ed93 7a01 	vldr	s14, [r3, #4]
 8003a26:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a2e:	ee17 0a90 	vmov	r0, s15
 8003a32:	f7fc fda1 	bl	8000578 <__aeabi_f2d>
 8003a36:	4604      	mov	r4, r0
 8003a38:	460d      	mov	r5, r1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fc fd9a 	bl	8000578 <__aeabi_f2d>
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a4c:	f7fc ff16 	bl	800087c <__aeabi_ddiv>
 8003a50:	4602      	mov	r2, r0
 8003a52:	460b      	mov	r3, r1
 8003a54:	4620      	mov	r0, r4
 8003a56:	4629      	mov	r1, r5
 8003a58:	f7fc fde6 	bl	8000628 <__aeabi_dmul>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4610      	mov	r0, r2
 8003a62:	4619      	mov	r1, r3
 8003a64:	f7fd f8c2 	bl	8000bec <__aeabi_d2f>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	61fb      	str	r3, [r7, #28]

	//derivative part
	derivative = (error - pid->previous_error)/pid->param.dt; //numerical derivative without filter
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003a72:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003a76:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003a80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a84:	edc7 7a06 	vstr	s15, [r7, #24]
	pid->previous_error = error;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a8c:	611a      	str	r2, [r3, #16]
	D = pid->param.Kd*derivative;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a94:	ed97 7a06 	vldr	s14, [r7, #24]
 8003a98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a9c:	edc7 7a05 	vstr	s15, [r7, #20]

	//sum of all parts
	u = P  + I + D; //without saturation
 8003aa0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003aa4:	edd7 7a07 	vldr	s15, [r7, #28]
 8003aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aac:	ed97 7a05 	vldr	s14, [r7, #20]
 8003ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c


	return u;
 8003ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aba:	ee07 3a90 	vmov	s15, r3
}
 8003abe:	eeb0 0a67 	vmov.f32	s0, s15
 8003ac2:	3730      	adds	r7, #48	; 0x30
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bdb0      	pop	{r4, r5, r7, pc}

08003ac8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003acc:	4b1b      	ldr	r3, [pc, #108]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003ace:	4a1c      	ldr	r2, [pc, #112]	; (8003b40 <MX_SPI1_Init+0x78>)
 8003ad0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003ad2:	4b1a      	ldr	r3, [pc, #104]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003ad4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003ad8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003ada:	4b18      	ldr	r3, [pc, #96]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ae0:	4b16      	ldr	r3, [pc, #88]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003ae2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003ae6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ae8:	4b14      	ldr	r3, [pc, #80]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003aee:	4b13      	ldr	r3, [pc, #76]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003af4:	4b11      	ldr	r3, [pc, #68]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003af6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003afa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003afc:	4b0f      	ldr	r3, [pc, #60]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b02:	4b0e      	ldr	r3, [pc, #56]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b08:	4b0c      	ldr	r3, [pc, #48]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b0e:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003b14:	4b09      	ldr	r3, [pc, #36]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b16:	2207      	movs	r2, #7
 8003b18:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003b1a:	4b08      	ldr	r3, [pc, #32]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003b20:	4b06      	ldr	r3, [pc, #24]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b22:	2208      	movs	r2, #8
 8003b24:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b26:	4805      	ldr	r0, [pc, #20]	; (8003b3c <MX_SPI1_Init+0x74>)
 8003b28:	f003 fe2c 	bl	8007784 <HAL_SPI_Init>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003b32:	f7ff ff43 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003b36:	bf00      	nop
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	200002ac 	.word	0x200002ac
 8003b40:	40013000 	.word	0x40013000

08003b44 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003b48:	4b1b      	ldr	r3, [pc, #108]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b4a:	4a1c      	ldr	r2, [pc, #112]	; (8003bbc <MX_SPI4_Init+0x78>)
 8003b4c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003b4e:	4b1a      	ldr	r3, [pc, #104]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b54:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003b56:	4b18      	ldr	r3, [pc, #96]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b5c:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b5e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003b62:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003b64:	4b14      	ldr	r3, [pc, #80]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b66:	2202      	movs	r2, #2
 8003b68:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003b6a:	4b13      	ldr	r3, [pc, #76]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003b70:	4b11      	ldr	r3, [pc, #68]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b76:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003b78:	4b0f      	ldr	r3, [pc, #60]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b7a:	2218      	movs	r2, #24
 8003b7c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b7e:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b8a:	4b0b      	ldr	r3, [pc, #44]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8003b90:	4b09      	ldr	r3, [pc, #36]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b92:	2207      	movs	r2, #7
 8003b94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003b96:	4b08      	ldr	r3, [pc, #32]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003b9c:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003ba2:	4805      	ldr	r0, [pc, #20]	; (8003bb8 <MX_SPI4_Init+0x74>)
 8003ba4:	f003 fdee 	bl	8007784 <HAL_SPI_Init>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8003bae:	f7ff ff05 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003bb2:	bf00      	nop
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	20000310 	.word	0x20000310
 8003bbc:	40013400 	.word	0x40013400

08003bc0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b08c      	sub	sp, #48	; 0x30
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bc8:	f107 031c 	add.w	r3, r7, #28
 8003bcc:	2200      	movs	r2, #0
 8003bce:	601a      	str	r2, [r3, #0]
 8003bd0:	605a      	str	r2, [r3, #4]
 8003bd2:	609a      	str	r2, [r3, #8]
 8003bd4:	60da      	str	r2, [r3, #12]
 8003bd6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a3c      	ldr	r2, [pc, #240]	; (8003cd0 <HAL_SPI_MspInit+0x110>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d144      	bne.n	8003c6c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003be2:	4b3c      	ldr	r3, [pc, #240]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be6:	4a3b      	ldr	r2, [pc, #236]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003be8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003bec:	6453      	str	r3, [r2, #68]	; 0x44
 8003bee:	4b39      	ldr	r3, [pc, #228]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bf6:	61bb      	str	r3, [r7, #24]
 8003bf8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bfa:	4b36      	ldr	r3, [pc, #216]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfe:	4a35      	ldr	r2, [pc, #212]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c00:	f043 0301 	orr.w	r3, r3, #1
 8003c04:	6313      	str	r3, [r2, #48]	; 0x30
 8003c06:	4b33      	ldr	r3, [pc, #204]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c12:	4b30      	ldr	r3, [pc, #192]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c16:	4a2f      	ldr	r2, [pc, #188]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c18:	f043 0302 	orr.w	r3, r3, #2
 8003c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c1e:	4b2d      	ldr	r3, [pc, #180]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	613b      	str	r3, [r7, #16]
 8003c28:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003c2a:	2360      	movs	r3, #96	; 0x60
 8003c2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c2e:	2302      	movs	r3, #2
 8003c30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c36:	2303      	movs	r3, #3
 8003c38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c3a:	2305      	movs	r3, #5
 8003c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c3e:	f107 031c 	add.w	r3, r7, #28
 8003c42:	4619      	mov	r1, r3
 8003c44:	4824      	ldr	r0, [pc, #144]	; (8003cd8 <HAL_SPI_MspInit+0x118>)
 8003c46:	f001 feaf 	bl	80059a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003c4a:	2320      	movs	r3, #32
 8003c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c4e:	2302      	movs	r3, #2
 8003c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c52:	2300      	movs	r3, #0
 8003c54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c56:	2303      	movs	r3, #3
 8003c58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c5a:	2305      	movs	r3, #5
 8003c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c5e:	f107 031c 	add.w	r3, r7, #28
 8003c62:	4619      	mov	r1, r3
 8003c64:	481d      	ldr	r0, [pc, #116]	; (8003cdc <HAL_SPI_MspInit+0x11c>)
 8003c66:	f001 fe9f 	bl	80059a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003c6a:	e02c      	b.n	8003cc6 <HAL_SPI_MspInit+0x106>
  else if(spiHandle->Instance==SPI4)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a1b      	ldr	r2, [pc, #108]	; (8003ce0 <HAL_SPI_MspInit+0x120>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d127      	bne.n	8003cc6 <HAL_SPI_MspInit+0x106>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003c76:	4b17      	ldr	r3, [pc, #92]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7a:	4a16      	ldr	r2, [pc, #88]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c80:	6453      	str	r3, [r2, #68]	; 0x44
 8003c82:	4b14      	ldr	r3, [pc, #80]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c8e:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c92:	4a10      	ldr	r2, [pc, #64]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c94:	f043 0310 	orr.w	r3, r3, #16
 8003c98:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9a:	4b0e      	ldr	r3, [pc, #56]	; (8003cd4 <HAL_SPI_MspInit+0x114>)
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9e:	f003 0310 	and.w	r3, r3, #16
 8003ca2:	60bb      	str	r3, [r7, #8]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BMP2_SCK_Pin|BMP2_SDO_Pin|BMP2_SDA_Pin;
 8003ca6:	2364      	movs	r3, #100	; 0x64
 8003ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003caa:	2302      	movs	r3, #2
 8003cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003cb6:	2305      	movs	r3, #5
 8003cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003cba:	f107 031c 	add.w	r3, r7, #28
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4808      	ldr	r0, [pc, #32]	; (8003ce4 <HAL_SPI_MspInit+0x124>)
 8003cc2:	f001 fe71 	bl	80059a8 <HAL_GPIO_Init>
}
 8003cc6:	bf00      	nop
 8003cc8:	3730      	adds	r7, #48	; 0x30
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40013000 	.word	0x40013000
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	40020000 	.word	0x40020000
 8003cdc:	40020400 	.word	0x40020400
 8003ce0:	40013400 	.word	0x40013400
 8003ce4:	40021000 	.word	0x40021000

08003ce8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003cee:	4b0f      	ldr	r3, [pc, #60]	; (8003d2c <HAL_MspInit+0x44>)
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	4a0e      	ldr	r2, [pc, #56]	; (8003d2c <HAL_MspInit+0x44>)
 8003cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8003cfa:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <HAL_MspInit+0x44>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d02:	607b      	str	r3, [r7, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d06:	4b09      	ldr	r3, [pc, #36]	; (8003d2c <HAL_MspInit+0x44>)
 8003d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0a:	4a08      	ldr	r2, [pc, #32]	; (8003d2c <HAL_MspInit+0x44>)
 8003d0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d10:	6453      	str	r3, [r2, #68]	; 0x44
 8003d12:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_MspInit+0x44>)
 8003d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d1a:	603b      	str	r3, [r7, #0]
 8003d1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	40023800 	.word	0x40023800

08003d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d34:	e7fe      	b.n	8003d34 <NMI_Handler+0x4>

08003d36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d36:	b480      	push	{r7}
 8003d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d3a:	e7fe      	b.n	8003d3a <HardFault_Handler+0x4>

08003d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d40:	e7fe      	b.n	8003d40 <MemManage_Handler+0x4>

08003d42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d42:	b480      	push	{r7}
 8003d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d46:	e7fe      	b.n	8003d46 <BusFault_Handler+0x4>

08003d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d4c:	e7fe      	b.n	8003d4c <UsageFault_Handler+0x4>

08003d4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d52:	bf00      	nop
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d60:	bf00      	nop
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d6e:	bf00      	nop
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	if (Timer1 > 0)
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <SysTick_Handler+0x38>)
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <SysTick_Handler+0x18>
		Timer1--;
 8003d84:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <SysTick_Handler+0x38>)
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	4b08      	ldr	r3, [pc, #32]	; (8003db0 <SysTick_Handler+0x38>)
 8003d8e:	801a      	strh	r2, [r3, #0]

	if (Timer2 >0)
 8003d90:	4b08      	ldr	r3, [pc, #32]	; (8003db4 <SysTick_Handler+0x3c>)
 8003d92:	881b      	ldrh	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d005      	beq.n	8003da4 <SysTick_Handler+0x2c>
		Timer2--;
 8003d98:	4b06      	ldr	r3, [pc, #24]	; (8003db4 <SysTick_Handler+0x3c>)
 8003d9a:	881b      	ldrh	r3, [r3, #0]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	4b04      	ldr	r3, [pc, #16]	; (8003db4 <SysTick_Handler+0x3c>)
 8003da2:	801a      	strh	r2, [r3, #0]


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003da4:	f000 fbf0 	bl	8004588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  HAL_SYSTICK_IRQHandler();
 8003da8:	f001 fa75 	bl	8005296 <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dac:	bf00      	nop
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	200001fc 	.word	0x200001fc
 8003db4:	200001fe 	.word	0x200001fe

08003db8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003dbc:	4802      	ldr	r0, [pc, #8]	; (8003dc8 <ADC_IRQHandler+0x10>)
 8003dbe:	f000 fdc4 	bl	800494a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003dc2:	bf00      	nop
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000154 	.word	0x20000154

08003dcc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003dd0:	4802      	ldr	r0, [pc, #8]	; (8003ddc <TIM2_IRQHandler+0x10>)
 8003dd2:	f004 fe63 	bl	8008a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20000378 	.word	0x20000378

08003de0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003de4:	4802      	ldr	r0, [pc, #8]	; (8003df0 <TIM3_IRQHandler+0x10>)
 8003de6:	f004 fe59 	bl	8008a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	200003c4 	.word	0x200003c4

08003df4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003df8:	4802      	ldr	r0, [pc, #8]	; (8003e04 <TIM4_IRQHandler+0x10>)
 8003dfa:	f004 fe4f 	bl	8008a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	20000410 	.word	0x20000410

08003e08 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003e0c:	4802      	ldr	r0, [pc, #8]	; (8003e18 <USART3_IRQHandler+0x10>)
 8003e0e:	f005 feeb 	bl	8009be8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	200004a8 	.word	0x200004a8

08003e1c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003e20:	4802      	ldr	r0, [pc, #8]	; (8003e2c <TIM7_IRQHandler+0x10>)
 8003e22:	f004 fe3b 	bl	8008a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	2000045c 	.word	0x2000045c

08003e30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003e34:	4802      	ldr	r0, [pc, #8]	; (8003e40 <DMA2_Stream0_IRQHandler+0x10>)
 8003e36:	f001 fb7b 	bl	8005530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003e3a:	bf00      	nop
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	2000019c 	.word	0x2000019c

08003e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e4c:	4a14      	ldr	r2, [pc, #80]	; (8003ea0 <_sbrk+0x5c>)
 8003e4e:	4b15      	ldr	r3, [pc, #84]	; (8003ea4 <_sbrk+0x60>)
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e58:	4b13      	ldr	r3, [pc, #76]	; (8003ea8 <_sbrk+0x64>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d102      	bne.n	8003e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e60:	4b11      	ldr	r3, [pc, #68]	; (8003ea8 <_sbrk+0x64>)
 8003e62:	4a12      	ldr	r2, [pc, #72]	; (8003eac <_sbrk+0x68>)
 8003e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e66:	4b10      	ldr	r3, [pc, #64]	; (8003ea8 <_sbrk+0x64>)
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d207      	bcs.n	8003e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e74:	f007 f96a 	bl	800b14c <__errno>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	220c      	movs	r2, #12
 8003e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e82:	e009      	b.n	8003e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e84:	4b08      	ldr	r3, [pc, #32]	; (8003ea8 <_sbrk+0x64>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e8a:	4b07      	ldr	r3, [pc, #28]	; (8003ea8 <_sbrk+0x64>)
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4413      	add	r3, r2
 8003e92:	4a05      	ldr	r2, [pc, #20]	; (8003ea8 <_sbrk+0x64>)
 8003e94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e96:	68fb      	ldr	r3, [r7, #12]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	20050000 	.word	0x20050000
 8003ea4:	00000400 	.word	0x00000400
 8003ea8:	20000374 	.word	0x20000374
 8003eac:	20000690 	.word	0x20000690

08003eb0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003eb4:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <SystemInit+0x20>)
 8003eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eba:	4a05      	ldr	r2, [pc, #20]	; (8003ed0 <SystemInit+0x20>)
 8003ebc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ec0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ec4:	bf00      	nop
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	e000ed00 	.word	0xe000ed00

08003ed4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b088      	sub	sp, #32
 8003ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003eda:	f107 0310 	add.w	r3, r7, #16
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	605a      	str	r2, [r3, #4]
 8003ee4:	609a      	str	r2, [r3, #8]
 8003ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ee8:	1d3b      	adds	r3, r7, #4
 8003eea:	2200      	movs	r2, #0
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	605a      	str	r2, [r3, #4]
 8003ef0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ef2:	4b1e      	ldr	r3, [pc, #120]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003ef4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ef8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1079;
 8003efa:	4b1c      	ldr	r3, [pc, #112]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003efc:	f240 4237 	movw	r2, #1079	; 0x437
 8003f00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f02:	4b1a      	ldr	r3, [pc, #104]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 24999;
 8003f08:	4b18      	ldr	r3, [pc, #96]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f0a:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8003f0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f10:	4b16      	ldr	r3, [pc, #88]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f16:	4b15      	ldr	r3, [pc, #84]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003f1c:	4813      	ldr	r0, [pc, #76]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f1e:	f004 fb91 	bl	8008644 <HAL_TIM_Base_Init>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8003f28:	f7ff fd48 	bl	80039bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f30:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003f32:	f107 0310 	add.w	r3, r7, #16
 8003f36:	4619      	mov	r1, r3
 8003f38:	480c      	ldr	r0, [pc, #48]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f3a:	f004 ffe3 	bl	8008f04 <HAL_TIM_ConfigClockSource>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8003f44:	f7ff fd3a 	bl	80039bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003f50:	1d3b      	adds	r3, r7, #4
 8003f52:	4619      	mov	r1, r3
 8003f54:	4805      	ldr	r0, [pc, #20]	; (8003f6c <MX_TIM2_Init+0x98>)
 8003f56:	f005 fc85 	bl	8009864 <HAL_TIMEx_MasterConfigSynchronization>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d001      	beq.n	8003f64 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8003f60:	f7ff fd2c 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003f64:	bf00      	nop
 8003f66:	3720      	adds	r7, #32
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	20000378 	.word	0x20000378

08003f70 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b08e      	sub	sp, #56	; 0x38
 8003f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	605a      	str	r2, [r3, #4]
 8003f80:	609a      	str	r2, [r3, #8]
 8003f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f84:	f107 031c 	add.w	r3, r7, #28
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f90:	463b      	mov	r3, r7
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	605a      	str	r2, [r3, #4]
 8003f98:	609a      	str	r2, [r3, #8]
 8003f9a:	60da      	str	r2, [r3, #12]
 8003f9c:	611a      	str	r2, [r3, #16]
 8003f9e:	615a      	str	r2, [r3, #20]
 8003fa0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003fa2:	4b34      	ldr	r3, [pc, #208]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fa4:	4a34      	ldr	r2, [pc, #208]	; (8004078 <MX_TIM3_Init+0x108>)
 8003fa6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8003fa8:	4b32      	ldr	r3, [pc, #200]	; (8004074 <MX_TIM3_Init+0x104>)
 8003faa:	2247      	movs	r2, #71	; 0x47
 8003fac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fae:	4b31      	ldr	r3, [pc, #196]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8003fb4:	4b2f      	ldr	r3, [pc, #188]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fb6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003fba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fbc:	4b2d      	ldr	r3, [pc, #180]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fc2:	4b2c      	ldr	r3, [pc, #176]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003fc8:	482a      	ldr	r0, [pc, #168]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fca:	f004 fb3b 	bl	8008644 <HAL_TIM_Base_Init>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003fd4:	f7ff fcf2 	bl	80039bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003fd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003fde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4823      	ldr	r0, [pc, #140]	; (8004074 <MX_TIM3_Init+0x104>)
 8003fe6:	f004 ff8d 	bl	8008f04 <HAL_TIM_ConfigClockSource>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003ff0:	f7ff fce4 	bl	80039bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003ff4:	481f      	ldr	r0, [pc, #124]	; (8004074 <MX_TIM3_Init+0x104>)
 8003ff6:	f004 fbf5 	bl	80087e4 <HAL_TIM_PWM_Init>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8004000:	f7ff fcdc 	bl	80039bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004008:	2300      	movs	r3, #0
 800400a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800400c:	f107 031c 	add.w	r3, r7, #28
 8004010:	4619      	mov	r1, r3
 8004012:	4818      	ldr	r0, [pc, #96]	; (8004074 <MX_TIM3_Init+0x104>)
 8004014:	f005 fc26 	bl	8009864 <HAL_TIMEx_MasterConfigSynchronization>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800401e:	f7ff fccd 	bl	80039bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004022:	2360      	movs	r3, #96	; 0x60
 8004024:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004026:	2300      	movs	r3, #0
 8004028:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800402a:	2300      	movs	r3, #0
 800402c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800402e:	2300      	movs	r3, #0
 8004030:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004032:	463b      	mov	r3, r7
 8004034:	2204      	movs	r2, #4
 8004036:	4619      	mov	r1, r3
 8004038:	480e      	ldr	r0, [pc, #56]	; (8004074 <MX_TIM3_Init+0x104>)
 800403a:	f004 fe4f 	bl	8008cdc <HAL_TIM_PWM_ConfigChannel>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d001      	beq.n	8004048 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8004044:	f7ff fcba 	bl	80039bc <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 8004048:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800404c:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800404e:	463b      	mov	r3, r7
 8004050:	2208      	movs	r2, #8
 8004052:	4619      	mov	r1, r3
 8004054:	4807      	ldr	r0, [pc, #28]	; (8004074 <MX_TIM3_Init+0x104>)
 8004056:	f004 fe41 	bl	8008cdc <HAL_TIM_PWM_ConfigChannel>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 8004060:	f7ff fcac 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004064:	4803      	ldr	r0, [pc, #12]	; (8004074 <MX_TIM3_Init+0x104>)
 8004066:	f000 f931 	bl	80042cc <HAL_TIM_MspPostInit>

}
 800406a:	bf00      	nop
 800406c:	3738      	adds	r7, #56	; 0x38
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	200003c4 	.word	0x200003c4
 8004078:	40000400 	.word	0x40000400

0800407c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08e      	sub	sp, #56	; 0x38
 8004080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004082:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
 800408a:	605a      	str	r2, [r3, #4]
 800408c:	609a      	str	r2, [r3, #8]
 800408e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004090:	f107 031c 	add.w	r3, r7, #28
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800409c:	463b      	mov	r3, r7
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	605a      	str	r2, [r3, #4]
 80040a4:	609a      	str	r2, [r3, #8]
 80040a6:	60da      	str	r2, [r3, #12]
 80040a8:	611a      	str	r2, [r3, #16]
 80040aa:	615a      	str	r2, [r3, #20]
 80040ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80040ae:	4b2d      	ldr	r3, [pc, #180]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040b0:	4a2d      	ldr	r2, [pc, #180]	; (8004168 <MX_TIM4_Init+0xec>)
 80040b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 107;
 80040b4:	4b2b      	ldr	r3, [pc, #172]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040b6:	226b      	movs	r2, #107	; 0x6b
 80040b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ba:	4b2a      	ldr	r3, [pc, #168]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040bc:	2200      	movs	r2, #0
 80040be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80040c0:	4b28      	ldr	r3, [pc, #160]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80040c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040c8:	4b26      	ldr	r3, [pc, #152]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040ce:	4b25      	ldr	r3, [pc, #148]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80040d4:	4823      	ldr	r0, [pc, #140]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040d6:	f004 fab5 	bl	8008644 <HAL_TIM_Base_Init>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d001      	beq.n	80040e4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80040e0:	f7ff fc6c 	bl	80039bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80040ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80040ee:	4619      	mov	r1, r3
 80040f0:	481c      	ldr	r0, [pc, #112]	; (8004164 <MX_TIM4_Init+0xe8>)
 80040f2:	f004 ff07 	bl	8008f04 <HAL_TIM_ConfigClockSource>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80040fc:	f7ff fc5e 	bl	80039bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004100:	4818      	ldr	r0, [pc, #96]	; (8004164 <MX_TIM4_Init+0xe8>)
 8004102:	f004 fb6f 	bl	80087e4 <HAL_TIM_PWM_Init>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800410c:	f7ff fc56 	bl	80039bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004110:	2300      	movs	r3, #0
 8004112:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004114:	2300      	movs	r3, #0
 8004116:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004118:	f107 031c 	add.w	r3, r7, #28
 800411c:	4619      	mov	r1, r3
 800411e:	4811      	ldr	r0, [pc, #68]	; (8004164 <MX_TIM4_Init+0xe8>)
 8004120:	f005 fba0 	bl	8009864 <HAL_TIMEx_MasterConfigSynchronization>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800412a:	f7ff fc47 	bl	80039bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800412e:	2360      	movs	r3, #96	; 0x60
 8004130:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004132:	2300      	movs	r3, #0
 8004134:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004136:	2300      	movs	r3, #0
 8004138:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800413a:	2300      	movs	r3, #0
 800413c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800413e:	463b      	mov	r3, r7
 8004140:	2200      	movs	r2, #0
 8004142:	4619      	mov	r1, r3
 8004144:	4807      	ldr	r0, [pc, #28]	; (8004164 <MX_TIM4_Init+0xe8>)
 8004146:	f004 fdc9 	bl	8008cdc <HAL_TIM_PWM_ConfigChannel>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d001      	beq.n	8004154 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8004150:	f7ff fc34 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004154:	4803      	ldr	r0, [pc, #12]	; (8004164 <MX_TIM4_Init+0xe8>)
 8004156:	f000 f8b9 	bl	80042cc <HAL_TIM_MspPostInit>

}
 800415a:	bf00      	nop
 800415c:	3738      	adds	r7, #56	; 0x38
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	20000410 	.word	0x20000410
 8004168:	40000800 	.word	0x40000800

0800416c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004172:	1d3b      	adds	r3, r7, #4
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	605a      	str	r2, [r3, #4]
 800417a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800417c:	4b15      	ldr	r3, [pc, #84]	; (80041d4 <MX_TIM7_Init+0x68>)
 800417e:	4a16      	ldr	r2, [pc, #88]	; (80041d8 <MX_TIM7_Init+0x6c>)
 8004180:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10799;
 8004182:	4b14      	ldr	r3, [pc, #80]	; (80041d4 <MX_TIM7_Init+0x68>)
 8004184:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8004188:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800418a:	4b12      	ldr	r3, [pc, #72]	; (80041d4 <MX_TIM7_Init+0x68>)
 800418c:	2200      	movs	r2, #0
 800418e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8004190:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <MX_TIM7_Init+0x68>)
 8004192:	f242 720f 	movw	r2, #9999	; 0x270f
 8004196:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004198:	4b0e      	ldr	r3, [pc, #56]	; (80041d4 <MX_TIM7_Init+0x68>)
 800419a:	2200      	movs	r2, #0
 800419c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800419e:	480d      	ldr	r0, [pc, #52]	; (80041d4 <MX_TIM7_Init+0x68>)
 80041a0:	f004 fa50 	bl	8008644 <HAL_TIM_Base_Init>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80041aa:	f7ff fc07 	bl	80039bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041ae:	2300      	movs	r3, #0
 80041b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041b2:	2300      	movs	r3, #0
 80041b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80041b6:	1d3b      	adds	r3, r7, #4
 80041b8:	4619      	mov	r1, r3
 80041ba:	4806      	ldr	r0, [pc, #24]	; (80041d4 <MX_TIM7_Init+0x68>)
 80041bc:	f005 fb52 	bl	8009864 <HAL_TIMEx_MasterConfigSynchronization>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80041c6:	f7ff fbf9 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80041ca:	bf00      	nop
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	2000045c 	.word	0x2000045c
 80041d8:	40001400 	.word	0x40001400

080041dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041ec:	d114      	bne.n	8004218 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80041ee:	4b33      	ldr	r3, [pc, #204]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 80041f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f2:	4a32      	ldr	r2, [pc, #200]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 80041f4:	f043 0301 	orr.w	r3, r3, #1
 80041f8:	6413      	str	r3, [r2, #64]	; 0x40
 80041fa:	4b30      	ldr	r3, [pc, #192]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	617b      	str	r3, [r7, #20]
 8004204:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004206:	2200      	movs	r2, #0
 8004208:	2100      	movs	r1, #0
 800420a:	201c      	movs	r0, #28
 800420c:	f001 f80d 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004210:	201c      	movs	r0, #28
 8004212:	f001 f826 	bl	8005262 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004216:	e04c      	b.n	80042b2 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a28      	ldr	r2, [pc, #160]	; (80042c0 <HAL_TIM_Base_MspInit+0xe4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d114      	bne.n	800424c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004222:	4b26      	ldr	r3, [pc, #152]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	4a25      	ldr	r2, [pc, #148]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004228:	f043 0302 	orr.w	r3, r3, #2
 800422c:	6413      	str	r3, [r2, #64]	; 0x40
 800422e:	4b23      	ldr	r3, [pc, #140]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	613b      	str	r3, [r7, #16]
 8004238:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800423a:	2200      	movs	r2, #0
 800423c:	2100      	movs	r1, #0
 800423e:	201d      	movs	r0, #29
 8004240:	f000 fff3 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004244:	201d      	movs	r0, #29
 8004246:	f001 f80c 	bl	8005262 <HAL_NVIC_EnableIRQ>
}
 800424a:	e032      	b.n	80042b2 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1c      	ldr	r2, [pc, #112]	; (80042c4 <HAL_TIM_Base_MspInit+0xe8>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d114      	bne.n	8004280 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004256:	4b19      	ldr	r3, [pc, #100]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	4a18      	ldr	r2, [pc, #96]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 800425c:	f043 0304 	orr.w	r3, r3, #4
 8004260:	6413      	str	r3, [r2, #64]	; 0x40
 8004262:	4b16      	ldr	r3, [pc, #88]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	f003 0304 	and.w	r3, r3, #4
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800426e:	2200      	movs	r2, #0
 8004270:	2100      	movs	r1, #0
 8004272:	201e      	movs	r0, #30
 8004274:	f000 ffd9 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004278:	201e      	movs	r0, #30
 800427a:	f000 fff2 	bl	8005262 <HAL_NVIC_EnableIRQ>
}
 800427e:	e018      	b.n	80042b2 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM7)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a10      	ldr	r2, [pc, #64]	; (80042c8 <HAL_TIM_Base_MspInit+0xec>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d113      	bne.n	80042b2 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800428a:	4b0c      	ldr	r3, [pc, #48]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428e:	4a0b      	ldr	r2, [pc, #44]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004290:	f043 0320 	orr.w	r3, r3, #32
 8004294:	6413      	str	r3, [r2, #64]	; 0x40
 8004296:	4b09      	ldr	r3, [pc, #36]	; (80042bc <HAL_TIM_Base_MspInit+0xe0>)
 8004298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429a:	f003 0320 	and.w	r3, r3, #32
 800429e:	60bb      	str	r3, [r7, #8]
 80042a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80042a2:	2200      	movs	r2, #0
 80042a4:	2100      	movs	r1, #0
 80042a6:	2037      	movs	r0, #55	; 0x37
 80042a8:	f000 ffbf 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80042ac:	2037      	movs	r0, #55	; 0x37
 80042ae:	f000 ffd8 	bl	8005262 <HAL_NVIC_EnableIRQ>
}
 80042b2:	bf00      	nop
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	40023800 	.word	0x40023800
 80042c0:	40000400 	.word	0x40000400
 80042c4:	40000800 	.word	0x40000800
 80042c8:	40001400 	.word	0x40001400

080042cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b08a      	sub	sp, #40	; 0x28
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d4:	f107 0314 	add.w	r3, r7, #20
 80042d8:	2200      	movs	r2, #0
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	605a      	str	r2, [r3, #4]
 80042de:	609a      	str	r2, [r3, #8]
 80042e0:	60da      	str	r2, [r3, #12]
 80042e2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a23      	ldr	r2, [pc, #140]	; (8004378 <HAL_TIM_MspPostInit+0xac>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d11d      	bne.n	800432a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ee:	4b23      	ldr	r3, [pc, #140]	; (800437c <HAL_TIM_MspPostInit+0xb0>)
 80042f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f2:	4a22      	ldr	r2, [pc, #136]	; (800437c <HAL_TIM_MspPostInit+0xb0>)
 80042f4:	f043 0304 	orr.w	r3, r3, #4
 80042f8:	6313      	str	r3, [r2, #48]	; 0x30
 80042fa:	4b20      	ldr	r3, [pc, #128]	; (800437c <HAL_TIM_MspPostInit+0xb0>)
 80042fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fe:	f003 0304 	and.w	r3, r3, #4
 8004302:	613b      	str	r3, [r7, #16]
 8004304:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004306:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800430a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800430c:	2302      	movs	r3, #2
 800430e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004310:	2300      	movs	r3, #0
 8004312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004314:	2300      	movs	r3, #0
 8004316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004318:	2302      	movs	r3, #2
 800431a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800431c:	f107 0314 	add.w	r3, r7, #20
 8004320:	4619      	mov	r1, r3
 8004322:	4817      	ldr	r0, [pc, #92]	; (8004380 <HAL_TIM_MspPostInit+0xb4>)
 8004324:	f001 fb40 	bl	80059a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004328:	e021      	b.n	800436e <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM4)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a15      	ldr	r2, [pc, #84]	; (8004384 <HAL_TIM_MspPostInit+0xb8>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d11c      	bne.n	800436e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004334:	4b11      	ldr	r3, [pc, #68]	; (800437c <HAL_TIM_MspPostInit+0xb0>)
 8004336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004338:	4a10      	ldr	r2, [pc, #64]	; (800437c <HAL_TIM_MspPostInit+0xb0>)
 800433a:	f043 0308 	orr.w	r3, r3, #8
 800433e:	6313      	str	r3, [r2, #48]	; 0x30
 8004340:	4b0e      	ldr	r3, [pc, #56]	; (800437c <HAL_TIM_MspPostInit+0xb0>)
 8004342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004344:	f003 0308 	and.w	r3, r3, #8
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800434c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004350:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004352:	2302      	movs	r3, #2
 8004354:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800435a:	2300      	movs	r3, #0
 800435c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800435e:	2302      	movs	r3, #2
 8004360:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004362:	f107 0314 	add.w	r3, r7, #20
 8004366:	4619      	mov	r1, r3
 8004368:	4807      	ldr	r0, [pc, #28]	; (8004388 <HAL_TIM_MspPostInit+0xbc>)
 800436a:	f001 fb1d 	bl	80059a8 <HAL_GPIO_Init>
}
 800436e:	bf00      	nop
 8004370:	3728      	adds	r7, #40	; 0x28
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	40000400 	.word	0x40000400
 800437c:	40023800 	.word	0x40023800
 8004380:	40020800 	.word	0x40020800
 8004384:	40000800 	.word	0x40000800
 8004388:	40020c00 	.word	0x40020c00

0800438c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004390:	4b14      	ldr	r3, [pc, #80]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 8004392:	4a15      	ldr	r2, [pc, #84]	; (80043e8 <MX_USART3_UART_Init+0x5c>)
 8004394:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004396:	4b13      	ldr	r3, [pc, #76]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 8004398:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800439c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800439e:	4b11      	ldr	r3, [pc, #68]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043a4:	4b0f      	ldr	r3, [pc, #60]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80043aa:	4b0e      	ldr	r3, [pc, #56]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043b0:	4b0c      	ldr	r3, [pc, #48]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043b2:	220c      	movs	r2, #12
 80043b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043b6:	4b0b      	ldr	r3, [pc, #44]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80043bc:	4b09      	ldr	r3, [pc, #36]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043be:	2200      	movs	r2, #0
 80043c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043c8:	4b06      	ldr	r3, [pc, #24]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80043ce:	4805      	ldr	r0, [pc, #20]	; (80043e4 <MX_USART3_UART_Init+0x58>)
 80043d0:	f005 faf4 	bl	80099bc <HAL_UART_Init>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80043da:	f7ff faef 	bl	80039bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80043de:	bf00      	nop
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	200004a8 	.word	0x200004a8
 80043e8:	40004800 	.word	0x40004800

080043ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b0aa      	sub	sp, #168	; 0xa8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043f4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80043f8:	2200      	movs	r2, #0
 80043fa:	601a      	str	r2, [r3, #0]
 80043fc:	605a      	str	r2, [r3, #4]
 80043fe:	609a      	str	r2, [r3, #8]
 8004400:	60da      	str	r2, [r3, #12]
 8004402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004404:	f107 0310 	add.w	r3, r7, #16
 8004408:	2284      	movs	r2, #132	; 0x84
 800440a:	2100      	movs	r1, #0
 800440c:	4618      	mov	r0, r3
 800440e:	f006 fe95 	bl	800b13c <memset>
  if(uartHandle->Instance==USART3)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a26      	ldr	r2, [pc, #152]	; (80044b0 <HAL_UART_MspInit+0xc4>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d144      	bne.n	80044a6 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800441c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004420:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004422:	2300      	movs	r3, #0
 8004424:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004426:	f107 0310 	add.w	r3, r7, #16
 800442a:	4618      	mov	r0, r3
 800442c:	f002 fdba 	bl	8006fa4 <HAL_RCCEx_PeriphCLKConfig>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d001      	beq.n	800443a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004436:	f7ff fac1 	bl	80039bc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800443a:	4b1e      	ldr	r3, [pc, #120]	; (80044b4 <HAL_UART_MspInit+0xc8>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	4a1d      	ldr	r2, [pc, #116]	; (80044b4 <HAL_UART_MspInit+0xc8>)
 8004440:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004444:	6413      	str	r3, [r2, #64]	; 0x40
 8004446:	4b1b      	ldr	r3, [pc, #108]	; (80044b4 <HAL_UART_MspInit+0xc8>)
 8004448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004452:	4b18      	ldr	r3, [pc, #96]	; (80044b4 <HAL_UART_MspInit+0xc8>)
 8004454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004456:	4a17      	ldr	r2, [pc, #92]	; (80044b4 <HAL_UART_MspInit+0xc8>)
 8004458:	f043 0308 	orr.w	r3, r3, #8
 800445c:	6313      	str	r3, [r2, #48]	; 0x30
 800445e:	4b15      	ldr	r3, [pc, #84]	; (80044b4 <HAL_UART_MspInit+0xc8>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	60bb      	str	r3, [r7, #8]
 8004468:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800446a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800446e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004472:	2302      	movs	r3, #2
 8004474:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004478:	2301      	movs	r3, #1
 800447a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800447e:	2303      	movs	r3, #3
 8004480:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004484:	2307      	movs	r3, #7
 8004486:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800448a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800448e:	4619      	mov	r1, r3
 8004490:	4809      	ldr	r0, [pc, #36]	; (80044b8 <HAL_UART_MspInit+0xcc>)
 8004492:	f001 fa89 	bl	80059a8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004496:	2200      	movs	r2, #0
 8004498:	2100      	movs	r1, #0
 800449a:	2027      	movs	r0, #39	; 0x27
 800449c:	f000 fec5 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80044a0:	2027      	movs	r0, #39	; 0x27
 80044a2:	f000 fede 	bl	8005262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80044a6:	bf00      	nop
 80044a8:	37a8      	adds	r7, #168	; 0xa8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40004800 	.word	0x40004800
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40020c00 	.word	0x40020c00

080044bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044c0:	480d      	ldr	r0, [pc, #52]	; (80044f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80044c2:	490e      	ldr	r1, [pc, #56]	; (80044fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80044c4:	4a0e      	ldr	r2, [pc, #56]	; (8004500 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80044c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044c8:	e002      	b.n	80044d0 <LoopCopyDataInit>

080044ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044ce:	3304      	adds	r3, #4

080044d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044d4:	d3f9      	bcc.n	80044ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044d6:	4a0b      	ldr	r2, [pc, #44]	; (8004504 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80044d8:	4c0b      	ldr	r4, [pc, #44]	; (8004508 <LoopFillZerobss+0x26>)
  movs r3, #0
 80044da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044dc:	e001      	b.n	80044e2 <LoopFillZerobss>

080044de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044e0:	3204      	adds	r2, #4

080044e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044e4:	d3fb      	bcc.n	80044de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044e6:	f7ff fce3 	bl	8003eb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044ea:	f006 fe35 	bl	800b158 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044ee:	f7ff f963 	bl	80037b8 <main>
  bx  lr    
 80044f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044f4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80044f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044fc:	20000134 	.word	0x20000134
  ldr r2, =_sidata
 8004500:	0800bb70 	.word	0x0800bb70
  ldr r2, =_sbss
 8004504:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 8004508:	20000690 	.word	0x20000690

0800450c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800450c:	e7fe      	b.n	800450c <CAN1_RX0_IRQHandler>

0800450e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004512:	2003      	movs	r0, #3
 8004514:	f000 fe7e 	bl	8005214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004518:	2000      	movs	r0, #0
 800451a:	f000 f805 	bl	8004528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800451e:	f7ff fbe3 	bl	8003ce8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	bd80      	pop	{r7, pc}

08004528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004530:	4b12      	ldr	r3, [pc, #72]	; (800457c <HAL_InitTick+0x54>)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	4b12      	ldr	r3, [pc, #72]	; (8004580 <HAL_InitTick+0x58>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	4619      	mov	r1, r3
 800453a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800453e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004542:	fbb2 f3f3 	udiv	r3, r2, r3
 8004546:	4618      	mov	r0, r3
 8004548:	f000 fe99 	bl	800527e <HAL_SYSTICK_Config>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e00e      	b.n	8004574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b0f      	cmp	r3, #15
 800455a:	d80a      	bhi.n	8004572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800455c:	2200      	movs	r2, #0
 800455e:	6879      	ldr	r1, [r7, #4]
 8004560:	f04f 30ff 	mov.w	r0, #4294967295
 8004564:	f000 fe61 	bl	800522a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004568:	4a06      	ldr	r2, [pc, #24]	; (8004584 <HAL_InitTick+0x5c>)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	e000      	b.n	8004574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
}
 8004574:	4618      	mov	r0, r3
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	200000c4 	.word	0x200000c4
 8004580:	200000cc 	.word	0x200000cc
 8004584:	200000c8 	.word	0x200000c8

08004588 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800458c:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <HAL_IncTick+0x20>)
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	461a      	mov	r2, r3
 8004592:	4b06      	ldr	r3, [pc, #24]	; (80045ac <HAL_IncTick+0x24>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4413      	add	r3, r2
 8004598:	4a04      	ldr	r2, [pc, #16]	; (80045ac <HAL_IncTick+0x24>)
 800459a:	6013      	str	r3, [r2, #0]
}
 800459c:	bf00      	nop
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	200000cc 	.word	0x200000cc
 80045ac:	20000530 	.word	0x20000530

080045b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
  return uwTick;
 80045b4:	4b03      	ldr	r3, [pc, #12]	; (80045c4 <HAL_GetTick+0x14>)
 80045b6:	681b      	ldr	r3, [r3, #0]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	20000530 	.word	0x20000530

080045c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045d0:	f7ff ffee 	bl	80045b0 <HAL_GetTick>
 80045d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e0:	d005      	beq.n	80045ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045e2:	4b0a      	ldr	r3, [pc, #40]	; (800460c <HAL_Delay+0x44>)
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4413      	add	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80045ee:	bf00      	nop
 80045f0:	f7ff ffde 	bl	80045b0 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d8f7      	bhi.n	80045f0 <HAL_Delay+0x28>
  {
  }
}
 8004600:	bf00      	nop
 8004602:	bf00      	nop
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	200000cc 	.word	0x200000cc

08004610 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004618:	2300      	movs	r3, #0
 800461a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d101      	bne.n	8004626 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e031      	b.n	800468a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462a:	2b00      	cmp	r3, #0
 800462c:	d109      	bne.n	8004642 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7fd fdee 	bl	8002210 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f003 0310 	and.w	r3, r3, #16
 800464a:	2b00      	cmp	r3, #0
 800464c:	d116      	bne.n	800467c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004652:	4b10      	ldr	r3, [pc, #64]	; (8004694 <HAL_ADC_Init+0x84>)
 8004654:	4013      	ands	r3, r2
 8004656:	f043 0202 	orr.w	r2, r3, #2
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fc04 	bl	8004e6c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	f023 0303 	bic.w	r3, r3, #3
 8004672:	f043 0201 	orr.w	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	641a      	str	r2, [r3, #64]	; 0x40
 800467a:	e001      	b.n	8004680 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004688:	7bfb      	ldrb	r3, [r7, #15]
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	ffffeefd 	.word	0xffffeefd

08004698 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80046a0:	2300      	movs	r3, #0
 80046a2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_ADC_Start+0x1a>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e0ad      	b.n	800480e <HAL_ADC_Start+0x176>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d018      	beq.n	80046fa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689a      	ldr	r2, [r3, #8]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f042 0201 	orr.w	r2, r2, #1
 80046d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80046d8:	4b50      	ldr	r3, [pc, #320]	; (800481c <HAL_ADC_Start+0x184>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a50      	ldr	r2, [pc, #320]	; (8004820 <HAL_ADC_Start+0x188>)
 80046de:	fba2 2303 	umull	r2, r3, r2, r3
 80046e2:	0c9a      	lsrs	r2, r3, #18
 80046e4:	4613      	mov	r3, r2
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4413      	add	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80046ec:	e002      	b.n	80046f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	3b01      	subs	r3, #1
 80046f2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1f9      	bne.n	80046ee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b01      	cmp	r3, #1
 8004706:	d175      	bne.n	80047f4 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800470c:	4b45      	ldr	r3, [pc, #276]	; (8004824 <HAL_ADC_Start+0x18c>)
 800470e:	4013      	ands	r3, r2
 8004710:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004722:	2b00      	cmp	r3, #0
 8004724:	d007      	beq.n	8004736 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800472e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800473e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004742:	d106      	bne.n	8004752 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004748:	f023 0206 	bic.w	r2, r3, #6
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	645a      	str	r2, [r3, #68]	; 0x44
 8004750:	e002      	b.n	8004758 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004768:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800476a:	4b2f      	ldr	r3, [pc, #188]	; (8004828 <HAL_ADC_Start+0x190>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f003 031f 	and.w	r3, r3, #31
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10f      	bne.n	8004796 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d143      	bne.n	800480c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004792:	609a      	str	r2, [r3, #8]
 8004794:	e03a      	b.n	800480c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a24      	ldr	r2, [pc, #144]	; (800482c <HAL_ADC_Start+0x194>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d10e      	bne.n	80047be <HAL_ADC_Start+0x126>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d107      	bne.n	80047be <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	689a      	ldr	r2, [r3, #8]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80047bc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80047be:	4b1a      	ldr	r3, [pc, #104]	; (8004828 <HAL_ADC_Start+0x190>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	f003 0310 	and.w	r3, r3, #16
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d120      	bne.n	800480c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a18      	ldr	r2, [pc, #96]	; (8004830 <HAL_ADC_Start+0x198>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d11b      	bne.n	800480c <HAL_ADC_Start+0x174>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d114      	bne.n	800480c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689a      	ldr	r2, [r3, #8]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80047f0:	609a      	str	r2, [r3, #8]
 80047f2:	e00b      	b.n	800480c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f8:	f043 0210 	orr.w	r2, r3, #16
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004804:	f043 0201 	orr.w	r2, r3, #1
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	200000c4 	.word	0x200000c4
 8004820:	431bde83 	.word	0x431bde83
 8004824:	fffff8fe 	.word	0xfffff8fe
 8004828:	40012300 	.word	0x40012300
 800482c:	40012000 	.word	0x40012000
 8004830:	40012200 	.word	0x40012200

08004834 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004850:	d113      	bne.n	800487a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800485c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004860:	d10b      	bne.n	800487a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	f043 0220 	orr.w	r2, r3, #32
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e063      	b.n	8004942 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800487a:	f7ff fe99 	bl	80045b0 <HAL_GetTick>
 800487e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004880:	e021      	b.n	80048c6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004888:	d01d      	beq.n	80048c6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d007      	beq.n	80048a0 <HAL_ADC_PollForConversion+0x6c>
 8004890:	f7ff fe8e 	bl	80045b0 <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	429a      	cmp	r2, r3
 800489e:	d212      	bcs.n	80048c6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d00b      	beq.n	80048c6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	f043 0204 	orr.w	r2, r3, #4
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e03d      	b.n	8004942 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d1d6      	bne.n	8004882 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f06f 0212 	mvn.w	r2, #18
 80048dc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d123      	bne.n	8004940 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d11f      	bne.n	8004940 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004906:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800490a:	2b00      	cmp	r3, #0
 800490c:	d006      	beq.n	800491c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004918:	2b00      	cmp	r3, #0
 800491a:	d111      	bne.n	8004940 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004920:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d105      	bne.n	8004940 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004938:	f043 0201 	orr.w	r2, r3, #1
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b086      	sub	sp, #24
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8004952:	2300      	movs	r3, #0
 8004954:	617b      	str	r3, [r7, #20]
 8004956:	2300      	movs	r3, #0
 8004958:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	f003 0320 	and.w	r3, r3, #32
 8004978:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d049      	beq.n	8004a14 <HAL_ADC_IRQHandler+0xca>
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d046      	beq.n	8004a14 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498a:	f003 0310 	and.w	r3, r3, #16
 800498e:	2b00      	cmp	r3, #0
 8004990:	d105      	bne.n	800499e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004996:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d12b      	bne.n	8004a04 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d127      	bne.n	8004a04 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d006      	beq.n	80049d0 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d119      	bne.n	8004a04 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0220 	bic.w	r2, r2, #32
 80049de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d105      	bne.n	8004a04 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	f043 0201 	orr.w	r2, r3, #1
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f000 f8bd 	bl	8004b84 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f06f 0212 	mvn.w	r2, #18
 8004a12:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0304 	and.w	r3, r3, #4
 8004a1a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a22:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d057      	beq.n	8004ada <HAL_ADC_IRQHandler+0x190>
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d054      	beq.n	8004ada <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a34:	f003 0310 	and.w	r3, r3, #16
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d105      	bne.n	8004a48 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a40:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d139      	bne.n	8004aca <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d006      	beq.n	8004a72 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d12b      	bne.n	8004aca <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d124      	bne.n	8004aca <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d11d      	bne.n	8004aca <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d119      	bne.n	8004aca <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004aa4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d105      	bne.n	8004aca <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f043 0201 	orr.w	r2, r3, #1
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 fac8 	bl	8005060 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f06f 020c 	mvn.w	r2, #12
 8004ad8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d017      	beq.n	8004b20 <HAL_ADC_IRQHandler+0x1d6>
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d014      	beq.n	8004b20 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d10d      	bne.n	8004b20 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b08:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 f841 	bl	8004b98 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f06f 0201 	mvn.w	r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 0320 	and.w	r3, r3, #32
 8004b26:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b2e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d015      	beq.n	8004b62 <HAL_ADC_IRQHandler+0x218>
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d012      	beq.n	8004b62 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b40:	f043 0202 	orr.w	r2, r3, #2
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f06f 0220 	mvn.w	r2, #32
 8004b50:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f82a 	bl	8004bac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0220 	mvn.w	r2, #32
 8004b60:	601a      	str	r2, [r3, #0]
  }
}
 8004b62:	bf00      	nop
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d101      	bne.n	8004bdc <HAL_ADC_ConfigChannel+0x1c>
 8004bd8:	2302      	movs	r3, #2
 8004bda:	e136      	b.n	8004e4a <HAL_ADC_ConfigChannel+0x28a>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b09      	cmp	r3, #9
 8004bea:	d93a      	bls.n	8004c62 <HAL_ADC_ConfigChannel+0xa2>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bf4:	d035      	beq.n	8004c62 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68d9      	ldr	r1, [r3, #12]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	461a      	mov	r2, r3
 8004c04:	4613      	mov	r3, r2
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	4413      	add	r3, r2
 8004c0a:	3b1e      	subs	r3, #30
 8004c0c:	2207      	movs	r2, #7
 8004c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c12:	43da      	mvns	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	400a      	ands	r2, r1
 8004c1a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a8d      	ldr	r2, [pc, #564]	; (8004e58 <HAL_ADC_ConfigChannel+0x298>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d10a      	bne.n	8004c3c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68d9      	ldr	r1, [r3, #12]
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	061a      	lsls	r2, r3, #24
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c3a:	e035      	b.n	8004ca8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68d9      	ldr	r1, [r3, #12]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	689a      	ldr	r2, [r3, #8]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	4603      	mov	r3, r0
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	4403      	add	r3, r0
 8004c54:	3b1e      	subs	r3, #30
 8004c56:	409a      	lsls	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c60:	e022      	b.n	8004ca8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	6919      	ldr	r1, [r3, #16]
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	461a      	mov	r2, r3
 8004c70:	4613      	mov	r3, r2
 8004c72:	005b      	lsls	r3, r3, #1
 8004c74:	4413      	add	r3, r2
 8004c76:	2207      	movs	r2, #7
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	43da      	mvns	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	400a      	ands	r2, r1
 8004c84:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	6919      	ldr	r1, [r3, #16]
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	4618      	mov	r0, r3
 8004c98:	4603      	mov	r3, r0
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	4403      	add	r3, r0
 8004c9e:	409a      	lsls	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b06      	cmp	r3, #6
 8004cae:	d824      	bhi.n	8004cfa <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	3b05      	subs	r3, #5
 8004cc2:	221f      	movs	r2, #31
 8004cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc8:	43da      	mvns	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	400a      	ands	r2, r1
 8004cd0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	4618      	mov	r0, r3
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	3b05      	subs	r3, #5
 8004cec:	fa00 f203 	lsl.w	r2, r0, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	635a      	str	r2, [r3, #52]	; 0x34
 8004cf8:	e04c      	b.n	8004d94 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b0c      	cmp	r3, #12
 8004d00:	d824      	bhi.n	8004d4c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4413      	add	r3, r2
 8004d12:	3b23      	subs	r3, #35	; 0x23
 8004d14:	221f      	movs	r2, #31
 8004d16:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1a:	43da      	mvns	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	400a      	ands	r2, r1
 8004d22:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	4618      	mov	r0, r3
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	4613      	mov	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	4413      	add	r3, r2
 8004d3c:	3b23      	subs	r3, #35	; 0x23
 8004d3e:	fa00 f203 	lsl.w	r2, r0, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	631a      	str	r2, [r3, #48]	; 0x30
 8004d4a:	e023      	b.n	8004d94 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	4613      	mov	r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	3b41      	subs	r3, #65	; 0x41
 8004d5e:	221f      	movs	r2, #31
 8004d60:	fa02 f303 	lsl.w	r3, r2, r3
 8004d64:	43da      	mvns	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	400a      	ands	r2, r1
 8004d6c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	685a      	ldr	r2, [r3, #4]
 8004d80:	4613      	mov	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	4413      	add	r3, r2
 8004d86:	3b41      	subs	r3, #65	; 0x41
 8004d88:	fa00 f203 	lsl.w	r2, r0, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	430a      	orrs	r2, r1
 8004d92:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a30      	ldr	r2, [pc, #192]	; (8004e5c <HAL_ADC_ConfigChannel+0x29c>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d10a      	bne.n	8004db4 <HAL_ADC_ConfigChannel+0x1f4>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004da6:	d105      	bne.n	8004db4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004da8:	4b2d      	ldr	r3, [pc, #180]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	4a2c      	ldr	r2, [pc, #176]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004dae:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004db2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a28      	ldr	r2, [pc, #160]	; (8004e5c <HAL_ADC_ConfigChannel+0x29c>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d10f      	bne.n	8004dde <HAL_ADC_ConfigChannel+0x21e>
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b12      	cmp	r3, #18
 8004dc4:	d10b      	bne.n	8004dde <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004dc6:	4b26      	ldr	r3, [pc, #152]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	4a25      	ldr	r2, [pc, #148]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004dcc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004dd0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004dd2:	4b23      	ldr	r3, [pc, #140]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	4a22      	ldr	r2, [pc, #136]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004dd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ddc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a1e      	ldr	r2, [pc, #120]	; (8004e5c <HAL_ADC_ConfigChannel+0x29c>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d12b      	bne.n	8004e40 <HAL_ADC_ConfigChannel+0x280>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a1a      	ldr	r2, [pc, #104]	; (8004e58 <HAL_ADC_ConfigChannel+0x298>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <HAL_ADC_ConfigChannel+0x23a>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b11      	cmp	r3, #17
 8004df8:	d122      	bne.n	8004e40 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004dfa:	4b19      	ldr	r3, [pc, #100]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	4a18      	ldr	r2, [pc, #96]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004e00:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004e04:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004e06:	4b16      	ldr	r3, [pc, #88]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	4a15      	ldr	r2, [pc, #84]	; (8004e60 <HAL_ADC_ConfigChannel+0x2a0>)
 8004e0c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e10:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a10      	ldr	r2, [pc, #64]	; (8004e58 <HAL_ADC_ConfigChannel+0x298>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d111      	bne.n	8004e40 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004e1c:	4b11      	ldr	r3, [pc, #68]	; (8004e64 <HAL_ADC_ConfigChannel+0x2a4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a11      	ldr	r2, [pc, #68]	; (8004e68 <HAL_ADC_ConfigChannel+0x2a8>)
 8004e22:	fba2 2303 	umull	r2, r3, r2, r3
 8004e26:	0c9a      	lsrs	r2, r3, #18
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004e32:	e002      	b.n	8004e3a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1f9      	bne.n	8004e34 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	10000012 	.word	0x10000012
 8004e5c:	40012000 	.word	0x40012000
 8004e60:	40012300 	.word	0x40012300
 8004e64:	200000c4 	.word	0x200000c4
 8004e68:	431bde83 	.word	0x431bde83

08004e6c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004e74:	4b78      	ldr	r3, [pc, #480]	; (8005058 <ADC_Init+0x1ec>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	4a77      	ldr	r2, [pc, #476]	; (8005058 <ADC_Init+0x1ec>)
 8004e7a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004e7e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004e80:	4b75      	ldr	r3, [pc, #468]	; (8005058 <ADC_Init+0x1ec>)
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	4973      	ldr	r1, [pc, #460]	; (8005058 <ADC_Init+0x1ec>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6859      	ldr	r1, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	021a      	lsls	r2, r3, #8
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004ec0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6859      	ldr	r1, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689a      	ldr	r2, [r3, #8]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ee2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6899      	ldr	r1, [r3, #8]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efa:	4a58      	ldr	r2, [pc, #352]	; (800505c <ADC_Init+0x1f0>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d022      	beq.n	8004f46 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004f0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6899      	ldr	r1, [r3, #8]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689a      	ldr	r2, [r3, #8]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004f30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6899      	ldr	r1, [r3, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	609a      	str	r2, [r3, #8]
 8004f44:	e00f      	b.n	8004f66 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689a      	ldr	r2, [r3, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004f54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004f64:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f022 0202 	bic.w	r2, r2, #2
 8004f74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6899      	ldr	r1, [r3, #8]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	699b      	ldr	r3, [r3, #24]
 8004f80:	005a      	lsls	r2, r3, #1
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d01b      	beq.n	8004fcc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fa2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004fb2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6859      	ldr	r1, [r3, #4]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	035a      	lsls	r2, r3, #13
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	605a      	str	r2, [r3, #4]
 8004fca:	e007      	b.n	8004fdc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	685a      	ldr	r2, [r3, #4]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fda:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004fea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	051a      	lsls	r2, r3, #20
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005010:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6899      	ldr	r1, [r3, #8]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800501e:	025a      	lsls	r2, r3, #9
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689a      	ldr	r2, [r3, #8]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005036:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6899      	ldr	r1, [r3, #8]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	029a      	lsls	r2, r3, #10
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	609a      	str	r2, [r3, #8]
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr
 8005058:	40012300 	.word	0x40012300
 800505c:	0f000001 	.word	0x0f000001

08005060 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f003 0307 	and.w	r3, r3, #7
 8005082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005084:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <__NVIC_SetPriorityGrouping+0x40>)
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005090:	4013      	ands	r3, r2
 8005092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800509c:	4b06      	ldr	r3, [pc, #24]	; (80050b8 <__NVIC_SetPriorityGrouping+0x44>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050a2:	4a04      	ldr	r2, [pc, #16]	; (80050b4 <__NVIC_SetPriorityGrouping+0x40>)
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	60d3      	str	r3, [r2, #12]
}
 80050a8:	bf00      	nop
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr
 80050b4:	e000ed00 	.word	0xe000ed00
 80050b8:	05fa0000 	.word	0x05fa0000

080050bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050c0:	4b04      	ldr	r3, [pc, #16]	; (80050d4 <__NVIC_GetPriorityGrouping+0x18>)
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	0a1b      	lsrs	r3, r3, #8
 80050c6:	f003 0307 	and.w	r3, r3, #7
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	e000ed00 	.word	0xe000ed00

080050d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	db0b      	blt.n	8005102 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050ea:	79fb      	ldrb	r3, [r7, #7]
 80050ec:	f003 021f 	and.w	r2, r3, #31
 80050f0:	4907      	ldr	r1, [pc, #28]	; (8005110 <__NVIC_EnableIRQ+0x38>)
 80050f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050f6:	095b      	lsrs	r3, r3, #5
 80050f8:	2001      	movs	r0, #1
 80050fa:	fa00 f202 	lsl.w	r2, r0, r2
 80050fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	e000e100 	.word	0xe000e100

08005114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	6039      	str	r1, [r7, #0]
 800511e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005124:	2b00      	cmp	r3, #0
 8005126:	db0a      	blt.n	800513e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	b2da      	uxtb	r2, r3
 800512c:	490c      	ldr	r1, [pc, #48]	; (8005160 <__NVIC_SetPriority+0x4c>)
 800512e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005132:	0112      	lsls	r2, r2, #4
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	440b      	add	r3, r1
 8005138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800513c:	e00a      	b.n	8005154 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	b2da      	uxtb	r2, r3
 8005142:	4908      	ldr	r1, [pc, #32]	; (8005164 <__NVIC_SetPriority+0x50>)
 8005144:	79fb      	ldrb	r3, [r7, #7]
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	3b04      	subs	r3, #4
 800514c:	0112      	lsls	r2, r2, #4
 800514e:	b2d2      	uxtb	r2, r2
 8005150:	440b      	add	r3, r1
 8005152:	761a      	strb	r2, [r3, #24]
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	e000e100 	.word	0xe000e100
 8005164:	e000ed00 	.word	0xe000ed00

08005168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005168:	b480      	push	{r7}
 800516a:	b089      	sub	sp, #36	; 0x24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f1c3 0307 	rsb	r3, r3, #7
 8005182:	2b04      	cmp	r3, #4
 8005184:	bf28      	it	cs
 8005186:	2304      	movcs	r3, #4
 8005188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	3304      	adds	r3, #4
 800518e:	2b06      	cmp	r3, #6
 8005190:	d902      	bls.n	8005198 <NVIC_EncodePriority+0x30>
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	3b03      	subs	r3, #3
 8005196:	e000      	b.n	800519a <NVIC_EncodePriority+0x32>
 8005198:	2300      	movs	r3, #0
 800519a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800519c:	f04f 32ff 	mov.w	r2, #4294967295
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	43da      	mvns	r2, r3
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	401a      	ands	r2, r3
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051b0:	f04f 31ff 	mov.w	r1, #4294967295
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ba:	43d9      	mvns	r1, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051c0:	4313      	orrs	r3, r2
         );
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3724      	adds	r7, #36	; 0x24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
	...

080051d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3b01      	subs	r3, #1
 80051dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051e0:	d301      	bcc.n	80051e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051e2:	2301      	movs	r3, #1
 80051e4:	e00f      	b.n	8005206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051e6:	4a0a      	ldr	r2, [pc, #40]	; (8005210 <SysTick_Config+0x40>)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051ee:	210f      	movs	r1, #15
 80051f0:	f04f 30ff 	mov.w	r0, #4294967295
 80051f4:	f7ff ff8e 	bl	8005114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051f8:	4b05      	ldr	r3, [pc, #20]	; (8005210 <SysTick_Config+0x40>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051fe:	4b04      	ldr	r3, [pc, #16]	; (8005210 <SysTick_Config+0x40>)
 8005200:	2207      	movs	r2, #7
 8005202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	e000e010 	.word	0xe000e010

08005214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f7ff ff29 	bl	8005074 <__NVIC_SetPriorityGrouping>
}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800522a:	b580      	push	{r7, lr}
 800522c:	b086      	sub	sp, #24
 800522e:	af00      	add	r7, sp, #0
 8005230:	4603      	mov	r3, r0
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
 8005236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005238:	2300      	movs	r3, #0
 800523a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800523c:	f7ff ff3e 	bl	80050bc <__NVIC_GetPriorityGrouping>
 8005240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	68b9      	ldr	r1, [r7, #8]
 8005246:	6978      	ldr	r0, [r7, #20]
 8005248:	f7ff ff8e 	bl	8005168 <NVIC_EncodePriority>
 800524c:	4602      	mov	r2, r0
 800524e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005252:	4611      	mov	r1, r2
 8005254:	4618      	mov	r0, r3
 8005256:	f7ff ff5d 	bl	8005114 <__NVIC_SetPriority>
}
 800525a:	bf00      	nop
 800525c:	3718      	adds	r7, #24
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b082      	sub	sp, #8
 8005266:	af00      	add	r7, sp, #0
 8005268:	4603      	mov	r3, r0
 800526a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800526c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff ff31 	bl	80050d8 <__NVIC_EnableIRQ>
}
 8005276:	bf00      	nop
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b082      	sub	sp, #8
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7ff ffa2 	bl	80051d0 <SysTick_Config>
 800528c:	4603      	mov	r3, r0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800529a:	f000 f802 	bl	80052a2 <HAL_SYSTICK_Callback>
}
 800529e:	bf00      	nop
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80052a2:	b480      	push	{r7}
 80052a4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80052a6:	bf00      	nop
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b086      	sub	sp, #24
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052bc:	f7ff f978 	bl	80045b0 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e099      	b.n	8005400 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f022 0201 	bic.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052ec:	e00f      	b.n	800530e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052ee:	f7ff f95f 	bl	80045b0 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b05      	cmp	r3, #5
 80052fa:	d908      	bls.n	800530e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2220      	movs	r2, #32
 8005300:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2203      	movs	r2, #3
 8005306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e078      	b.n	8005400 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1e8      	bne.n	80052ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	4b38      	ldr	r3, [pc, #224]	; (8005408 <HAL_DMA_Init+0x158>)
 8005328:	4013      	ands	r3, r2
 800532a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800533a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005346:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005352:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	4313      	orrs	r3, r2
 800535e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005364:	2b04      	cmp	r3, #4
 8005366:	d107      	bne.n	8005378 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005370:	4313      	orrs	r3, r2
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	4313      	orrs	r3, r2
 8005376:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f023 0307 	bic.w	r3, r3, #7
 800538e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	4313      	orrs	r3, r2
 8005398:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539e:	2b04      	cmp	r3, #4
 80053a0:	d117      	bne.n	80053d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	4313      	orrs	r3, r2
 80053aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00e      	beq.n	80053d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 fa7b 	bl	80058b0 <DMA_CheckFifoParam>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2240      	movs	r2, #64	; 0x40
 80053c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80053ce:	2301      	movs	r3, #1
 80053d0:	e016      	b.n	8005400 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 fa32 	bl	8005844 <DMA_CalcBaseAndBitshift>
 80053e0:	4603      	mov	r3, r0
 80053e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e8:	223f      	movs	r2, #63	; 0x3f
 80053ea:	409a      	lsls	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80053fe:	2300      	movs	r3, #0
}
 8005400:	4618      	mov	r0, r3
 8005402:	3718      	adds	r7, #24
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	f010803f 	.word	0xf010803f

0800540c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005418:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800541a:	f7ff f8c9 	bl	80045b0 <HAL_GetTick>
 800541e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d008      	beq.n	800543e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2280      	movs	r2, #128	; 0x80
 8005430:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e052      	b.n	80054e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0216 	bic.w	r2, r2, #22
 800544c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695a      	ldr	r2, [r3, #20]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800545c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d103      	bne.n	800546e <HAL_DMA_Abort+0x62>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800546a:	2b00      	cmp	r3, #0
 800546c:	d007      	beq.n	800547e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0208 	bic.w	r2, r2, #8
 800547c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0201 	bic.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800548e:	e013      	b.n	80054b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005490:	f7ff f88e 	bl	80045b0 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b05      	cmp	r3, #5
 800549c:	d90c      	bls.n	80054b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2220      	movs	r2, #32
 80054a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2203      	movs	r2, #3
 80054a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e015      	b.n	80054e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1e4      	bne.n	8005490 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ca:	223f      	movs	r2, #63	; 0x3f
 80054cc:	409a      	lsls	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d004      	beq.n	800550a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2280      	movs	r2, #128	; 0x80
 8005504:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e00c      	b.n	8005524 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2205      	movs	r2, #5
 800550e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0201 	bic.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr

08005530 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8005538:	2300      	movs	r3, #0
 800553a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800553c:	4b8e      	ldr	r3, [pc, #568]	; (8005778 <HAL_DMA_IRQHandler+0x248>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a8e      	ldr	r2, [pc, #568]	; (800577c <HAL_DMA_IRQHandler+0x24c>)
 8005542:	fba2 2303 	umull	r2, r3, r2, r3
 8005546:	0a9b      	lsrs	r3, r3, #10
 8005548:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800554e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800555a:	2208      	movs	r2, #8
 800555c:	409a      	lsls	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	4013      	ands	r3, r2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d01a      	beq.n	800559c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b00      	cmp	r3, #0
 8005572:	d013      	beq.n	800559c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0204 	bic.w	r2, r2, #4
 8005582:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005588:	2208      	movs	r2, #8
 800558a:	409a      	lsls	r2, r3
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005594:	f043 0201 	orr.w	r2, r3, #1
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a0:	2201      	movs	r2, #1
 80055a2:	409a      	lsls	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d012      	beq.n	80055d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00b      	beq.n	80055d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055be:	2201      	movs	r2, #1
 80055c0:	409a      	lsls	r2, r3
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ca:	f043 0202 	orr.w	r2, r3, #2
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055d6:	2204      	movs	r2, #4
 80055d8:	409a      	lsls	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	4013      	ands	r3, r2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d012      	beq.n	8005608 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0302 	and.w	r3, r3, #2
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00b      	beq.n	8005608 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055f4:	2204      	movs	r2, #4
 80055f6:	409a      	lsls	r2, r3
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005600:	f043 0204 	orr.w	r2, r3, #4
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560c:	2210      	movs	r2, #16
 800560e:	409a      	lsls	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	4013      	ands	r3, r2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d043      	beq.n	80056a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0308 	and.w	r3, r3, #8
 8005622:	2b00      	cmp	r3, #0
 8005624:	d03c      	beq.n	80056a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800562a:	2210      	movs	r2, #16
 800562c:	409a      	lsls	r2, r3
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d018      	beq.n	8005672 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d108      	bne.n	8005660 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	d024      	beq.n	80056a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	4798      	blx	r3
 800565e:	e01f      	b.n	80056a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005664:	2b00      	cmp	r3, #0
 8005666:	d01b      	beq.n	80056a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	4798      	blx	r3
 8005670:	e016      	b.n	80056a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567c:	2b00      	cmp	r3, #0
 800567e:	d107      	bne.n	8005690 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0208 	bic.w	r2, r2, #8
 800568e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056a4:	2220      	movs	r2, #32
 80056a6:	409a      	lsls	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	4013      	ands	r3, r2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 808f 	beq.w	80057d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b00      	cmp	r3, #0
 80056be:	f000 8087 	beq.w	80057d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c6:	2220      	movs	r2, #32
 80056c8:	409a      	lsls	r2, r3
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b05      	cmp	r3, #5
 80056d8:	d136      	bne.n	8005748 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0216 	bic.w	r2, r2, #22
 80056e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	695a      	ldr	r2, [r3, #20]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d103      	bne.n	800570a <HAL_DMA_IRQHandler+0x1da>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005706:	2b00      	cmp	r3, #0
 8005708:	d007      	beq.n	800571a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f022 0208 	bic.w	r2, r2, #8
 8005718:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800571e:	223f      	movs	r2, #63	; 0x3f
 8005720:	409a      	lsls	r2, r3
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800573a:	2b00      	cmp	r3, #0
 800573c:	d07e      	beq.n	800583c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	4798      	blx	r3
        }
        return;
 8005746:	e079      	b.n	800583c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d01d      	beq.n	8005792 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d10d      	bne.n	8005780 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005768:	2b00      	cmp	r3, #0
 800576a:	d031      	beq.n	80057d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	4798      	blx	r3
 8005774:	e02c      	b.n	80057d0 <HAL_DMA_IRQHandler+0x2a0>
 8005776:	bf00      	nop
 8005778:	200000c4 	.word	0x200000c4
 800577c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005784:	2b00      	cmp	r3, #0
 8005786:	d023      	beq.n	80057d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	4798      	blx	r3
 8005790:	e01e      	b.n	80057d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10f      	bne.n	80057c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f022 0210 	bic.w	r2, r2, #16
 80057ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d003      	beq.n	80057d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d032      	beq.n	800583e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d022      	beq.n	800582a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2205      	movs	r2, #5
 80057e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f022 0201 	bic.w	r2, r2, #1
 80057fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	3301      	adds	r3, #1
 8005800:	60bb      	str	r3, [r7, #8]
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	429a      	cmp	r2, r3
 8005806:	d307      	bcc.n	8005818 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1f2      	bne.n	80057fc <HAL_DMA_IRQHandler+0x2cc>
 8005816:	e000      	b.n	800581a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005818:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800582e:	2b00      	cmp	r3, #0
 8005830:	d005      	beq.n	800583e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	4798      	blx	r3
 800583a:	e000      	b.n	800583e <HAL_DMA_IRQHandler+0x30e>
        return;
 800583c:	bf00      	nop
    }
  }
}
 800583e:	3718      	adds	r7, #24
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	b2db      	uxtb	r3, r3
 8005852:	3b10      	subs	r3, #16
 8005854:	4a13      	ldr	r2, [pc, #76]	; (80058a4 <DMA_CalcBaseAndBitshift+0x60>)
 8005856:	fba2 2303 	umull	r2, r3, r2, r3
 800585a:	091b      	lsrs	r3, r3, #4
 800585c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800585e:	4a12      	ldr	r2, [pc, #72]	; (80058a8 <DMA_CalcBaseAndBitshift+0x64>)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	4413      	add	r3, r2
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	461a      	mov	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2b03      	cmp	r3, #3
 8005870:	d908      	bls.n	8005884 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	461a      	mov	r2, r3
 8005878:	4b0c      	ldr	r3, [pc, #48]	; (80058ac <DMA_CalcBaseAndBitshift+0x68>)
 800587a:	4013      	ands	r3, r2
 800587c:	1d1a      	adds	r2, r3, #4
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	659a      	str	r2, [r3, #88]	; 0x58
 8005882:	e006      	b.n	8005892 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	461a      	mov	r2, r3
 800588a:	4b08      	ldr	r3, [pc, #32]	; (80058ac <DMA_CalcBaseAndBitshift+0x68>)
 800588c:	4013      	ands	r3, r2
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	aaaaaaab 	.word	0xaaaaaaab
 80058a8:	0800bb24 	.word	0x0800bb24
 80058ac:	fffffc00 	.word	0xfffffc00

080058b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d11f      	bne.n	800590a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	2b03      	cmp	r3, #3
 80058ce:	d856      	bhi.n	800597e <DMA_CheckFifoParam+0xce>
 80058d0:	a201      	add	r2, pc, #4	; (adr r2, 80058d8 <DMA_CheckFifoParam+0x28>)
 80058d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d6:	bf00      	nop
 80058d8:	080058e9 	.word	0x080058e9
 80058dc:	080058fb 	.word	0x080058fb
 80058e0:	080058e9 	.word	0x080058e9
 80058e4:	0800597f 	.word	0x0800597f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d046      	beq.n	8005982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058f8:	e043      	b.n	8005982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005902:	d140      	bne.n	8005986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005908:	e03d      	b.n	8005986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005912:	d121      	bne.n	8005958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b03      	cmp	r3, #3
 8005918:	d837      	bhi.n	800598a <DMA_CheckFifoParam+0xda>
 800591a:	a201      	add	r2, pc, #4	; (adr r2, 8005920 <DMA_CheckFifoParam+0x70>)
 800591c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005920:	08005931 	.word	0x08005931
 8005924:	08005937 	.word	0x08005937
 8005928:	08005931 	.word	0x08005931
 800592c:	08005949 	.word	0x08005949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	73fb      	strb	r3, [r7, #15]
      break;
 8005934:	e030      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800593a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d025      	beq.n	800598e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005946:	e022      	b.n	800598e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005950:	d11f      	bne.n	8005992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005956:	e01c      	b.n	8005992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d903      	bls.n	8005966 <DMA_CheckFifoParam+0xb6>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b03      	cmp	r3, #3
 8005962:	d003      	beq.n	800596c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005964:	e018      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	73fb      	strb	r3, [r7, #15]
      break;
 800596a:	e015      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00e      	beq.n	8005996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	73fb      	strb	r3, [r7, #15]
      break;
 800597c:	e00b      	b.n	8005996 <DMA_CheckFifoParam+0xe6>
      break;
 800597e:	bf00      	nop
 8005980:	e00a      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 8005982:	bf00      	nop
 8005984:	e008      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 8005986:	bf00      	nop
 8005988:	e006      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 800598a:	bf00      	nop
 800598c:	e004      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 800598e:	bf00      	nop
 8005990:	e002      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;   
 8005992:	bf00      	nop
 8005994:	e000      	b.n	8005998 <DMA_CheckFifoParam+0xe8>
      break;
 8005996:	bf00      	nop
    }
  } 
  
  return status; 
 8005998:	7bfb      	ldrb	r3, [r7, #15]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3714      	adds	r7, #20
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop

080059a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b089      	sub	sp, #36	; 0x24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80059b2:	2300      	movs	r3, #0
 80059b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80059b6:	2300      	movs	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80059ba:	2300      	movs	r3, #0
 80059bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80059be:	2300      	movs	r3, #0
 80059c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80059c2:	2300      	movs	r3, #0
 80059c4:	61fb      	str	r3, [r7, #28]
 80059c6:	e175      	b.n	8005cb4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80059c8:	2201      	movs	r2, #1
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	4013      	ands	r3, r2
 80059da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	f040 8164 	bne.w	8005cae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d005      	beq.n	80059fe <HAL_GPIO_Init+0x56>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f003 0303 	and.w	r3, r3, #3
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d130      	bne.n	8005a60 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	2203      	movs	r2, #3
 8005a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0e:	43db      	mvns	r3, r3
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	4013      	ands	r3, r2
 8005a14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	005b      	lsls	r3, r3, #1
 8005a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a34:	2201      	movs	r2, #1
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	69ba      	ldr	r2, [r7, #24]
 8005a40:	4013      	ands	r3, r2
 8005a42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	091b      	lsrs	r3, r3, #4
 8005a4a:	f003 0201 	and.w	r2, r3, #1
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	fa02 f303 	lsl.w	r3, r2, r3
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f003 0303 	and.w	r3, r3, #3
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d017      	beq.n	8005a9c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	2203      	movs	r2, #3
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	43db      	mvns	r3, r3
 8005a7e:	69ba      	ldr	r2, [r7, #24]
 8005a80:	4013      	ands	r3, r2
 8005a82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	689a      	ldr	r2, [r3, #8]
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	005b      	lsls	r3, r3, #1
 8005a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a90:	69ba      	ldr	r2, [r7, #24]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f003 0303 	and.w	r3, r3, #3
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d123      	bne.n	8005af0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	08da      	lsrs	r2, r3, #3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	3208      	adds	r2, #8
 8005ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	f003 0307 	and.w	r3, r3, #7
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	220f      	movs	r2, #15
 8005ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	691a      	ldr	r2, [r3, #16]
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f003 0307 	and.w	r3, r3, #7
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8005adc:	69ba      	ldr	r2, [r7, #24]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	08da      	lsrs	r2, r3, #3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	3208      	adds	r2, #8
 8005aea:	69b9      	ldr	r1, [r7, #24]
 8005aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	005b      	lsls	r3, r3, #1
 8005afa:	2203      	movs	r2, #3
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	43db      	mvns	r3, r3
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	4013      	ands	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f003 0203 	and.w	r2, r3, #3
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	fa02 f303 	lsl.w	r3, r2, r3
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	69ba      	ldr	r2, [r7, #24]
 8005b22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 80be 	beq.w	8005cae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b32:	4b66      	ldr	r3, [pc, #408]	; (8005ccc <HAL_GPIO_Init+0x324>)
 8005b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b36:	4a65      	ldr	r2, [pc, #404]	; (8005ccc <HAL_GPIO_Init+0x324>)
 8005b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8005b3e:	4b63      	ldr	r3, [pc, #396]	; (8005ccc <HAL_GPIO_Init+0x324>)
 8005b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b46:	60fb      	str	r3, [r7, #12]
 8005b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005b4a:	4a61      	ldr	r2, [pc, #388]	; (8005cd0 <HAL_GPIO_Init+0x328>)
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	089b      	lsrs	r3, r3, #2
 8005b50:	3302      	adds	r3, #2
 8005b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005b58:	69fb      	ldr	r3, [r7, #28]
 8005b5a:	f003 0303 	and.w	r3, r3, #3
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	220f      	movs	r2, #15
 8005b62:	fa02 f303 	lsl.w	r3, r2, r3
 8005b66:	43db      	mvns	r3, r3
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a58      	ldr	r2, [pc, #352]	; (8005cd4 <HAL_GPIO_Init+0x32c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d037      	beq.n	8005be6 <HAL_GPIO_Init+0x23e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a57      	ldr	r2, [pc, #348]	; (8005cd8 <HAL_GPIO_Init+0x330>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d031      	beq.n	8005be2 <HAL_GPIO_Init+0x23a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a56      	ldr	r2, [pc, #344]	; (8005cdc <HAL_GPIO_Init+0x334>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d02b      	beq.n	8005bde <HAL_GPIO_Init+0x236>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a55      	ldr	r2, [pc, #340]	; (8005ce0 <HAL_GPIO_Init+0x338>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d025      	beq.n	8005bda <HAL_GPIO_Init+0x232>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a54      	ldr	r2, [pc, #336]	; (8005ce4 <HAL_GPIO_Init+0x33c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d01f      	beq.n	8005bd6 <HAL_GPIO_Init+0x22e>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a53      	ldr	r2, [pc, #332]	; (8005ce8 <HAL_GPIO_Init+0x340>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d019      	beq.n	8005bd2 <HAL_GPIO_Init+0x22a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a52      	ldr	r2, [pc, #328]	; (8005cec <HAL_GPIO_Init+0x344>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d013      	beq.n	8005bce <HAL_GPIO_Init+0x226>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a51      	ldr	r2, [pc, #324]	; (8005cf0 <HAL_GPIO_Init+0x348>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d00d      	beq.n	8005bca <HAL_GPIO_Init+0x222>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a50      	ldr	r2, [pc, #320]	; (8005cf4 <HAL_GPIO_Init+0x34c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d007      	beq.n	8005bc6 <HAL_GPIO_Init+0x21e>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a4f      	ldr	r2, [pc, #316]	; (8005cf8 <HAL_GPIO_Init+0x350>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d101      	bne.n	8005bc2 <HAL_GPIO_Init+0x21a>
 8005bbe:	2309      	movs	r3, #9
 8005bc0:	e012      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bc2:	230a      	movs	r3, #10
 8005bc4:	e010      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bc6:	2308      	movs	r3, #8
 8005bc8:	e00e      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bca:	2307      	movs	r3, #7
 8005bcc:	e00c      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bce:	2306      	movs	r3, #6
 8005bd0:	e00a      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bd2:	2305      	movs	r3, #5
 8005bd4:	e008      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bd6:	2304      	movs	r3, #4
 8005bd8:	e006      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e004      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e002      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005be2:	2301      	movs	r3, #1
 8005be4:	e000      	b.n	8005be8 <HAL_GPIO_Init+0x240>
 8005be6:	2300      	movs	r3, #0
 8005be8:	69fa      	ldr	r2, [r7, #28]
 8005bea:	f002 0203 	and.w	r2, r2, #3
 8005bee:	0092      	lsls	r2, r2, #2
 8005bf0:	4093      	lsls	r3, r2
 8005bf2:	69ba      	ldr	r2, [r7, #24]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005bf8:	4935      	ldr	r1, [pc, #212]	; (8005cd0 <HAL_GPIO_Init+0x328>)
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	089b      	lsrs	r3, r3, #2
 8005bfe:	3302      	adds	r3, #2
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005c06:	4b3d      	ldr	r3, [pc, #244]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	43db      	mvns	r3, r3
 8005c10:	69ba      	ldr	r2, [r7, #24]
 8005c12:	4013      	ands	r3, r2
 8005c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005c22:	69ba      	ldr	r2, [r7, #24]
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005c2a:	4a34      	ldr	r2, [pc, #208]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005c30:	4b32      	ldr	r3, [pc, #200]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	43db      	mvns	r3, r3
 8005c3a:	69ba      	ldr	r2, [r7, #24]
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d003      	beq.n	8005c54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005c4c:	69ba      	ldr	r2, [r7, #24]
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c54:	4a29      	ldr	r2, [pc, #164]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c5a:	4b28      	ldr	r3, [pc, #160]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	43db      	mvns	r3, r3
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	4013      	ands	r3, r2
 8005c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005c76:	69ba      	ldr	r2, [r7, #24]
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c7e:	4a1f      	ldr	r2, [pc, #124]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c84:	4b1d      	ldr	r3, [pc, #116]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	69ba      	ldr	r2, [r7, #24]
 8005c90:	4013      	ands	r3, r2
 8005c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005ca0:	69ba      	ldr	r2, [r7, #24]
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005ca8:	4a14      	ldr	r2, [pc, #80]	; (8005cfc <HAL_GPIO_Init+0x354>)
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	61fb      	str	r3, [r7, #28]
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	2b0f      	cmp	r3, #15
 8005cb8:	f67f ae86 	bls.w	80059c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005cbc:	bf00      	nop
 8005cbe:	bf00      	nop
 8005cc0:	3724      	adds	r7, #36	; 0x24
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	40023800 	.word	0x40023800
 8005cd0:	40013800 	.word	0x40013800
 8005cd4:	40020000 	.word	0x40020000
 8005cd8:	40020400 	.word	0x40020400
 8005cdc:	40020800 	.word	0x40020800
 8005ce0:	40020c00 	.word	0x40020c00
 8005ce4:	40021000 	.word	0x40021000
 8005ce8:	40021400 	.word	0x40021400
 8005cec:	40021800 	.word	0x40021800
 8005cf0:	40021c00 	.word	0x40021c00
 8005cf4:	40022000 	.word	0x40022000
 8005cf8:	40022400 	.word	0x40022400
 8005cfc:	40013c00 	.word	0x40013c00

08005d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	807b      	strh	r3, [r7, #2]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005d10:	787b      	ldrb	r3, [r7, #1]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d16:	887a      	ldrh	r2, [r7, #2]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005d1c:	e003      	b.n	8005d26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005d1e:	887b      	ldrh	r3, [r7, #2]
 8005d20:	041a      	lsls	r2, r3, #16
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	619a      	str	r2, [r3, #24]
}
 8005d26:	bf00      	nop
 8005d28:	370c      	adds	r7, #12
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
	...

08005d34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b082      	sub	sp, #8
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e07f      	b.n	8005e46 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d106      	bne.n	8005d60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f7fd f982 	bl	8003064 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2224      	movs	r2, #36	; 0x24
 8005d64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0201 	bic.w	r2, r2, #1
 8005d76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685a      	ldr	r2, [r3, #4]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	689a      	ldr	r2, [r3, #8]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d107      	bne.n	8005dae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689a      	ldr	r2, [r3, #8]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005daa:	609a      	str	r2, [r3, #8]
 8005dac:	e006      	b.n	8005dbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	689a      	ldr	r2, [r3, #8]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005dba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d104      	bne.n	8005dce <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dcc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6859      	ldr	r1, [r3, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	4b1d      	ldr	r3, [pc, #116]	; (8005e50 <HAL_I2C_Init+0x11c>)
 8005dda:	430b      	orrs	r3, r1
 8005ddc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68da      	ldr	r2, [r3, #12]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	69d9      	ldr	r1, [r3, #28]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a1a      	ldr	r2, [r3, #32]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0201 	orr.w	r2, r2, #1
 8005e26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	02008000 	.word	0x02008000

08005e54 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b088      	sub	sp, #32
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	607a      	str	r2, [r7, #4]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	460b      	mov	r3, r1
 8005e62:	817b      	strh	r3, [r7, #10]
 8005e64:	4613      	mov	r3, r2
 8005e66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	2b20      	cmp	r3, #32
 8005e72:	f040 80da 	bne.w	800602a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d101      	bne.n	8005e84 <HAL_I2C_Master_Transmit+0x30>
 8005e80:	2302      	movs	r3, #2
 8005e82:	e0d3      	b.n	800602c <HAL_I2C_Master_Transmit+0x1d8>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e8c:	f7fe fb90 	bl	80045b0 <HAL_GetTick>
 8005e90:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	9300      	str	r3, [sp, #0]
 8005e96:	2319      	movs	r3, #25
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f000 f8f0 	bl	8006084 <I2C_WaitOnFlagUntilTimeout>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e0be      	b.n	800602c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2221      	movs	r2, #33	; 0x21
 8005eb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2210      	movs	r2, #16
 8005eba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	687a      	ldr	r2, [r7, #4]
 8005ec8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	893a      	ldrh	r2, [r7, #8]
 8005ece:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	2bff      	cmp	r3, #255	; 0xff
 8005ede:	d90e      	bls.n	8005efe <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	22ff      	movs	r2, #255	; 0xff
 8005ee4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eea:	b2da      	uxtb	r2, r3
 8005eec:	8979      	ldrh	r1, [r7, #10]
 8005eee:	4b51      	ldr	r3, [pc, #324]	; (8006034 <HAL_I2C_Master_Transmit+0x1e0>)
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 fa60 	bl	80063bc <I2C_TransferConfig>
 8005efc:	e06c      	b.n	8005fd8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	8979      	ldrh	r1, [r7, #10]
 8005f10:	4b48      	ldr	r3, [pc, #288]	; (8006034 <HAL_I2C_Master_Transmit+0x1e0>)
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fa4f 	bl	80063bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005f1e:	e05b      	b.n	8005fd8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	6a39      	ldr	r1, [r7, #32]
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 f8ed 	bl	8006104 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d001      	beq.n	8005f34 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e07b      	b.n	800602c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	781a      	ldrb	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f44:	1c5a      	adds	r2, r3, #1
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	3b01      	subs	r3, #1
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d034      	beq.n	8005fd8 <HAL_I2C_Master_Transmit+0x184>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d130      	bne.n	8005fd8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	9300      	str	r3, [sp, #0]
 8005f7a:	6a3b      	ldr	r3, [r7, #32]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	2180      	movs	r1, #128	; 0x80
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f000 f87f 	bl	8006084 <I2C_WaitOnFlagUntilTimeout>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d001      	beq.n	8005f90 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e04d      	b.n	800602c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	2bff      	cmp	r3, #255	; 0xff
 8005f98:	d90e      	bls.n	8005fb8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	22ff      	movs	r2, #255	; 0xff
 8005f9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fa4:	b2da      	uxtb	r2, r3
 8005fa6:	8979      	ldrh	r1, [r7, #10]
 8005fa8:	2300      	movs	r3, #0
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 fa03 	bl	80063bc <I2C_TransferConfig>
 8005fb6:	e00f      	b.n	8005fd8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fc6:	b2da      	uxtb	r2, r3
 8005fc8:	8979      	ldrh	r1, [r7, #10]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 f9f2 	bl	80063bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d19e      	bne.n	8005f20 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	6a39      	ldr	r1, [r7, #32]
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 f8cc 	bl	8006184 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e01a      	b.n	800602c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6859      	ldr	r1, [r3, #4]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	4b0b      	ldr	r3, [pc, #44]	; (8006038 <HAL_I2C_Master_Transmit+0x1e4>)
 800600a:	400b      	ands	r3, r1
 800600c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2220      	movs	r2, #32
 8006012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006026:	2300      	movs	r3, #0
 8006028:	e000      	b.n	800602c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800602a:	2302      	movs	r3, #2
  }
}
 800602c:	4618      	mov	r0, r3
 800602e:	3718      	adds	r7, #24
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	80002000 	.word	0x80002000
 8006038:	fe00e800 	.word	0xfe00e800

0800603c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	2b02      	cmp	r3, #2
 8006050:	d103      	bne.n	800605a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2200      	movs	r2, #0
 8006058:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	f003 0301 	and.w	r3, r3, #1
 8006064:	2b01      	cmp	r3, #1
 8006066:	d007      	beq.n	8006078 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	699a      	ldr	r2, [r3, #24]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f042 0201 	orr.w	r2, r2, #1
 8006076:	619a      	str	r2, [r3, #24]
  }
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	603b      	str	r3, [r7, #0]
 8006090:	4613      	mov	r3, r2
 8006092:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006094:	e022      	b.n	80060dc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609c:	d01e      	beq.n	80060dc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609e:	f7fe fa87 	bl	80045b0 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d302      	bcc.n	80060b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d113      	bne.n	80060dc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b8:	f043 0220 	orr.w	r2, r3, #32
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e00f      	b.n	80060fc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699a      	ldr	r2, [r3, #24]
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	4013      	ands	r3, r2
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	bf0c      	ite	eq
 80060ec:	2301      	moveq	r3, #1
 80060ee:	2300      	movne	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	461a      	mov	r2, r3
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d0cd      	beq.n	8006096 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006110:	e02c      	b.n	800616c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	68b9      	ldr	r1, [r7, #8]
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f000 f870 	bl	80061fc <I2C_IsErrorOccurred>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e02a      	b.n	800617c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800612c:	d01e      	beq.n	800616c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612e:	f7fe fa3f 	bl	80045b0 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	68ba      	ldr	r2, [r7, #8]
 800613a:	429a      	cmp	r2, r3
 800613c:	d302      	bcc.n	8006144 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d113      	bne.n	800616c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006148:	f043 0220 	orr.w	r2, r3, #32
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e007      	b.n	800617c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	f003 0302 	and.w	r3, r3, #2
 8006176:	2b02      	cmp	r3, #2
 8006178:	d1cb      	bne.n	8006112 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006190:	e028      	b.n	80061e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	68b9      	ldr	r1, [r7, #8]
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f000 f830 	bl	80061fc <I2C_IsErrorOccurred>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e026      	b.n	80061f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a6:	f7fe fa03 	bl	80045b0 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d302      	bcc.n	80061bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d113      	bne.n	80061e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c0:	f043 0220 	orr.w	r2, r3, #32
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e007      	b.n	80061f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d1cf      	bne.n	8006192 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08a      	sub	sp, #40	; 0x28
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006216:	2300      	movs	r3, #0
 8006218:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	2b00      	cmp	r3, #0
 8006226:	d068      	beq.n	80062fa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2210      	movs	r2, #16
 800622e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006230:	e049      	b.n	80062c6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006238:	d045      	beq.n	80062c6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800623a:	f7fe f9b9 	bl	80045b0 <HAL_GetTick>
 800623e:	4602      	mov	r2, r0
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	68ba      	ldr	r2, [r7, #8]
 8006246:	429a      	cmp	r2, r3
 8006248:	d302      	bcc.n	8006250 <I2C_IsErrorOccurred+0x54>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d13a      	bne.n	80062c6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800625a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006262:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800626e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006272:	d121      	bne.n	80062b8 <I2C_IsErrorOccurred+0xbc>
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800627a:	d01d      	beq.n	80062b8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800627c:	7cfb      	ldrb	r3, [r7, #19]
 800627e:	2b20      	cmp	r3, #32
 8006280:	d01a      	beq.n	80062b8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006290:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006292:	f7fe f98d 	bl	80045b0 <HAL_GetTick>
 8006296:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006298:	e00e      	b.n	80062b8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800629a:	f7fe f989 	bl	80045b0 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	2b19      	cmp	r3, #25
 80062a6:	d907      	bls.n	80062b8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	f043 0320 	orr.w	r3, r3, #32
 80062ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80062b6:	e006      	b.n	80062c6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	699b      	ldr	r3, [r3, #24]
 80062be:	f003 0320 	and.w	r3, r3, #32
 80062c2:	2b20      	cmp	r3, #32
 80062c4:	d1e9      	bne.n	800629a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	f003 0320 	and.w	r3, r3, #32
 80062d0:	2b20      	cmp	r3, #32
 80062d2:	d003      	beq.n	80062dc <I2C_IsErrorOccurred+0xe0>
 80062d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d0aa      	beq.n	8006232 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80062dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d103      	bne.n	80062ec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2220      	movs	r2, #32
 80062ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80062ec:	6a3b      	ldr	r3, [r7, #32]
 80062ee:	f043 0304 	orr.w	r3, r3, #4
 80062f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00b      	beq.n	8006324 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	f043 0301 	orr.w	r3, r3, #1
 8006312:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f44f 7280 	mov.w	r2, #256	; 0x100
 800631c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00b      	beq.n	8006346 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	f043 0308 	orr.w	r3, r3, #8
 8006334:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800633e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00b      	beq.n	8006368 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	f043 0302 	orr.w	r3, r3, #2
 8006356:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006360:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006368:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800636c:	2b00      	cmp	r3, #0
 800636e:	d01c      	beq.n	80063aa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f7ff fe63 	bl	800603c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6859      	ldr	r1, [r3, #4]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	4b0d      	ldr	r3, [pc, #52]	; (80063b8 <I2C_IsErrorOccurred+0x1bc>)
 8006382:	400b      	ands	r3, r1
 8006384:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	431a      	orrs	r2, r3
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2220      	movs	r2, #32
 8006396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80063aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3728      	adds	r7, #40	; 0x28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
 80063b6:	bf00      	nop
 80063b8:	fe00e800 	.word	0xfe00e800

080063bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80063bc:	b480      	push	{r7}
 80063be:	b087      	sub	sp, #28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	607b      	str	r3, [r7, #4]
 80063c6:	460b      	mov	r3, r1
 80063c8:	817b      	strh	r3, [r7, #10]
 80063ca:	4613      	mov	r3, r2
 80063cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063ce:	897b      	ldrh	r3, [r7, #10]
 80063d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063d4:	7a7b      	ldrb	r3, [r7, #9]
 80063d6:	041b      	lsls	r3, r3, #16
 80063d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063dc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80063e2:	6a3b      	ldr	r3, [r7, #32]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	6a3b      	ldr	r3, [r7, #32]
 80063f4:	0d5b      	lsrs	r3, r3, #21
 80063f6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80063fa:	4b08      	ldr	r3, [pc, #32]	; (800641c <I2C_TransferConfig+0x60>)
 80063fc:	430b      	orrs	r3, r1
 80063fe:	43db      	mvns	r3, r3
 8006400:	ea02 0103 	and.w	r1, r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	430a      	orrs	r2, r1
 800640c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800640e:	bf00      	nop
 8006410:	371c      	adds	r7, #28
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	03ff63ff 	.word	0x03ff63ff

08006420 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b20      	cmp	r3, #32
 8006434:	d138      	bne.n	80064a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800643c:	2b01      	cmp	r3, #1
 800643e:	d101      	bne.n	8006444 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006440:	2302      	movs	r3, #2
 8006442:	e032      	b.n	80064aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2224      	movs	r2, #36	; 0x24
 8006450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f022 0201 	bic.w	r2, r2, #1
 8006462:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006472:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6819      	ldr	r1, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2220      	movs	r2, #32
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80064a4:	2300      	movs	r3, #0
 80064a6:	e000      	b.n	80064aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80064a8:	2302      	movs	r3, #2
  }
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	2b20      	cmp	r3, #32
 80064ca:	d139      	bne.n	8006540 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e033      	b.n	8006542 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2224      	movs	r2, #36	; 0x24
 80064e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 0201 	bic.w	r2, r2, #1
 80064f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006508:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	021b      	lsls	r3, r3, #8
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	4313      	orrs	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f042 0201 	orr.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2220      	movs	r2, #32
 8006530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800653c:	2300      	movs	r3, #0
 800653e:	e000      	b.n	8006542 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006540:	2302      	movs	r3, #2
  }
}
 8006542:	4618      	mov	r0, r3
 8006544:	3714      	adds	r7, #20
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
	...

08006550 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006554:	4b05      	ldr	r3, [pc, #20]	; (800656c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a04      	ldr	r2, [pc, #16]	; (800656c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800655a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800655e:	6013      	str	r3, [r2, #0]
}
 8006560:	bf00      	nop
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40007000 	.word	0x40007000

08006570 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006576:	2300      	movs	r3, #0
 8006578:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800657a:	4b23      	ldr	r3, [pc, #140]	; (8006608 <HAL_PWREx_EnableOverDrive+0x98>)
 800657c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657e:	4a22      	ldr	r2, [pc, #136]	; (8006608 <HAL_PWREx_EnableOverDrive+0x98>)
 8006580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006584:	6413      	str	r3, [r2, #64]	; 0x40
 8006586:	4b20      	ldr	r3, [pc, #128]	; (8006608 <HAL_PWREx_EnableOverDrive+0x98>)
 8006588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800658e:	603b      	str	r3, [r7, #0]
 8006590:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006592:	4b1e      	ldr	r3, [pc, #120]	; (800660c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a1d      	ldr	r2, [pc, #116]	; (800660c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800659c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800659e:	f7fe f807 	bl	80045b0 <HAL_GetTick>
 80065a2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80065a4:	e009      	b.n	80065ba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80065a6:	f7fe f803 	bl	80045b0 <HAL_GetTick>
 80065aa:	4602      	mov	r2, r0
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	1ad3      	subs	r3, r2, r3
 80065b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065b4:	d901      	bls.n	80065ba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e022      	b.n	8006600 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80065ba:	4b14      	ldr	r3, [pc, #80]	; (800660c <HAL_PWREx_EnableOverDrive+0x9c>)
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065c6:	d1ee      	bne.n	80065a6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80065c8:	4b10      	ldr	r3, [pc, #64]	; (800660c <HAL_PWREx_EnableOverDrive+0x9c>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a0f      	ldr	r2, [pc, #60]	; (800660c <HAL_PWREx_EnableOverDrive+0x9c>)
 80065ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80065d4:	f7fd ffec 	bl	80045b0 <HAL_GetTick>
 80065d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80065da:	e009      	b.n	80065f0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80065dc:	f7fd ffe8 	bl	80045b0 <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065ea:	d901      	bls.n	80065f0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e007      	b.n	8006600 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80065f0:	4b06      	ldr	r3, [pc, #24]	; (800660c <HAL_PWREx_EnableOverDrive+0x9c>)
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065fc:	d1ee      	bne.n	80065dc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3708      	adds	r7, #8
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	40023800 	.word	0x40023800
 800660c:	40007000 	.word	0x40007000

08006610 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006618:	2300      	movs	r3, #0
 800661a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d101      	bne.n	8006626 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e291      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 8087 	beq.w	8006742 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006634:	4b96      	ldr	r3, [pc, #600]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 030c 	and.w	r3, r3, #12
 800663c:	2b04      	cmp	r3, #4
 800663e:	d00c      	beq.n	800665a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006640:	4b93      	ldr	r3, [pc, #588]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f003 030c 	and.w	r3, r3, #12
 8006648:	2b08      	cmp	r3, #8
 800664a:	d112      	bne.n	8006672 <HAL_RCC_OscConfig+0x62>
 800664c:	4b90      	ldr	r3, [pc, #576]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006654:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006658:	d10b      	bne.n	8006672 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800665a:	4b8d      	ldr	r3, [pc, #564]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d06c      	beq.n	8006740 <HAL_RCC_OscConfig+0x130>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d168      	bne.n	8006740 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e26b      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800667a:	d106      	bne.n	800668a <HAL_RCC_OscConfig+0x7a>
 800667c:	4b84      	ldr	r3, [pc, #528]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a83      	ldr	r2, [pc, #524]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006682:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006686:	6013      	str	r3, [r2, #0]
 8006688:	e02e      	b.n	80066e8 <HAL_RCC_OscConfig+0xd8>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10c      	bne.n	80066ac <HAL_RCC_OscConfig+0x9c>
 8006692:	4b7f      	ldr	r3, [pc, #508]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a7e      	ldr	r2, [pc, #504]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006698:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	4b7c      	ldr	r3, [pc, #496]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a7b      	ldr	r2, [pc, #492]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	e01d      	b.n	80066e8 <HAL_RCC_OscConfig+0xd8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066b4:	d10c      	bne.n	80066d0 <HAL_RCC_OscConfig+0xc0>
 80066b6:	4b76      	ldr	r3, [pc, #472]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a75      	ldr	r2, [pc, #468]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80066c0:	6013      	str	r3, [r2, #0]
 80066c2:	4b73      	ldr	r3, [pc, #460]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a72      	ldr	r2, [pc, #456]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066cc:	6013      	str	r3, [r2, #0]
 80066ce:	e00b      	b.n	80066e8 <HAL_RCC_OscConfig+0xd8>
 80066d0:	4b6f      	ldr	r3, [pc, #444]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a6e      	ldr	r2, [pc, #440]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066da:	6013      	str	r3, [r2, #0]
 80066dc:	4b6c      	ldr	r3, [pc, #432]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a6b      	ldr	r2, [pc, #428]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80066e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d013      	beq.n	8006718 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f0:	f7fd ff5e 	bl	80045b0 <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066f8:	f7fd ff5a 	bl	80045b0 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b64      	cmp	r3, #100	; 0x64
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e21f      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800670a:	4b61      	ldr	r3, [pc, #388]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006712:	2b00      	cmp	r3, #0
 8006714:	d0f0      	beq.n	80066f8 <HAL_RCC_OscConfig+0xe8>
 8006716:	e014      	b.n	8006742 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006718:	f7fd ff4a 	bl	80045b0 <HAL_GetTick>
 800671c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800671e:	e008      	b.n	8006732 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006720:	f7fd ff46 	bl	80045b0 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b64      	cmp	r3, #100	; 0x64
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e20b      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006732:	4b57      	ldr	r3, [pc, #348]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1f0      	bne.n	8006720 <HAL_RCC_OscConfig+0x110>
 800673e:	e000      	b.n	8006742 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0302 	and.w	r3, r3, #2
 800674a:	2b00      	cmp	r3, #0
 800674c:	d069      	beq.n	8006822 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800674e:	4b50      	ldr	r3, [pc, #320]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 030c 	and.w	r3, r3, #12
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00b      	beq.n	8006772 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800675a:	4b4d      	ldr	r3, [pc, #308]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 030c 	and.w	r3, r3, #12
 8006762:	2b08      	cmp	r3, #8
 8006764:	d11c      	bne.n	80067a0 <HAL_RCC_OscConfig+0x190>
 8006766:	4b4a      	ldr	r3, [pc, #296]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d116      	bne.n	80067a0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006772:	4b47      	ldr	r3, [pc, #284]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0302 	and.w	r3, r3, #2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d005      	beq.n	800678a <HAL_RCC_OscConfig+0x17a>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	2b01      	cmp	r3, #1
 8006784:	d001      	beq.n	800678a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e1df      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800678a:	4b41      	ldr	r3, [pc, #260]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	00db      	lsls	r3, r3, #3
 8006798:	493d      	ldr	r1, [pc, #244]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800679a:	4313      	orrs	r3, r2
 800679c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800679e:	e040      	b.n	8006822 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d023      	beq.n	80067f0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067a8:	4b39      	ldr	r3, [pc, #228]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a38      	ldr	r2, [pc, #224]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067ae:	f043 0301 	orr.w	r3, r3, #1
 80067b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b4:	f7fd fefc 	bl	80045b0 <HAL_GetTick>
 80067b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ba:	e008      	b.n	80067ce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067bc:	f7fd fef8 	bl	80045b0 <HAL_GetTick>
 80067c0:	4602      	mov	r2, r0
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d901      	bls.n	80067ce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e1bd      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ce:	4b30      	ldr	r3, [pc, #192]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0302 	and.w	r3, r3, #2
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d0f0      	beq.n	80067bc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067da:	4b2d      	ldr	r3, [pc, #180]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	00db      	lsls	r3, r3, #3
 80067e8:	4929      	ldr	r1, [pc, #164]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	600b      	str	r3, [r1, #0]
 80067ee:	e018      	b.n	8006822 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067f0:	4b27      	ldr	r3, [pc, #156]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a26      	ldr	r2, [pc, #152]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 80067f6:	f023 0301 	bic.w	r3, r3, #1
 80067fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067fc:	f7fd fed8 	bl	80045b0 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006804:	f7fd fed4 	bl	80045b0 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b02      	cmp	r3, #2
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e199      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006816:	4b1e      	ldr	r3, [pc, #120]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f0      	bne.n	8006804 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0308 	and.w	r3, r3, #8
 800682a:	2b00      	cmp	r3, #0
 800682c:	d038      	beq.n	80068a0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d019      	beq.n	800686a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006836:	4b16      	ldr	r3, [pc, #88]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006838:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800683a:	4a15      	ldr	r2, [pc, #84]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800683c:	f043 0301 	orr.w	r3, r3, #1
 8006840:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006842:	f7fd feb5 	bl	80045b0 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006848:	e008      	b.n	800685c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800684a:	f7fd feb1 	bl	80045b0 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d901      	bls.n	800685c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e176      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800685c:	4b0c      	ldr	r3, [pc, #48]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800685e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0f0      	beq.n	800684a <HAL_RCC_OscConfig+0x23a>
 8006868:	e01a      	b.n	80068a0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800686a:	4b09      	ldr	r3, [pc, #36]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 800686c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800686e:	4a08      	ldr	r2, [pc, #32]	; (8006890 <HAL_RCC_OscConfig+0x280>)
 8006870:	f023 0301 	bic.w	r3, r3, #1
 8006874:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006876:	f7fd fe9b 	bl	80045b0 <HAL_GetTick>
 800687a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800687c:	e00a      	b.n	8006894 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800687e:	f7fd fe97 	bl	80045b0 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	2b02      	cmp	r3, #2
 800688a:	d903      	bls.n	8006894 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	e15c      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
 8006890:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006894:	4b91      	ldr	r3, [pc, #580]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006896:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006898:	f003 0302 	and.w	r3, r3, #2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1ee      	bne.n	800687e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 0304 	and.w	r3, r3, #4
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 80a4 	beq.w	80069f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068ae:	4b8b      	ldr	r3, [pc, #556]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d10d      	bne.n	80068d6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ba:	4b88      	ldr	r3, [pc, #544]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	4a87      	ldr	r2, [pc, #540]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068c4:	6413      	str	r3, [r2, #64]	; 0x40
 80068c6:	4b85      	ldr	r3, [pc, #532]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80068c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ce:	60bb      	str	r3, [r7, #8]
 80068d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068d2:	2301      	movs	r3, #1
 80068d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068d6:	4b82      	ldr	r3, [pc, #520]	; (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d118      	bne.n	8006914 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80068e2:	4b7f      	ldr	r3, [pc, #508]	; (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a7e      	ldr	r2, [pc, #504]	; (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 80068e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ee:	f7fd fe5f 	bl	80045b0 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80068f4:	e008      	b.n	8006908 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068f6:	f7fd fe5b 	bl	80045b0 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b64      	cmp	r3, #100	; 0x64
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e120      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006908:	4b75      	ldr	r3, [pc, #468]	; (8006ae0 <HAL_RCC_OscConfig+0x4d0>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006910:	2b00      	cmp	r3, #0
 8006912:	d0f0      	beq.n	80068f6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d106      	bne.n	800692a <HAL_RCC_OscConfig+0x31a>
 800691c:	4b6f      	ldr	r3, [pc, #444]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 800691e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006920:	4a6e      	ldr	r2, [pc, #440]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006922:	f043 0301 	orr.w	r3, r3, #1
 8006926:	6713      	str	r3, [r2, #112]	; 0x70
 8006928:	e02d      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d10c      	bne.n	800694c <HAL_RCC_OscConfig+0x33c>
 8006932:	4b6a      	ldr	r3, [pc, #424]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006936:	4a69      	ldr	r2, [pc, #420]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006938:	f023 0301 	bic.w	r3, r3, #1
 800693c:	6713      	str	r3, [r2, #112]	; 0x70
 800693e:	4b67      	ldr	r3, [pc, #412]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006942:	4a66      	ldr	r2, [pc, #408]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006944:	f023 0304 	bic.w	r3, r3, #4
 8006948:	6713      	str	r3, [r2, #112]	; 0x70
 800694a:	e01c      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	2b05      	cmp	r3, #5
 8006952:	d10c      	bne.n	800696e <HAL_RCC_OscConfig+0x35e>
 8006954:	4b61      	ldr	r3, [pc, #388]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006958:	4a60      	ldr	r2, [pc, #384]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 800695a:	f043 0304 	orr.w	r3, r3, #4
 800695e:	6713      	str	r3, [r2, #112]	; 0x70
 8006960:	4b5e      	ldr	r3, [pc, #376]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006964:	4a5d      	ldr	r2, [pc, #372]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006966:	f043 0301 	orr.w	r3, r3, #1
 800696a:	6713      	str	r3, [r2, #112]	; 0x70
 800696c:	e00b      	b.n	8006986 <HAL_RCC_OscConfig+0x376>
 800696e:	4b5b      	ldr	r3, [pc, #364]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006972:	4a5a      	ldr	r2, [pc, #360]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006974:	f023 0301 	bic.w	r3, r3, #1
 8006978:	6713      	str	r3, [r2, #112]	; 0x70
 800697a:	4b58      	ldr	r3, [pc, #352]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 800697c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800697e:	4a57      	ldr	r2, [pc, #348]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006980:	f023 0304 	bic.w	r3, r3, #4
 8006984:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d015      	beq.n	80069ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800698e:	f7fd fe0f 	bl	80045b0 <HAL_GetTick>
 8006992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006994:	e00a      	b.n	80069ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006996:	f7fd fe0b 	bl	80045b0 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d901      	bls.n	80069ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e0ce      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069ac:	4b4b      	ldr	r3, [pc, #300]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069b0:	f003 0302 	and.w	r3, r3, #2
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0ee      	beq.n	8006996 <HAL_RCC_OscConfig+0x386>
 80069b8:	e014      	b.n	80069e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069ba:	f7fd fdf9 	bl	80045b0 <HAL_GetTick>
 80069be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069c0:	e00a      	b.n	80069d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069c2:	f7fd fdf5 	bl	80045b0 <HAL_GetTick>
 80069c6:	4602      	mov	r2, r0
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d901      	bls.n	80069d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e0b8      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069d8:	4b40      	ldr	r3, [pc, #256]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069dc:	f003 0302 	and.w	r3, r3, #2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1ee      	bne.n	80069c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80069e4:	7dfb      	ldrb	r3, [r7, #23]
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d105      	bne.n	80069f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069ea:	4b3c      	ldr	r3, [pc, #240]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ee:	4a3b      	ldr	r2, [pc, #236]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 80069f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 80a4 	beq.w	8006b48 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a00:	4b36      	ldr	r3, [pc, #216]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	f003 030c 	and.w	r3, r3, #12
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d06b      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	699b      	ldr	r3, [r3, #24]
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d149      	bne.n	8006aa8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a14:	4b31      	ldr	r3, [pc, #196]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a30      	ldr	r2, [pc, #192]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a20:	f7fd fdc6 	bl	80045b0 <HAL_GetTick>
 8006a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a26:	e008      	b.n	8006a3a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a28:	f7fd fdc2 	bl	80045b0 <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e087      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a3a:	4b28      	ldr	r3, [pc, #160]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1f0      	bne.n	8006a28 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69da      	ldr	r2, [r3, #28]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a54:	019b      	lsls	r3, r3, #6
 8006a56:	431a      	orrs	r2, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5c:	085b      	lsrs	r3, r3, #1
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	041b      	lsls	r3, r3, #16
 8006a62:	431a      	orrs	r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a68:	061b      	lsls	r3, r3, #24
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	4a1b      	ldr	r2, [pc, #108]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a72:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a74:	4b19      	ldr	r3, [pc, #100]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a18      	ldr	r2, [pc, #96]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a80:	f7fd fd96 	bl	80045b0 <HAL_GetTick>
 8006a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a86:	e008      	b.n	8006a9a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a88:	f7fd fd92 	bl	80045b0 <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d901      	bls.n	8006a9a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006a96:	2303      	movs	r3, #3
 8006a98:	e057      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a9a:	4b10      	ldr	r3, [pc, #64]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d0f0      	beq.n	8006a88 <HAL_RCC_OscConfig+0x478>
 8006aa6:	e04f      	b.n	8006b48 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aa8:	4b0c      	ldr	r3, [pc, #48]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a0b      	ldr	r2, [pc, #44]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006aae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab4:	f7fd fd7c 	bl	80045b0 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aba:	e008      	b.n	8006ace <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006abc:	f7fd fd78 	bl	80045b0 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d901      	bls.n	8006ace <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e03d      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ace:	4b03      	ldr	r3, [pc, #12]	; (8006adc <HAL_RCC_OscConfig+0x4cc>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f0      	bne.n	8006abc <HAL_RCC_OscConfig+0x4ac>
 8006ada:	e035      	b.n	8006b48 <HAL_RCC_OscConfig+0x538>
 8006adc:	40023800 	.word	0x40023800
 8006ae0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006ae4:	4b1b      	ldr	r3, [pc, #108]	; (8006b54 <HAL_RCC_OscConfig+0x544>)
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d028      	beq.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d121      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d11a      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006b14:	4013      	ands	r3, r2
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006b1a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d111      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2a:	085b      	lsrs	r3, r3, #1
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d107      	bne.n	8006b44 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b3e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d001      	beq.n	8006b48 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e000      	b.n	8006b4a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3718      	adds	r7, #24
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	40023800 	.word	0x40023800

08006b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e0d0      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b70:	4b6a      	ldr	r3, [pc, #424]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 030f 	and.w	r3, r3, #15
 8006b78:	683a      	ldr	r2, [r7, #0]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d910      	bls.n	8006ba0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b7e:	4b67      	ldr	r3, [pc, #412]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f023 020f 	bic.w	r2, r3, #15
 8006b86:	4965      	ldr	r1, [pc, #404]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b8e:	4b63      	ldr	r3, [pc, #396]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 030f 	and.w	r3, r3, #15
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d001      	beq.n	8006ba0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e0b8      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d020      	beq.n	8006bee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d005      	beq.n	8006bc4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bb8:	4b59      	ldr	r3, [pc, #356]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	4a58      	ldr	r2, [pc, #352]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006bc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 0308 	and.w	r3, r3, #8
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d005      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006bd0:	4b53      	ldr	r3, [pc, #332]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	4a52      	ldr	r2, [pc, #328]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006bda:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bdc:	4b50      	ldr	r3, [pc, #320]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	494d      	ldr	r1, [pc, #308]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006bea:	4313      	orrs	r3, r2
 8006bec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d040      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d107      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c02:	4b47      	ldr	r3, [pc, #284]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d115      	bne.n	8006c3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e07f      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d107      	bne.n	8006c2a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c1a:	4b41      	ldr	r3, [pc, #260]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d109      	bne.n	8006c3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e073      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c2a:	4b3d      	ldr	r3, [pc, #244]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e06b      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c3a:	4b39      	ldr	r3, [pc, #228]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	f023 0203 	bic.w	r2, r3, #3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	4936      	ldr	r1, [pc, #216]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c4c:	f7fd fcb0 	bl	80045b0 <HAL_GetTick>
 8006c50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c52:	e00a      	b.n	8006c6a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c54:	f7fd fcac 	bl	80045b0 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d901      	bls.n	8006c6a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e053      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c6a:	4b2d      	ldr	r3, [pc, #180]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	f003 020c 	and.w	r2, r3, #12
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d1eb      	bne.n	8006c54 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c7c:	4b27      	ldr	r3, [pc, #156]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 030f 	and.w	r3, r3, #15
 8006c84:	683a      	ldr	r2, [r7, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d210      	bcs.n	8006cac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8a:	4b24      	ldr	r3, [pc, #144]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f023 020f 	bic.w	r2, r3, #15
 8006c92:	4922      	ldr	r1, [pc, #136]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9a:	4b20      	ldr	r3, [pc, #128]	; (8006d1c <HAL_RCC_ClockConfig+0x1c4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 030f 	and.w	r3, r3, #15
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d001      	beq.n	8006cac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e032      	b.n	8006d12 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0304 	and.w	r3, r3, #4
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cb8:	4b19      	ldr	r3, [pc, #100]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	4916      	ldr	r1, [pc, #88]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0308 	and.w	r3, r3, #8
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d009      	beq.n	8006cea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006cd6:	4b12      	ldr	r3, [pc, #72]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	490e      	ldr	r1, [pc, #56]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006cea:	f000 f821 	bl	8006d30 <HAL_RCC_GetSysClockFreq>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	; (8006d20 <HAL_RCC_ClockConfig+0x1c8>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	091b      	lsrs	r3, r3, #4
 8006cf6:	f003 030f 	and.w	r3, r3, #15
 8006cfa:	490a      	ldr	r1, [pc, #40]	; (8006d24 <HAL_RCC_ClockConfig+0x1cc>)
 8006cfc:	5ccb      	ldrb	r3, [r1, r3]
 8006cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8006d02:	4a09      	ldr	r2, [pc, #36]	; (8006d28 <HAL_RCC_ClockConfig+0x1d0>)
 8006d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006d06:	4b09      	ldr	r3, [pc, #36]	; (8006d2c <HAL_RCC_ClockConfig+0x1d4>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fd fc0c 	bl	8004528 <HAL_InitTick>

  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	40023c00 	.word	0x40023c00
 8006d20:	40023800 	.word	0x40023800
 8006d24:	0800bb0c 	.word	0x0800bb0c
 8006d28:	200000c4 	.word	0x200000c4
 8006d2c:	200000c8 	.word	0x200000c8

08006d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d34:	b094      	sub	sp, #80	; 0x50
 8006d36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d40:	2300      	movs	r3, #0
 8006d42:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8006d44:	2300      	movs	r3, #0
 8006d46:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d48:	4b79      	ldr	r3, [pc, #484]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f003 030c 	and.w	r3, r3, #12
 8006d50:	2b08      	cmp	r3, #8
 8006d52:	d00d      	beq.n	8006d70 <HAL_RCC_GetSysClockFreq+0x40>
 8006d54:	2b08      	cmp	r3, #8
 8006d56:	f200 80e1 	bhi.w	8006f1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d002      	beq.n	8006d64 <HAL_RCC_GetSysClockFreq+0x34>
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d003      	beq.n	8006d6a <HAL_RCC_GetSysClockFreq+0x3a>
 8006d62:	e0db      	b.n	8006f1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d64:	4b73      	ldr	r3, [pc, #460]	; (8006f34 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d66:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006d68:	e0db      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d6a:	4b73      	ldr	r3, [pc, #460]	; (8006f38 <HAL_RCC_GetSysClockFreq+0x208>)
 8006d6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006d6e:	e0d8      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d70:	4b6f      	ldr	r3, [pc, #444]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d78:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006d7a:	4b6d      	ldr	r3, [pc, #436]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d063      	beq.n	8006e4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d86:	4b6a      	ldr	r3, [pc, #424]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	099b      	lsrs	r3, r3, #6
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d90:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d98:	633b      	str	r3, [r7, #48]	; 0x30
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006da2:	4622      	mov	r2, r4
 8006da4:	462b      	mov	r3, r5
 8006da6:	f04f 0000 	mov.w	r0, #0
 8006daa:	f04f 0100 	mov.w	r1, #0
 8006dae:	0159      	lsls	r1, r3, #5
 8006db0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006db4:	0150      	lsls	r0, r2, #5
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4621      	mov	r1, r4
 8006dbc:	1a51      	subs	r1, r2, r1
 8006dbe:	6139      	str	r1, [r7, #16]
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	eb63 0301 	sbc.w	r3, r3, r1
 8006dc6:	617b      	str	r3, [r7, #20]
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006dd4:	4659      	mov	r1, fp
 8006dd6:	018b      	lsls	r3, r1, #6
 8006dd8:	4651      	mov	r1, sl
 8006dda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006dde:	4651      	mov	r1, sl
 8006de0:	018a      	lsls	r2, r1, #6
 8006de2:	4651      	mov	r1, sl
 8006de4:	ebb2 0801 	subs.w	r8, r2, r1
 8006de8:	4659      	mov	r1, fp
 8006dea:	eb63 0901 	sbc.w	r9, r3, r1
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	f04f 0300 	mov.w	r3, #0
 8006df6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e02:	4690      	mov	r8, r2
 8006e04:	4699      	mov	r9, r3
 8006e06:	4623      	mov	r3, r4
 8006e08:	eb18 0303 	adds.w	r3, r8, r3
 8006e0c:	60bb      	str	r3, [r7, #8]
 8006e0e:	462b      	mov	r3, r5
 8006e10:	eb49 0303 	adc.w	r3, r9, r3
 8006e14:	60fb      	str	r3, [r7, #12]
 8006e16:	f04f 0200 	mov.w	r2, #0
 8006e1a:	f04f 0300 	mov.w	r3, #0
 8006e1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006e22:	4629      	mov	r1, r5
 8006e24:	024b      	lsls	r3, r1, #9
 8006e26:	4621      	mov	r1, r4
 8006e28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006e2c:	4621      	mov	r1, r4
 8006e2e:	024a      	lsls	r2, r1, #9
 8006e30:	4610      	mov	r0, r2
 8006e32:	4619      	mov	r1, r3
 8006e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e36:	2200      	movs	r2, #0
 8006e38:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e3a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e40:	f7f9 ff24 	bl	8000c8c <__aeabi_uldivmod>
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	4613      	mov	r3, r2
 8006e4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e4c:	e058      	b.n	8006f00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e4e:	4b38      	ldr	r3, [pc, #224]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	099b      	lsrs	r3, r3, #6
 8006e54:	2200      	movs	r2, #0
 8006e56:	4618      	mov	r0, r3
 8006e58:	4611      	mov	r1, r2
 8006e5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e5e:	623b      	str	r3, [r7, #32]
 8006e60:	2300      	movs	r3, #0
 8006e62:	627b      	str	r3, [r7, #36]	; 0x24
 8006e64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e68:	4642      	mov	r2, r8
 8006e6a:	464b      	mov	r3, r9
 8006e6c:	f04f 0000 	mov.w	r0, #0
 8006e70:	f04f 0100 	mov.w	r1, #0
 8006e74:	0159      	lsls	r1, r3, #5
 8006e76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e7a:	0150      	lsls	r0, r2, #5
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4641      	mov	r1, r8
 8006e82:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e86:	4649      	mov	r1, r9
 8006e88:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ea0:	ebb2 040a 	subs.w	r4, r2, sl
 8006ea4:	eb63 050b 	sbc.w	r5, r3, fp
 8006ea8:	f04f 0200 	mov.w	r2, #0
 8006eac:	f04f 0300 	mov.w	r3, #0
 8006eb0:	00eb      	lsls	r3, r5, #3
 8006eb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006eb6:	00e2      	lsls	r2, r4, #3
 8006eb8:	4614      	mov	r4, r2
 8006eba:	461d      	mov	r5, r3
 8006ebc:	4643      	mov	r3, r8
 8006ebe:	18e3      	adds	r3, r4, r3
 8006ec0:	603b      	str	r3, [r7, #0]
 8006ec2:	464b      	mov	r3, r9
 8006ec4:	eb45 0303 	adc.w	r3, r5, r3
 8006ec8:	607b      	str	r3, [r7, #4]
 8006eca:	f04f 0200 	mov.w	r2, #0
 8006ece:	f04f 0300 	mov.w	r3, #0
 8006ed2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ed6:	4629      	mov	r1, r5
 8006ed8:	028b      	lsls	r3, r1, #10
 8006eda:	4621      	mov	r1, r4
 8006edc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ee0:	4621      	mov	r1, r4
 8006ee2:	028a      	lsls	r2, r1, #10
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eea:	2200      	movs	r2, #0
 8006eec:	61bb      	str	r3, [r7, #24]
 8006eee:	61fa      	str	r2, [r7, #28]
 8006ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ef4:	f7f9 feca 	bl	8000c8c <__aeabi_uldivmod>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4613      	mov	r3, r2
 8006efe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006f00:	4b0b      	ldr	r3, [pc, #44]	; (8006f30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	0c1b      	lsrs	r3, r3, #16
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8006f10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006f1a:	e002      	b.n	8006f22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f1c:	4b05      	ldr	r3, [pc, #20]	; (8006f34 <HAL_RCC_GetSysClockFreq+0x204>)
 8006f1e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006f20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3750      	adds	r7, #80	; 0x50
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f2e:	bf00      	nop
 8006f30:	40023800 	.word	0x40023800
 8006f34:	00f42400 	.word	0x00f42400
 8006f38:	007a1200 	.word	0x007a1200

08006f3c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f40:	4b03      	ldr	r3, [pc, #12]	; (8006f50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f42:	681b      	ldr	r3, [r3, #0]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	200000c4 	.word	0x200000c4

08006f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f58:	f7ff fff0 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	4b05      	ldr	r3, [pc, #20]	; (8006f74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	0a9b      	lsrs	r3, r3, #10
 8006f64:	f003 0307 	and.w	r3, r3, #7
 8006f68:	4903      	ldr	r1, [pc, #12]	; (8006f78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f6a:	5ccb      	ldrb	r3, [r1, r3]
 8006f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	40023800 	.word	0x40023800
 8006f78:	0800bb1c 	.word	0x0800bb1c

08006f7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f80:	f7ff ffdc 	bl	8006f3c <HAL_RCC_GetHCLKFreq>
 8006f84:	4602      	mov	r2, r0
 8006f86:	4b05      	ldr	r3, [pc, #20]	; (8006f9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	0b5b      	lsrs	r3, r3, #13
 8006f8c:	f003 0307 	and.w	r3, r3, #7
 8006f90:	4903      	ldr	r1, [pc, #12]	; (8006fa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f92:	5ccb      	ldrb	r3, [r1, r3]
 8006f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	0800bb1c 	.word	0x0800bb1c

08006fa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b088      	sub	sp, #32
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006fac:	2300      	movs	r3, #0
 8006fae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0301 	and.w	r3, r3, #1
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d012      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006fcc:	4b69      	ldr	r3, [pc, #420]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	4a68      	ldr	r2, [pc, #416]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fd2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006fd6:	6093      	str	r3, [r2, #8]
 8006fd8:	4b66      	ldr	r3, [pc, #408]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fe0:	4964      	ldr	r1, [pc, #400]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d017      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ffe:	4b5d      	ldr	r3, [pc, #372]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007000:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007004:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800700c:	4959      	ldr	r1, [pc, #356]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800700e:	4313      	orrs	r3, r2
 8007010:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007018:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800701c:	d101      	bne.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800701e:	2301      	movs	r3, #1
 8007020:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007026:	2b00      	cmp	r3, #0
 8007028:	d101      	bne.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800702a:	2301      	movs	r3, #1
 800702c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d017      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800703a:	4b4e      	ldr	r3, [pc, #312]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800703c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007040:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007048:	494a      	ldr	r1, [pc, #296]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800704a:	4313      	orrs	r3, r2
 800704c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007054:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007058:	d101      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800705a:	2301      	movs	r3, #1
 800705c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007062:	2b00      	cmp	r3, #0
 8007064:	d101      	bne.n	800706a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007066:	2301      	movs	r3, #1
 8007068:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007076:	2301      	movs	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 808b 	beq.w	800719e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007088:	4b3a      	ldr	r3, [pc, #232]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800708a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800708c:	4a39      	ldr	r2, [pc, #228]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800708e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007092:	6413      	str	r3, [r2, #64]	; 0x40
 8007094:	4b37      	ldr	r3, [pc, #220]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800709c:	60bb      	str	r3, [r7, #8]
 800709e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80070a0:	4b35      	ldr	r3, [pc, #212]	; (8007178 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a34      	ldr	r2, [pc, #208]	; (8007178 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070ac:	f7fd fa80 	bl	80045b0 <HAL_GetTick>
 80070b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80070b2:	e008      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b4:	f7fd fa7c 	bl	80045b0 <HAL_GetTick>
 80070b8:	4602      	mov	r2, r0
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	2b64      	cmp	r3, #100	; 0x64
 80070c0:	d901      	bls.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e357      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80070c6:	4b2c      	ldr	r3, [pc, #176]	; (8007178 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d0f0      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070d2:	4b28      	ldr	r3, [pc, #160]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d035      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d02e      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070f0:	4b20      	ldr	r3, [pc, #128]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070fa:	4b1e      	ldr	r3, [pc, #120]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070fe:	4a1d      	ldr	r2, [pc, #116]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007104:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007106:	4b1b      	ldr	r3, [pc, #108]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800710a:	4a1a      	ldr	r2, [pc, #104]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800710c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007110:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007112:	4a18      	ldr	r2, [pc, #96]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007118:	4b16      	ldr	r3, [pc, #88]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800711a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800711c:	f003 0301 	and.w	r3, r3, #1
 8007120:	2b01      	cmp	r3, #1
 8007122:	d114      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007124:	f7fd fa44 	bl	80045b0 <HAL_GetTick>
 8007128:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800712a:	e00a      	b.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800712c:	f7fd fa40 	bl	80045b0 <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	f241 3288 	movw	r2, #5000	; 0x1388
 800713a:	4293      	cmp	r3, r2
 800713c:	d901      	bls.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e319      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007142:	4b0c      	ldr	r3, [pc, #48]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0ee      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007156:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800715a:	d111      	bne.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800715c:	4b05      	ldr	r3, [pc, #20]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007168:	4b04      	ldr	r3, [pc, #16]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800716a:	400b      	ands	r3, r1
 800716c:	4901      	ldr	r1, [pc, #4]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800716e:	4313      	orrs	r3, r2
 8007170:	608b      	str	r3, [r1, #8]
 8007172:	e00b      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007174:	40023800 	.word	0x40023800
 8007178:	40007000 	.word	0x40007000
 800717c:	0ffffcff 	.word	0x0ffffcff
 8007180:	4baa      	ldr	r3, [pc, #680]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	4aa9      	ldr	r2, [pc, #676]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007186:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800718a:	6093      	str	r3, [r2, #8]
 800718c:	4ba7      	ldr	r3, [pc, #668]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800718e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007198:	49a4      	ldr	r1, [pc, #656]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800719a:	4313      	orrs	r3, r2
 800719c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 0310 	and.w	r3, r3, #16
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d010      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80071aa:	4ba0      	ldr	r3, [pc, #640]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071b0:	4a9e      	ldr	r2, [pc, #632]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071b6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80071ba:	4b9c      	ldr	r3, [pc, #624]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c4:	4999      	ldr	r1, [pc, #612]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00a      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071d8:	4b94      	ldr	r3, [pc, #592]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071e6:	4991      	ldr	r1, [pc, #580]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071e8:	4313      	orrs	r3, r2
 80071ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d00a      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80071fa:	4b8c      	ldr	r3, [pc, #560]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007200:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007208:	4988      	ldr	r1, [pc, #544]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800720a:	4313      	orrs	r3, r2
 800720c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00a      	beq.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800721c:	4b83      	ldr	r3, [pc, #524]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800721e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007222:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800722a:	4980      	ldr	r1, [pc, #512]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800722c:	4313      	orrs	r3, r2
 800722e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00a      	beq.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800723e:	4b7b      	ldr	r3, [pc, #492]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007244:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800724c:	4977      	ldr	r1, [pc, #476]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800724e:	4313      	orrs	r3, r2
 8007250:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800725c:	2b00      	cmp	r3, #0
 800725e:	d00a      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007260:	4b72      	ldr	r3, [pc, #456]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007266:	f023 0203 	bic.w	r2, r3, #3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800726e:	496f      	ldr	r1, [pc, #444]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007270:	4313      	orrs	r3, r2
 8007272:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007282:	4b6a      	ldr	r3, [pc, #424]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007288:	f023 020c 	bic.w	r2, r3, #12
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007290:	4966      	ldr	r1, [pc, #408]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007292:	4313      	orrs	r3, r2
 8007294:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00a      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80072a4:	4b61      	ldr	r3, [pc, #388]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072b2:	495e      	ldr	r1, [pc, #376]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d00a      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80072c6:	4b59      	ldr	r3, [pc, #356]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072cc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072d4:	4955      	ldr	r1, [pc, #340]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00a      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80072e8:	4b50      	ldr	r3, [pc, #320]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f6:	494d      	ldr	r1, [pc, #308]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800730a:	4b48      	ldr	r3, [pc, #288]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800730c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007310:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007318:	4944      	ldr	r1, [pc, #272]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800731a:	4313      	orrs	r3, r2
 800731c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800732c:	4b3f      	ldr	r3, [pc, #252]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800732e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007332:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800733a:	493c      	ldr	r1, [pc, #240]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800733c:	4313      	orrs	r3, r2
 800733e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00a      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800734e:	4b37      	ldr	r3, [pc, #220]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007354:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800735c:	4933      	ldr	r1, [pc, #204]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800735e:	4313      	orrs	r3, r2
 8007360:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d00a      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007370:	4b2e      	ldr	r3, [pc, #184]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007376:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800737e:	492b      	ldr	r1, [pc, #172]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007380:	4313      	orrs	r3, r2
 8007382:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d011      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007392:	4b26      	ldr	r3, [pc, #152]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007398:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073a0:	4922      	ldr	r1, [pc, #136]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80073ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80073b0:	d101      	bne.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80073b2:	2301      	movs	r3, #1
 80073b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0308 	and.w	r3, r3, #8
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d001      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80073c2:	2301      	movs	r3, #1
 80073c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00a      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073d2:	4b16      	ldr	r3, [pc, #88]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073e0:	4912      	ldr	r1, [pc, #72]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073e2:	4313      	orrs	r3, r2
 80073e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00b      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80073f4:	4b0d      	ldr	r3, [pc, #52]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80073f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007404:	4909      	ldr	r1, [pc, #36]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007406:	4313      	orrs	r3, r2
 8007408:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d006      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 80d9 	beq.w	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007420:	4b02      	ldr	r3, [pc, #8]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a01      	ldr	r2, [pc, #4]	; (800742c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007426:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800742a:	e001      	b.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800742c:	40023800 	.word	0x40023800
 8007430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007432:	f7fd f8bd 	bl	80045b0 <HAL_GetTick>
 8007436:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007438:	e008      	b.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800743a:	f7fd f8b9 	bl	80045b0 <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	2b64      	cmp	r3, #100	; 0x64
 8007446:	d901      	bls.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007448:	2303      	movs	r3, #3
 800744a:	e194      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800744c:	4b6c      	ldr	r3, [pc, #432]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1f0      	bne.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d021      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007468:	2b00      	cmp	r3, #0
 800746a:	d11d      	bne.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800746c:	4b64      	ldr	r3, [pc, #400]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800746e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007472:	0c1b      	lsrs	r3, r3, #16
 8007474:	f003 0303 	and.w	r3, r3, #3
 8007478:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800747a:	4b61      	ldr	r3, [pc, #388]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800747c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007480:	0e1b      	lsrs	r3, r3, #24
 8007482:	f003 030f 	and.w	r3, r3, #15
 8007486:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	019a      	lsls	r2, r3, #6
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	041b      	lsls	r3, r3, #16
 8007492:	431a      	orrs	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	061b      	lsls	r3, r3, #24
 8007498:	431a      	orrs	r2, r3
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	071b      	lsls	r3, r3, #28
 80074a0:	4957      	ldr	r1, [pc, #348]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074a2:	4313      	orrs	r3, r2
 80074a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d004      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80074bc:	d00a      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d02e      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074d2:	d129      	bne.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80074d4:	4b4a      	ldr	r3, [pc, #296]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074da:	0c1b      	lsrs	r3, r3, #16
 80074dc:	f003 0303 	and.w	r3, r3, #3
 80074e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80074e2:	4b47      	ldr	r3, [pc, #284]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80074e8:	0f1b      	lsrs	r3, r3, #28
 80074ea:	f003 0307 	and.w	r3, r3, #7
 80074ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	019a      	lsls	r2, r3, #6
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	041b      	lsls	r3, r3, #16
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	061b      	lsls	r3, r3, #24
 8007502:	431a      	orrs	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	071b      	lsls	r3, r3, #28
 8007508:	493d      	ldr	r1, [pc, #244]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800750a:	4313      	orrs	r3, r2
 800750c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007510:	4b3b      	ldr	r3, [pc, #236]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007512:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007516:	f023 021f 	bic.w	r2, r3, #31
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751e:	3b01      	subs	r3, #1
 8007520:	4937      	ldr	r1, [pc, #220]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007522:	4313      	orrs	r3, r2
 8007524:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d01d      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007534:	4b32      	ldr	r3, [pc, #200]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800753a:	0e1b      	lsrs	r3, r3, #24
 800753c:	f003 030f 	and.w	r3, r3, #15
 8007540:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007542:	4b2f      	ldr	r3, [pc, #188]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007544:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007548:	0f1b      	lsrs	r3, r3, #28
 800754a:	f003 0307 	and.w	r3, r3, #7
 800754e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	019a      	lsls	r2, r3, #6
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	041b      	lsls	r3, r3, #16
 800755c:	431a      	orrs	r2, r3
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	061b      	lsls	r3, r3, #24
 8007562:	431a      	orrs	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	071b      	lsls	r3, r3, #28
 8007568:	4925      	ldr	r1, [pc, #148]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800756a:	4313      	orrs	r3, r2
 800756c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007578:	2b00      	cmp	r3, #0
 800757a:	d011      	beq.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	019a      	lsls	r2, r3, #6
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	041b      	lsls	r3, r3, #16
 8007588:	431a      	orrs	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	061b      	lsls	r3, r3, #24
 8007590:	431a      	orrs	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	071b      	lsls	r3, r3, #28
 8007598:	4919      	ldr	r1, [pc, #100]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800759a:	4313      	orrs	r3, r2
 800759c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80075a0:	4b17      	ldr	r3, [pc, #92]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a16      	ldr	r2, [pc, #88]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80075aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ac:	f7fd f800 	bl	80045b0 <HAL_GetTick>
 80075b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075b2:	e008      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075b4:	f7fc fffc 	bl	80045b0 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b64      	cmp	r3, #100	; 0x64
 80075c0:	d901      	bls.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e0d7      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80075c6:	4b0e      	ldr	r3, [pc, #56]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d0f0      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	f040 80cd 	bne.w	8007774 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80075da:	4b09      	ldr	r3, [pc, #36]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a08      	ldr	r2, [pc, #32]	; (8007600 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80075e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075e6:	f7fc ffe3 	bl	80045b0 <HAL_GetTick>
 80075ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80075ec:	e00a      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80075ee:	f7fc ffdf 	bl	80045b0 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b64      	cmp	r3, #100	; 0x64
 80075fa:	d903      	bls.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e0ba      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007600:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007604:	4b5e      	ldr	r3, [pc, #376]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800760c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007610:	d0ed      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d003      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007622:	2b00      	cmp	r3, #0
 8007624:	d009      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800762e:	2b00      	cmp	r3, #0
 8007630:	d02e      	beq.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	2b00      	cmp	r3, #0
 8007638:	d12a      	bne.n	8007690 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800763a:	4b51      	ldr	r3, [pc, #324]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800763c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007640:	0c1b      	lsrs	r3, r3, #16
 8007642:	f003 0303 	and.w	r3, r3, #3
 8007646:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007648:	4b4d      	ldr	r3, [pc, #308]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800764a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800764e:	0f1b      	lsrs	r3, r3, #28
 8007650:	f003 0307 	and.w	r3, r3, #7
 8007654:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	019a      	lsls	r2, r3, #6
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	041b      	lsls	r3, r3, #16
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	061b      	lsls	r3, r3, #24
 8007668:	431a      	orrs	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	071b      	lsls	r3, r3, #28
 800766e:	4944      	ldr	r1, [pc, #272]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007670:	4313      	orrs	r3, r2
 8007672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007676:	4b42      	ldr	r3, [pc, #264]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007678:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800767c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007684:	3b01      	subs	r3, #1
 8007686:	021b      	lsls	r3, r3, #8
 8007688:	493d      	ldr	r1, [pc, #244]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800768a:	4313      	orrs	r3, r2
 800768c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007698:	2b00      	cmp	r3, #0
 800769a:	d022      	beq.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076a4:	d11d      	bne.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80076a6:	4b36      	ldr	r3, [pc, #216]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076ac:	0e1b      	lsrs	r3, r3, #24
 80076ae:	f003 030f 	and.w	r3, r3, #15
 80076b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80076b4:	4b32      	ldr	r3, [pc, #200]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076ba:	0f1b      	lsrs	r3, r3, #28
 80076bc:	f003 0307 	and.w	r3, r3, #7
 80076c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	019a      	lsls	r2, r3, #6
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	041b      	lsls	r3, r3, #16
 80076ce:	431a      	orrs	r2, r3
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	061b      	lsls	r3, r3, #24
 80076d4:	431a      	orrs	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	071b      	lsls	r3, r3, #28
 80076da:	4929      	ldr	r1, [pc, #164]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076dc:	4313      	orrs	r3, r2
 80076de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0308 	and.w	r3, r3, #8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d028      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80076ee:	4b24      	ldr	r3, [pc, #144]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076f4:	0e1b      	lsrs	r3, r3, #24
 80076f6:	f003 030f 	and.w	r3, r3, #15
 80076fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80076fc:	4b20      	ldr	r3, [pc, #128]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80076fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007702:	0c1b      	lsrs	r3, r3, #16
 8007704:	f003 0303 	and.w	r3, r3, #3
 8007708:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	019a      	lsls	r2, r3, #6
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	041b      	lsls	r3, r3, #16
 8007714:	431a      	orrs	r2, r3
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	061b      	lsls	r3, r3, #24
 800771a:	431a      	orrs	r2, r3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	69db      	ldr	r3, [r3, #28]
 8007720:	071b      	lsls	r3, r3, #28
 8007722:	4917      	ldr	r1, [pc, #92]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007724:	4313      	orrs	r3, r2
 8007726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800772a:	4b15      	ldr	r3, [pc, #84]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800772c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007730:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007738:	4911      	ldr	r1, [pc, #68]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800773a:	4313      	orrs	r3, r2
 800773c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007740:	4b0f      	ldr	r3, [pc, #60]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a0e      	ldr	r2, [pc, #56]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800774a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800774c:	f7fc ff30 	bl	80045b0 <HAL_GetTick>
 8007750:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007752:	e008      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007754:	f7fc ff2c 	bl	80045b0 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b64      	cmp	r3, #100	; 0x64
 8007760:	d901      	bls.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e007      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007766:	4b06      	ldr	r3, [pc, #24]	; (8007780 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800776e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007772:	d1ef      	bne.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3720      	adds	r7, #32
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	40023800 	.word	0x40023800

08007784 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d101      	bne.n	8007796 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e09d      	b.n	80078d2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779a:	2b00      	cmp	r3, #0
 800779c:	d108      	bne.n	80077b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077a6:	d009      	beq.n	80077bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	61da      	str	r2, [r3, #28]
 80077ae:	e005      	b.n	80077bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d106      	bne.n	80077dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f7fc f9f2 	bl	8003bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2202      	movs	r2, #2
 80077e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80077fc:	d902      	bls.n	8007804 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80077fe:	2300      	movs	r3, #0
 8007800:	60fb      	str	r3, [r7, #12]
 8007802:	e002      	b.n	800780a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007808:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007812:	d007      	beq.n	8007824 <HAL_SPI_Init+0xa0>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800781c:	d002      	beq.n	8007824 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007834:	431a      	orrs	r2, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	f003 0302 	and.w	r3, r3, #2
 800783e:	431a      	orrs	r2, r3
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	695b      	ldr	r3, [r3, #20]
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	431a      	orrs	r2, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	699b      	ldr	r3, [r3, #24]
 800784e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007852:	431a      	orrs	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800785c:	431a      	orrs	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a1b      	ldr	r3, [r3, #32]
 8007862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007866:	ea42 0103 	orr.w	r1, r2, r3
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800786e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	430a      	orrs	r2, r1
 8007878:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	699b      	ldr	r3, [r3, #24]
 800787e:	0c1b      	lsrs	r3, r3, #16
 8007880:	f003 0204 	and.w	r2, r3, #4
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007888:	f003 0310 	and.w	r3, r3, #16
 800788c:	431a      	orrs	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007892:	f003 0308 	and.w	r3, r3, #8
 8007896:	431a      	orrs	r2, r3
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80078a0:	ea42 0103 	orr.w	r1, r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	69da      	ldr	r2, [r3, #28]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80078c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b088      	sub	sp, #32
 80078de:	af00      	add	r7, sp, #0
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	60b9      	str	r1, [r7, #8]
 80078e4:	603b      	str	r3, [r7, #0]
 80078e6:	4613      	mov	r3, r2
 80078e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078ea:	2300      	movs	r3, #0
 80078ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d101      	bne.n	80078fc <HAL_SPI_Transmit+0x22>
 80078f8:	2302      	movs	r3, #2
 80078fa:	e158      	b.n	8007bae <HAL_SPI_Transmit+0x2d4>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007904:	f7fc fe54 	bl	80045b0 <HAL_GetTick>
 8007908:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800790a:	88fb      	ldrh	r3, [r7, #6]
 800790c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b01      	cmp	r3, #1
 8007918:	d002      	beq.n	8007920 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800791a:	2302      	movs	r3, #2
 800791c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800791e:	e13d      	b.n	8007b9c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <HAL_SPI_Transmit+0x52>
 8007926:	88fb      	ldrh	r3, [r7, #6]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d102      	bne.n	8007932 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007930:	e134      	b.n	8007b9c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2203      	movs	r2, #3
 8007936:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2200      	movs	r2, #0
 800793e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	88fa      	ldrh	r2, [r7, #6]
 800794a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	88fa      	ldrh	r2, [r7, #6]
 8007950:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2200      	movs	r2, #0
 800796c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800797c:	d10f      	bne.n	800799e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800798c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800799c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079a8:	2b40      	cmp	r3, #64	; 0x40
 80079aa:	d007      	beq.n	80079bc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80079c4:	d94b      	bls.n	8007a5e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <HAL_SPI_Transmit+0xfa>
 80079ce:	8afb      	ldrh	r3, [r7, #22]
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d13e      	bne.n	8007a52 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d8:	881a      	ldrh	r2, [r3, #0]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e4:	1c9a      	adds	r2, r3, #2
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	3b01      	subs	r3, #1
 80079f2:	b29a      	uxth	r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80079f8:	e02b      	b.n	8007a52 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	f003 0302 	and.w	r3, r3, #2
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d112      	bne.n	8007a2e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a0c:	881a      	ldrh	r2, [r3, #0]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a18:	1c9a      	adds	r2, r3, #2
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	3b01      	subs	r3, #1
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a2c:	e011      	b.n	8007a52 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a2e:	f7fc fdbf 	bl	80045b0 <HAL_GetTick>
 8007a32:	4602      	mov	r2, r0
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	1ad3      	subs	r3, r2, r3
 8007a38:	683a      	ldr	r2, [r7, #0]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d803      	bhi.n	8007a46 <HAL_SPI_Transmit+0x16c>
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a44:	d102      	bne.n	8007a4c <HAL_SPI_Transmit+0x172>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d102      	bne.n	8007a52 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007a4c:	2303      	movs	r3, #3
 8007a4e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a50:	e0a4      	b.n	8007b9c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d1ce      	bne.n	80079fa <HAL_SPI_Transmit+0x120>
 8007a5c:	e07c      	b.n	8007b58 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d002      	beq.n	8007a6c <HAL_SPI_Transmit+0x192>
 8007a66:	8afb      	ldrh	r3, [r7, #22]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d170      	bne.n	8007b4e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d912      	bls.n	8007a9c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7a:	881a      	ldrh	r2, [r3, #0]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a86:	1c9a      	adds	r2, r3, #2
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	3b02      	subs	r3, #2
 8007a94:	b29a      	uxth	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a9a:	e058      	b.n	8007b4e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	330c      	adds	r3, #12
 8007aa6:	7812      	ldrb	r2, [r2, #0]
 8007aa8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aae:	1c5a      	adds	r2, r3, #1
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	3b01      	subs	r3, #1
 8007abc:	b29a      	uxth	r2, r3
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007ac2:	e044      	b.n	8007b4e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f003 0302 	and.w	r3, r3, #2
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d12b      	bne.n	8007b2a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d912      	bls.n	8007b02 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae0:	881a      	ldrh	r2, [r3, #0]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aec:	1c9a      	adds	r2, r3, #2
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	3b02      	subs	r3, #2
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b00:	e025      	b.n	8007b4e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	330c      	adds	r3, #12
 8007b0c:	7812      	ldrb	r2, [r2, #0]
 8007b0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b14:	1c5a      	adds	r2, r3, #1
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	3b01      	subs	r3, #1
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b28:	e011      	b.n	8007b4e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b2a:	f7fc fd41 	bl	80045b0 <HAL_GetTick>
 8007b2e:	4602      	mov	r2, r0
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	1ad3      	subs	r3, r2, r3
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d803      	bhi.n	8007b42 <HAL_SPI_Transmit+0x268>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b40:	d102      	bne.n	8007b48 <HAL_SPI_Transmit+0x26e>
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d102      	bne.n	8007b4e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b4c:	e026      	b.n	8007b9c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1b5      	bne.n	8007ac4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b58:	69ba      	ldr	r2, [r7, #24]
 8007b5a:	6839      	ldr	r1, [r7, #0]
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f000 fd07 	bl	8008570 <SPI_EndRxTxTransaction>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10a      	bne.n	8007b8c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b76:	2300      	movs	r3, #0
 8007b78:	613b      	str	r3, [r7, #16]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	613b      	str	r3, [r7, #16]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	613b      	str	r3, [r7, #16]
 8007b8a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	77fb      	strb	r3, [r7, #31]
 8007b98:	e000      	b.n	8007b9c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007b9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007bac:	7ffb      	ldrb	r3, [r7, #31]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3720      	adds	r7, #32
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b088      	sub	sp, #32
 8007bba:	af02      	add	r7, sp, #8
 8007bbc:	60f8      	str	r0, [r7, #12]
 8007bbe:	60b9      	str	r1, [r7, #8]
 8007bc0:	603b      	str	r3, [r7, #0]
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007bd2:	d112      	bne.n	8007bfa <HAL_SPI_Receive+0x44>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10e      	bne.n	8007bfa <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2204      	movs	r2, #4
 8007be0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007be4:	88fa      	ldrh	r2, [r7, #6]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	4613      	mov	r3, r2
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	68b9      	ldr	r1, [r7, #8]
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f000 f910 	bl	8007e16 <HAL_SPI_TransmitReceive>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	e109      	b.n	8007e0e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d101      	bne.n	8007c08 <HAL_SPI_Receive+0x52>
 8007c04:	2302      	movs	r3, #2
 8007c06:	e102      	b.n	8007e0e <HAL_SPI_Receive+0x258>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c10:	f7fc fcce 	bl	80045b0 <HAL_GetTick>
 8007c14:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d002      	beq.n	8007c28 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007c22:	2302      	movs	r3, #2
 8007c24:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007c26:	e0e9      	b.n	8007dfc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d002      	beq.n	8007c34 <HAL_SPI_Receive+0x7e>
 8007c2e:	88fb      	ldrh	r3, [r7, #6]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d102      	bne.n	8007c3a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007c38:	e0e0      	b.n	8007dfc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2204      	movs	r2, #4
 8007c3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2200      	movs	r2, #0
 8007c46:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	68ba      	ldr	r2, [r7, #8]
 8007c4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	88fa      	ldrh	r2, [r7, #6]
 8007c52:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	88fa      	ldrh	r2, [r7, #6]
 8007c5a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2200      	movs	r2, #0
 8007c68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c84:	d908      	bls.n	8007c98 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685a      	ldr	r2, [r3, #4]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c94:	605a      	str	r2, [r3, #4]
 8007c96:	e007      	b.n	8007ca8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ca6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cb0:	d10f      	bne.n	8007cd2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007cd0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cdc:	2b40      	cmp	r3, #64	; 0x40
 8007cde:	d007      	beq.n	8007cf0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cee:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cf8:	d867      	bhi.n	8007dca <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007cfa:	e030      	b.n	8007d5e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d117      	bne.n	8007d3a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f103 020c 	add.w	r2, r3, #12
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d16:	7812      	ldrb	r2, [r2, #0]
 8007d18:	b2d2      	uxtb	r2, r2
 8007d1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d20:	1c5a      	adds	r2, r3, #1
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007d38:	e011      	b.n	8007d5e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d3a:	f7fc fc39 	bl	80045b0 <HAL_GetTick>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	683a      	ldr	r2, [r7, #0]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d803      	bhi.n	8007d52 <HAL_SPI_Receive+0x19c>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d50:	d102      	bne.n	8007d58 <HAL_SPI_Receive+0x1a2>
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d102      	bne.n	8007d5e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8007d58:	2303      	movs	r3, #3
 8007d5a:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007d5c:	e04e      	b.n	8007dfc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1c8      	bne.n	8007cfc <HAL_SPI_Receive+0x146>
 8007d6a:	e034      	b.n	8007dd6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d115      	bne.n	8007da6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68da      	ldr	r2, [r3, #12]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d84:	b292      	uxth	r2, r2
 8007d86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8c:	1c9a      	adds	r2, r3, #2
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007da4:	e011      	b.n	8007dca <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007da6:	f7fc fc03 	bl	80045b0 <HAL_GetTick>
 8007daa:	4602      	mov	r2, r0
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	1ad3      	subs	r3, r2, r3
 8007db0:	683a      	ldr	r2, [r7, #0]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d803      	bhi.n	8007dbe <HAL_SPI_Receive+0x208>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dbc:	d102      	bne.n	8007dc4 <HAL_SPI_Receive+0x20e>
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d102      	bne.n	8007dca <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007dc8:	e018      	b.n	8007dfc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1ca      	bne.n	8007d6c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	6839      	ldr	r1, [r7, #0]
 8007dda:	68f8      	ldr	r0, [r7, #12]
 8007ddc:	f000 fb4c 	bl	8008478 <SPI_EndRxTransaction>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d002      	beq.n	8007dec <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2220      	movs	r2, #32
 8007dea:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d002      	beq.n	8007dfa <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	75fb      	strb	r3, [r7, #23]
 8007df8:	e000      	b.n	8007dfc <HAL_SPI_Receive+0x246>
  }

error :
 8007dfa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3718      	adds	r7, #24
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}

08007e16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b08a      	sub	sp, #40	; 0x28
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	60f8      	str	r0, [r7, #12]
 8007e1e:	60b9      	str	r1, [r7, #8]
 8007e20:	607a      	str	r2, [r7, #4]
 8007e22:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007e24:	2301      	movs	r3, #1
 8007e26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d101      	bne.n	8007e3c <HAL_SPI_TransmitReceive+0x26>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	e1fb      	b.n	8008234 <HAL_SPI_TransmitReceive+0x41e>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e44:	f7fc fbb4 	bl	80045b0 <HAL_GetTick>
 8007e48:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e50:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007e58:	887b      	ldrh	r3, [r7, #2]
 8007e5a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007e5c:	887b      	ldrh	r3, [r7, #2]
 8007e5e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007e60:	7efb      	ldrb	r3, [r7, #27]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d00e      	beq.n	8007e84 <HAL_SPI_TransmitReceive+0x6e>
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e6c:	d106      	bne.n	8007e7c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d102      	bne.n	8007e7c <HAL_SPI_TransmitReceive+0x66>
 8007e76:	7efb      	ldrb	r3, [r7, #27]
 8007e78:	2b04      	cmp	r3, #4
 8007e7a:	d003      	beq.n	8007e84 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007e7c:	2302      	movs	r3, #2
 8007e7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007e82:	e1cd      	b.n	8008220 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d005      	beq.n	8007e96 <HAL_SPI_TransmitReceive+0x80>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <HAL_SPI_TransmitReceive+0x80>
 8007e90:	887b      	ldrh	r3, [r7, #2]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d103      	bne.n	8007e9e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007e9c:	e1c0      	b.n	8008220 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b04      	cmp	r3, #4
 8007ea8:	d003      	beq.n	8007eb2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2205      	movs	r2, #5
 8007eae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	887a      	ldrh	r2, [r7, #2]
 8007ec2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	887a      	ldrh	r2, [r7, #2]
 8007eca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	887a      	ldrh	r2, [r7, #2]
 8007ed8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	887a      	ldrh	r2, [r7, #2]
 8007ede:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007ef4:	d802      	bhi.n	8007efc <HAL_SPI_TransmitReceive+0xe6>
 8007ef6:	8a3b      	ldrh	r3, [r7, #16]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d908      	bls.n	8007f0e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	685a      	ldr	r2, [r3, #4]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f0a:	605a      	str	r2, [r3, #4]
 8007f0c:	e007      	b.n	8007f1e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f1c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f28:	2b40      	cmp	r3, #64	; 0x40
 8007f2a:	d007      	beq.n	8007f3c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f44:	d97c      	bls.n	8008040 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d002      	beq.n	8007f54 <HAL_SPI_TransmitReceive+0x13e>
 8007f4e:	8a7b      	ldrh	r3, [r7, #18]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d169      	bne.n	8008028 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f58:	881a      	ldrh	r2, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f64:	1c9a      	adds	r2, r3, #2
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	3b01      	subs	r3, #1
 8007f72:	b29a      	uxth	r2, r3
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f78:	e056      	b.n	8008028 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	f003 0302 	and.w	r3, r3, #2
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d11b      	bne.n	8007fc0 <HAL_SPI_TransmitReceive+0x1aa>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d016      	beq.n	8007fc0 <HAL_SPI_TransmitReceive+0x1aa>
 8007f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d113      	bne.n	8007fc0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9c:	881a      	ldrh	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa8:	1c9a      	adds	r2, r3, #2
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	b29a      	uxth	r2, r3
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	f003 0301 	and.w	r3, r3, #1
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d11c      	bne.n	8008008 <HAL_SPI_TransmitReceive+0x1f2>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d016      	beq.n	8008008 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe4:	b292      	uxth	r2, r2
 8007fe6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fec:	1c9a      	adds	r2, r3, #2
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	b29a      	uxth	r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008004:	2301      	movs	r3, #1
 8008006:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008008:	f7fc fad2 	bl	80045b0 <HAL_GetTick>
 800800c:	4602      	mov	r2, r0
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008014:	429a      	cmp	r2, r3
 8008016:	d807      	bhi.n	8008028 <HAL_SPI_TransmitReceive+0x212>
 8008018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800801e:	d003      	beq.n	8008028 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008020:	2303      	movs	r3, #3
 8008022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008026:	e0fb      	b.n	8008220 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800802c:	b29b      	uxth	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1a3      	bne.n	8007f7a <HAL_SPI_TransmitReceive+0x164>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008038:	b29b      	uxth	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	d19d      	bne.n	8007f7a <HAL_SPI_TransmitReceive+0x164>
 800803e:	e0df      	b.n	8008200 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d003      	beq.n	8008050 <HAL_SPI_TransmitReceive+0x23a>
 8008048:	8a7b      	ldrh	r3, [r7, #18]
 800804a:	2b01      	cmp	r3, #1
 800804c:	f040 80cb 	bne.w	80081e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008054:	b29b      	uxth	r3, r3
 8008056:	2b01      	cmp	r3, #1
 8008058:	d912      	bls.n	8008080 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800805e:	881a      	ldrh	r2, [r3, #0]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800806a:	1c9a      	adds	r2, r3, #2
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008074:	b29b      	uxth	r3, r3
 8008076:	3b02      	subs	r3, #2
 8008078:	b29a      	uxth	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800807e:	e0b2      	b.n	80081e6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	330c      	adds	r3, #12
 800808a:	7812      	ldrb	r2, [r2, #0]
 800808c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008092:	1c5a      	adds	r2, r3, #1
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800809c:	b29b      	uxth	r3, r3
 800809e:	3b01      	subs	r3, #1
 80080a0:	b29a      	uxth	r2, r3
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080a6:	e09e      	b.n	80081e6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d134      	bne.n	8008120 <HAL_SPI_TransmitReceive+0x30a>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d02f      	beq.n	8008120 <HAL_SPI_TransmitReceive+0x30a>
 80080c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d12c      	bne.n	8008120 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d912      	bls.n	80080f6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080d4:	881a      	ldrh	r2, [r3, #0]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e0:	1c9a      	adds	r2, r3, #2
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	3b02      	subs	r3, #2
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80080f4:	e012      	b.n	800811c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	330c      	adds	r3, #12
 8008100:	7812      	ldrb	r2, [r2, #0]
 8008102:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008108:	1c5a      	adds	r2, r3, #1
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008112:	b29b      	uxth	r3, r3
 8008114:	3b01      	subs	r3, #1
 8008116:	b29a      	uxth	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800811c:	2300      	movs	r3, #0
 800811e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	f003 0301 	and.w	r3, r3, #1
 800812a:	2b01      	cmp	r3, #1
 800812c:	d148      	bne.n	80081c0 <HAL_SPI_TransmitReceive+0x3aa>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008134:	b29b      	uxth	r3, r3
 8008136:	2b00      	cmp	r3, #0
 8008138:	d042      	beq.n	80081c0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b01      	cmp	r3, #1
 8008144:	d923      	bls.n	800818e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68da      	ldr	r2, [r3, #12]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008150:	b292      	uxth	r2, r2
 8008152:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008158:	1c9a      	adds	r2, r3, #2
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008164:	b29b      	uxth	r3, r3
 8008166:	3b02      	subs	r3, #2
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008176:	b29b      	uxth	r3, r3
 8008178:	2b01      	cmp	r3, #1
 800817a:	d81f      	bhi.n	80081bc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	685a      	ldr	r2, [r3, #4]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800818a:	605a      	str	r2, [r3, #4]
 800818c:	e016      	b.n	80081bc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f103 020c 	add.w	r2, r3, #12
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800819a:	7812      	ldrb	r2, [r2, #0]
 800819c:	b2d2      	uxtb	r2, r2
 800819e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a4:	1c5a      	adds	r2, r3, #1
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	3b01      	subs	r3, #1
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80081bc:	2301      	movs	r3, #1
 80081be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80081c0:	f7fc f9f6 	bl	80045b0 <HAL_GetTick>
 80081c4:	4602      	mov	r2, r0
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d803      	bhi.n	80081d8 <HAL_SPI_TransmitReceive+0x3c2>
 80081d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d6:	d102      	bne.n	80081de <HAL_SPI_TransmitReceive+0x3c8>
 80081d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80081de:	2303      	movs	r3, #3
 80081e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80081e4:	e01c      	b.n	8008220 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f47f af5b 	bne.w	80080a8 <HAL_SPI_TransmitReceive+0x292>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f47f af54 	bne.w	80080a8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008200:	69fa      	ldr	r2, [r7, #28]
 8008202:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f000 f9b3 	bl	8008570 <SPI_EndRxTxTransaction>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d006      	beq.n	800821e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2220      	movs	r2, #32
 800821a:	661a      	str	r2, [r3, #96]	; 0x60
 800821c:	e000      	b.n	8008220 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800821e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2200      	movs	r2, #0
 800822c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008230:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008234:	4618      	mov	r0, r3
 8008236:	3728      	adds	r7, #40	; 0x28
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b088      	sub	sp, #32
 8008240:	af00      	add	r7, sp, #0
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	603b      	str	r3, [r7, #0]
 8008248:	4613      	mov	r3, r2
 800824a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800824c:	f7fc f9b0 	bl	80045b0 <HAL_GetTick>
 8008250:	4602      	mov	r2, r0
 8008252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008254:	1a9b      	subs	r3, r3, r2
 8008256:	683a      	ldr	r2, [r7, #0]
 8008258:	4413      	add	r3, r2
 800825a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800825c:	f7fc f9a8 	bl	80045b0 <HAL_GetTick>
 8008260:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008262:	4b39      	ldr	r3, [pc, #228]	; (8008348 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	015b      	lsls	r3, r3, #5
 8008268:	0d1b      	lsrs	r3, r3, #20
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	fb02 f303 	mul.w	r3, r2, r3
 8008270:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008272:	e054      	b.n	800831e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800827a:	d050      	beq.n	800831e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800827c:	f7fc f998 	bl	80045b0 <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	69fa      	ldr	r2, [r7, #28]
 8008288:	429a      	cmp	r2, r3
 800828a:	d902      	bls.n	8008292 <SPI_WaitFlagStateUntilTimeout+0x56>
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d13d      	bne.n	800830e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80082a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082aa:	d111      	bne.n	80082d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082b4:	d004      	beq.n	80082c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082be:	d107      	bne.n	80082d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082d8:	d10f      	bne.n	80082fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082e8:	601a      	str	r2, [r3, #0]
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2201      	movs	r2, #1
 80082fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2200      	movs	r2, #0
 8008306:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e017      	b.n	800833e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d101      	bne.n	8008318 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008314:	2300      	movs	r3, #0
 8008316:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	3b01      	subs	r3, #1
 800831c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	689a      	ldr	r2, [r3, #8]
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	4013      	ands	r3, r2
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	429a      	cmp	r2, r3
 800832c:	bf0c      	ite	eq
 800832e:	2301      	moveq	r3, #1
 8008330:	2300      	movne	r3, #0
 8008332:	b2db      	uxtb	r3, r3
 8008334:	461a      	mov	r2, r3
 8008336:	79fb      	ldrb	r3, [r7, #7]
 8008338:	429a      	cmp	r2, r3
 800833a:	d19b      	bne.n	8008274 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3720      	adds	r7, #32
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop
 8008348:	200000c4 	.word	0x200000c4

0800834c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b08a      	sub	sp, #40	; 0x28
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	607a      	str	r2, [r7, #4]
 8008358:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800835a:	2300      	movs	r3, #0
 800835c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800835e:	f7fc f927 	bl	80045b0 <HAL_GetTick>
 8008362:	4602      	mov	r2, r0
 8008364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008366:	1a9b      	subs	r3, r3, r2
 8008368:	683a      	ldr	r2, [r7, #0]
 800836a:	4413      	add	r3, r2
 800836c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800836e:	f7fc f91f 	bl	80045b0 <HAL_GetTick>
 8008372:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	330c      	adds	r3, #12
 800837a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800837c:	4b3d      	ldr	r3, [pc, #244]	; (8008474 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	4613      	mov	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	00da      	lsls	r2, r3, #3
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	0d1b      	lsrs	r3, r3, #20
 800838c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800838e:	fb02 f303 	mul.w	r3, r2, r3
 8008392:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008394:	e060      	b.n	8008458 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800839c:	d107      	bne.n	80083ae <SPI_WaitFifoStateUntilTimeout+0x62>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d104      	bne.n	80083ae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	781b      	ldrb	r3, [r3, #0]
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80083ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b4:	d050      	beq.n	8008458 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80083b6:	f7fc f8fb 	bl	80045b0 <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	6a3b      	ldr	r3, [r7, #32]
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d902      	bls.n	80083cc <SPI_WaitFifoStateUntilTimeout+0x80>
 80083c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d13d      	bne.n	8008448 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80083da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80083e4:	d111      	bne.n	800840a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083ee:	d004      	beq.n	80083fa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083f8:	d107      	bne.n	800840a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008408:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800840e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008412:	d10f      	bne.n	8008434 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008432:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008444:	2303      	movs	r3, #3
 8008446:	e010      	b.n	800846a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d101      	bne.n	8008452 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800844e:	2300      	movs	r3, #0
 8008450:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	3b01      	subs	r3, #1
 8008456:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689a      	ldr	r2, [r3, #8]
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	4013      	ands	r3, r2
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	429a      	cmp	r2, r3
 8008466:	d196      	bne.n	8008396 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008468:	2300      	movs	r3, #0
}
 800846a:	4618      	mov	r0, r3
 800846c:	3728      	adds	r7, #40	; 0x28
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
 8008472:	bf00      	nop
 8008474:	200000c4 	.word	0x200000c4

08008478 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b088      	sub	sp, #32
 800847c:	af02      	add	r7, sp, #8
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800848c:	d111      	bne.n	80084b2 <SPI_EndRxTransaction+0x3a>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008496:	d004      	beq.n	80084a2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084a0:	d107      	bne.n	80084b2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	681a      	ldr	r2, [r3, #0]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084b0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084ba:	d112      	bne.n	80084e2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	2200      	movs	r2, #0
 80084c4:	2180      	movs	r1, #128	; 0x80
 80084c6:	68f8      	ldr	r0, [r7, #12]
 80084c8:	f7ff feb8 	bl	800823c <SPI_WaitFlagStateUntilTimeout>
 80084cc:	4603      	mov	r3, r0
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d021      	beq.n	8008516 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084d6:	f043 0220 	orr.w	r2, r3, #32
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e03d      	b.n	800855e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80084e2:	4b21      	ldr	r3, [pc, #132]	; (8008568 <SPI_EndRxTransaction+0xf0>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a21      	ldr	r2, [pc, #132]	; (800856c <SPI_EndRxTransaction+0xf4>)
 80084e8:	fba2 2303 	umull	r2, r3, r2, r3
 80084ec:	0d5b      	lsrs	r3, r3, #21
 80084ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80084f2:	fb02 f303 	mul.w	r3, r2, r3
 80084f6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d00a      	beq.n	8008514 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	3b01      	subs	r3, #1
 8008502:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800850e:	2b80      	cmp	r3, #128	; 0x80
 8008510:	d0f2      	beq.n	80084f8 <SPI_EndRxTransaction+0x80>
 8008512:	e000      	b.n	8008516 <SPI_EndRxTransaction+0x9e>
        break;
 8008514:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800851e:	d11d      	bne.n	800855c <SPI_EndRxTransaction+0xe4>
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008528:	d004      	beq.n	8008534 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008532:	d113      	bne.n	800855c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	2200      	movs	r2, #0
 800853c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f7ff ff03 	bl	800834c <SPI_WaitFifoStateUntilTimeout>
 8008546:	4603      	mov	r3, r0
 8008548:	2b00      	cmp	r3, #0
 800854a:	d007      	beq.n	800855c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008550:	f043 0220 	orr.w	r2, r3, #32
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e000      	b.n	800855e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800855c:	2300      	movs	r3, #0
}
 800855e:	4618      	mov	r0, r3
 8008560:	3718      	adds	r7, #24
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	200000c4 	.word	0x200000c4
 800856c:	165e9f81 	.word	0x165e9f81

08008570 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b088      	sub	sp, #32
 8008574:	af02      	add	r7, sp, #8
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	2200      	movs	r2, #0
 8008584:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f7ff fedf 	bl	800834c <SPI_WaitFifoStateUntilTimeout>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d007      	beq.n	80085a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008598:	f043 0220 	orr.w	r2, r3, #32
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e046      	b.n	8008632 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80085a4:	4b25      	ldr	r3, [pc, #148]	; (800863c <SPI_EndRxTxTransaction+0xcc>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a25      	ldr	r2, [pc, #148]	; (8008640 <SPI_EndRxTxTransaction+0xd0>)
 80085aa:	fba2 2303 	umull	r2, r3, r2, r3
 80085ae:	0d5b      	lsrs	r3, r3, #21
 80085b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80085b4:	fb02 f303 	mul.w	r3, r2, r3
 80085b8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085c2:	d112      	bne.n	80085ea <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	2200      	movs	r2, #0
 80085cc:	2180      	movs	r1, #128	; 0x80
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f7ff fe34 	bl	800823c <SPI_WaitFlagStateUntilTimeout>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d016      	beq.n	8008608 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085de:	f043 0220 	orr.w	r2, r3, #32
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e023      	b.n	8008632 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00a      	beq.n	8008606 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	3b01      	subs	r3, #1
 80085f4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008600:	2b80      	cmp	r3, #128	; 0x80
 8008602:	d0f2      	beq.n	80085ea <SPI_EndRxTxTransaction+0x7a>
 8008604:	e000      	b.n	8008608 <SPI_EndRxTxTransaction+0x98>
        break;
 8008606:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	2200      	movs	r2, #0
 8008610:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f7ff fe99 	bl	800834c <SPI_WaitFifoStateUntilTimeout>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d007      	beq.n	8008630 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008624:	f043 0220 	orr.w	r2, r3, #32
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e000      	b.n	8008632 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3718      	adds	r7, #24
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	200000c4 	.word	0x200000c4
 8008640:	165e9f81 	.word	0x165e9f81

08008644 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b082      	sub	sp, #8
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e049      	b.n	80086ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800865c:	b2db      	uxtb	r3, r3
 800865e:	2b00      	cmp	r3, #0
 8008660:	d106      	bne.n	8008670 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7fb fdb6 	bl	80041dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2202      	movs	r2, #2
 8008674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	3304      	adds	r3, #4
 8008680:	4619      	mov	r1, r3
 8008682:	4610      	mov	r0, r2
 8008684:	f000 fd30 	bl	80090e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}
	...

080086f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b01      	cmp	r3, #1
 8008706:	d001      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e054      	b.n	80087b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2202      	movs	r2, #2
 8008710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	68da      	ldr	r2, [r3, #12]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f042 0201 	orr.w	r2, r2, #1
 8008722:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a26      	ldr	r2, [pc, #152]	; (80087c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d022      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008736:	d01d      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a22      	ldr	r2, [pc, #136]	; (80087c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d018      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a21      	ldr	r2, [pc, #132]	; (80087cc <HAL_TIM_Base_Start_IT+0xd8>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d013      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a1f      	ldr	r2, [pc, #124]	; (80087d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d00e      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a1e      	ldr	r2, [pc, #120]	; (80087d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d009      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a1c      	ldr	r2, [pc, #112]	; (80087d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d004      	beq.n	8008774 <HAL_TIM_Base_Start_IT+0x80>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a1b      	ldr	r2, [pc, #108]	; (80087dc <HAL_TIM_Base_Start_IT+0xe8>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d115      	bne.n	80087a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	689a      	ldr	r2, [r3, #8]
 800877a:	4b19      	ldr	r3, [pc, #100]	; (80087e0 <HAL_TIM_Base_Start_IT+0xec>)
 800877c:	4013      	ands	r3, r2
 800877e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2b06      	cmp	r3, #6
 8008784:	d015      	beq.n	80087b2 <HAL_TIM_Base_Start_IT+0xbe>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800878c:	d011      	beq.n	80087b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f042 0201 	orr.w	r2, r2, #1
 800879c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800879e:	e008      	b.n	80087b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f042 0201 	orr.w	r2, r2, #1
 80087ae:	601a      	str	r2, [r3, #0]
 80087b0:	e000      	b.n	80087b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3714      	adds	r7, #20
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	40010000 	.word	0x40010000
 80087c8:	40000400 	.word	0x40000400
 80087cc:	40000800 	.word	0x40000800
 80087d0:	40000c00 	.word	0x40000c00
 80087d4:	40010400 	.word	0x40010400
 80087d8:	40014000 	.word	0x40014000
 80087dc:	40001800 	.word	0x40001800
 80087e0:	00010007 	.word	0x00010007

080087e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d101      	bne.n	80087f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e049      	b.n	800888a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d106      	bne.n	8008810 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f841 	bl	8008892 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2202      	movs	r2, #2
 8008814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	3304      	adds	r3, #4
 8008820:	4619      	mov	r1, r3
 8008822:	4610      	mov	r0, r2
 8008824:	f000 fc60 	bl	80090e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2201      	movs	r2, #1
 800883c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008892:	b480      	push	{r7}
 8008894:	b083      	sub	sp, #12
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800889a:	bf00      	nop
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr
	...

080088a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d109      	bne.n	80088cc <HAL_TIM_PWM_Start+0x24>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	bf14      	ite	ne
 80088c4:	2301      	movne	r3, #1
 80088c6:	2300      	moveq	r3, #0
 80088c8:	b2db      	uxtb	r3, r3
 80088ca:	e03c      	b.n	8008946 <HAL_TIM_PWM_Start+0x9e>
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	2b04      	cmp	r3, #4
 80088d0:	d109      	bne.n	80088e6 <HAL_TIM_PWM_Start+0x3e>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	2b01      	cmp	r3, #1
 80088dc:	bf14      	ite	ne
 80088de:	2301      	movne	r3, #1
 80088e0:	2300      	moveq	r3, #0
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	e02f      	b.n	8008946 <HAL_TIM_PWM_Start+0x9e>
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	2b08      	cmp	r3, #8
 80088ea:	d109      	bne.n	8008900 <HAL_TIM_PWM_Start+0x58>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	bf14      	ite	ne
 80088f8:	2301      	movne	r3, #1
 80088fa:	2300      	moveq	r3, #0
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	e022      	b.n	8008946 <HAL_TIM_PWM_Start+0x9e>
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2b0c      	cmp	r3, #12
 8008904:	d109      	bne.n	800891a <HAL_TIM_PWM_Start+0x72>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800890c:	b2db      	uxtb	r3, r3
 800890e:	2b01      	cmp	r3, #1
 8008910:	bf14      	ite	ne
 8008912:	2301      	movne	r3, #1
 8008914:	2300      	moveq	r3, #0
 8008916:	b2db      	uxtb	r3, r3
 8008918:	e015      	b.n	8008946 <HAL_TIM_PWM_Start+0x9e>
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	2b10      	cmp	r3, #16
 800891e:	d109      	bne.n	8008934 <HAL_TIM_PWM_Start+0x8c>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008926:	b2db      	uxtb	r3, r3
 8008928:	2b01      	cmp	r3, #1
 800892a:	bf14      	ite	ne
 800892c:	2301      	movne	r3, #1
 800892e:	2300      	moveq	r3, #0
 8008930:	b2db      	uxtb	r3, r3
 8008932:	e008      	b.n	8008946 <HAL_TIM_PWM_Start+0x9e>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800893a:	b2db      	uxtb	r3, r3
 800893c:	2b01      	cmp	r3, #1
 800893e:	bf14      	ite	ne
 8008940:	2301      	movne	r3, #1
 8008942:	2300      	moveq	r3, #0
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b00      	cmp	r3, #0
 8008948:	d001      	beq.n	800894e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e092      	b.n	8008a74 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d104      	bne.n	800895e <HAL_TIM_PWM_Start+0xb6>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800895c:	e023      	b.n	80089a6 <HAL_TIM_PWM_Start+0xfe>
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	2b04      	cmp	r3, #4
 8008962:	d104      	bne.n	800896e <HAL_TIM_PWM_Start+0xc6>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800896c:	e01b      	b.n	80089a6 <HAL_TIM_PWM_Start+0xfe>
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	2b08      	cmp	r3, #8
 8008972:	d104      	bne.n	800897e <HAL_TIM_PWM_Start+0xd6>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2202      	movs	r2, #2
 8008978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800897c:	e013      	b.n	80089a6 <HAL_TIM_PWM_Start+0xfe>
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	2b0c      	cmp	r3, #12
 8008982:	d104      	bne.n	800898e <HAL_TIM_PWM_Start+0xe6>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800898c:	e00b      	b.n	80089a6 <HAL_TIM_PWM_Start+0xfe>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	2b10      	cmp	r3, #16
 8008992:	d104      	bne.n	800899e <HAL_TIM_PWM_Start+0xf6>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2202      	movs	r2, #2
 8008998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800899c:	e003      	b.n	80089a6 <HAL_TIM_PWM_Start+0xfe>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2202      	movs	r2, #2
 80089a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2201      	movs	r2, #1
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 ff32 	bl	8009818 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a30      	ldr	r2, [pc, #192]	; (8008a7c <HAL_TIM_PWM_Start+0x1d4>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d004      	beq.n	80089c8 <HAL_TIM_PWM_Start+0x120>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a2f      	ldr	r2, [pc, #188]	; (8008a80 <HAL_TIM_PWM_Start+0x1d8>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d101      	bne.n	80089cc <HAL_TIM_PWM_Start+0x124>
 80089c8:	2301      	movs	r3, #1
 80089ca:	e000      	b.n	80089ce <HAL_TIM_PWM_Start+0x126>
 80089cc:	2300      	movs	r3, #0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d007      	beq.n	80089e2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a25      	ldr	r2, [pc, #148]	; (8008a7c <HAL_TIM_PWM_Start+0x1d4>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d022      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089f4:	d01d      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a22      	ldr	r2, [pc, #136]	; (8008a84 <HAL_TIM_PWM_Start+0x1dc>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d018      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4a20      	ldr	r2, [pc, #128]	; (8008a88 <HAL_TIM_PWM_Start+0x1e0>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d013      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	4a1f      	ldr	r2, [pc, #124]	; (8008a8c <HAL_TIM_PWM_Start+0x1e4>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d00e      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a19      	ldr	r2, [pc, #100]	; (8008a80 <HAL_TIM_PWM_Start+0x1d8>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d009      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a1b      	ldr	r2, [pc, #108]	; (8008a90 <HAL_TIM_PWM_Start+0x1e8>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d004      	beq.n	8008a32 <HAL_TIM_PWM_Start+0x18a>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a19      	ldr	r2, [pc, #100]	; (8008a94 <HAL_TIM_PWM_Start+0x1ec>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d115      	bne.n	8008a5e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	689a      	ldr	r2, [r3, #8]
 8008a38:	4b17      	ldr	r3, [pc, #92]	; (8008a98 <HAL_TIM_PWM_Start+0x1f0>)
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2b06      	cmp	r3, #6
 8008a42:	d015      	beq.n	8008a70 <HAL_TIM_PWM_Start+0x1c8>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a4a:	d011      	beq.n	8008a70 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f042 0201 	orr.w	r2, r2, #1
 8008a5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a5c:	e008      	b.n	8008a70 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f042 0201 	orr.w	r2, r2, #1
 8008a6c:	601a      	str	r2, [r3, #0]
 8008a6e:	e000      	b.n	8008a72 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a70:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a72:	2300      	movs	r3, #0
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3710      	adds	r7, #16
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}
 8008a7c:	40010000 	.word	0x40010000
 8008a80:	40010400 	.word	0x40010400
 8008a84:	40000400 	.word	0x40000400
 8008a88:	40000800 	.word	0x40000800
 8008a8c:	40000c00 	.word	0x40000c00
 8008a90:	40014000 	.word	0x40014000
 8008a94:	40001800 	.word	0x40001800
 8008a98:	00010007 	.word	0x00010007

08008a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b082      	sub	sp, #8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	f003 0302 	and.w	r3, r3, #2
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d122      	bne.n	8008af8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	f003 0302 	and.w	r3, r3, #2
 8008abc:	2b02      	cmp	r3, #2
 8008abe:	d11b      	bne.n	8008af8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f06f 0202 	mvn.w	r2, #2
 8008ac8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2201      	movs	r2, #1
 8008ace:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	699b      	ldr	r3, [r3, #24]
 8008ad6:	f003 0303 	and.w	r3, r3, #3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d003      	beq.n	8008ae6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 fae4 	bl	80090ac <HAL_TIM_IC_CaptureCallback>
 8008ae4:	e005      	b.n	8008af2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fad6 	bl	8009098 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 fae7 	bl	80090c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2200      	movs	r2, #0
 8008af6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	691b      	ldr	r3, [r3, #16]
 8008afe:	f003 0304 	and.w	r3, r3, #4
 8008b02:	2b04      	cmp	r3, #4
 8008b04:	d122      	bne.n	8008b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	f003 0304 	and.w	r3, r3, #4
 8008b10:	2b04      	cmp	r3, #4
 8008b12:	d11b      	bne.n	8008b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f06f 0204 	mvn.w	r2, #4
 8008b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2202      	movs	r2, #2
 8008b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d003      	beq.n	8008b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 faba 	bl	80090ac <HAL_TIM_IC_CaptureCallback>
 8008b38:	e005      	b.n	8008b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 faac 	bl	8009098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 fabd 	bl	80090c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	f003 0308 	and.w	r3, r3, #8
 8008b56:	2b08      	cmp	r3, #8
 8008b58:	d122      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	f003 0308 	and.w	r3, r3, #8
 8008b64:	2b08      	cmp	r3, #8
 8008b66:	d11b      	bne.n	8008ba0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f06f 0208 	mvn.w	r2, #8
 8008b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2204      	movs	r2, #4
 8008b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	69db      	ldr	r3, [r3, #28]
 8008b7e:	f003 0303 	and.w	r3, r3, #3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d003      	beq.n	8008b8e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fa90 	bl	80090ac <HAL_TIM_IC_CaptureCallback>
 8008b8c:	e005      	b.n	8008b9a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 fa82 	bl	8009098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fa93 	bl	80090c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	f003 0310 	and.w	r3, r3, #16
 8008baa:	2b10      	cmp	r3, #16
 8008bac:	d122      	bne.n	8008bf4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	f003 0310 	and.w	r3, r3, #16
 8008bb8:	2b10      	cmp	r3, #16
 8008bba:	d11b      	bne.n	8008bf4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f06f 0210 	mvn.w	r2, #16
 8008bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2208      	movs	r2, #8
 8008bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	69db      	ldr	r3, [r3, #28]
 8008bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d003      	beq.n	8008be2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fa66 	bl	80090ac <HAL_TIM_IC_CaptureCallback>
 8008be0:	e005      	b.n	8008bee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 fa58 	bl	8009098 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fa69 	bl	80090c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	f003 0301 	and.w	r3, r3, #1
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d10e      	bne.n	8008c20 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	f003 0301 	and.w	r3, r3, #1
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d107      	bne.n	8008c20 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f06f 0201 	mvn.w	r2, #1
 8008c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f7fa fbc8 	bl	80033b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c2a:	2b80      	cmp	r3, #128	; 0x80
 8008c2c:	d10e      	bne.n	8008c4c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c38:	2b80      	cmp	r3, #128	; 0x80
 8008c3a:	d107      	bne.n	8008c4c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fea4 	bl	8009994 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c5a:	d10e      	bne.n	8008c7a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c66:	2b80      	cmp	r3, #128	; 0x80
 8008c68:	d107      	bne.n	8008c7a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 fe97 	bl	80099a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	691b      	ldr	r3, [r3, #16]
 8008c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c84:	2b40      	cmp	r3, #64	; 0x40
 8008c86:	d10e      	bne.n	8008ca6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c92:	2b40      	cmp	r3, #64	; 0x40
 8008c94:	d107      	bne.n	8008ca6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 fa17 	bl	80090d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	f003 0320 	and.w	r3, r3, #32
 8008cb0:	2b20      	cmp	r3, #32
 8008cb2:	d10e      	bne.n	8008cd2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	f003 0320 	and.w	r3, r3, #32
 8008cbe:	2b20      	cmp	r3, #32
 8008cc0:	d107      	bne.n	8008cd2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f06f 0220 	mvn.w	r2, #32
 8008cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fe57 	bl	8009980 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cd2:	bf00      	nop
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
	...

08008cdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b086      	sub	sp, #24
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d101      	bne.n	8008cfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008cf6:	2302      	movs	r3, #2
 8008cf8:	e0ff      	b.n	8008efa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2b14      	cmp	r3, #20
 8008d06:	f200 80f0 	bhi.w	8008eea <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008d0a:	a201      	add	r2, pc, #4	; (adr r2, 8008d10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d10:	08008d65 	.word	0x08008d65
 8008d14:	08008eeb 	.word	0x08008eeb
 8008d18:	08008eeb 	.word	0x08008eeb
 8008d1c:	08008eeb 	.word	0x08008eeb
 8008d20:	08008da5 	.word	0x08008da5
 8008d24:	08008eeb 	.word	0x08008eeb
 8008d28:	08008eeb 	.word	0x08008eeb
 8008d2c:	08008eeb 	.word	0x08008eeb
 8008d30:	08008de7 	.word	0x08008de7
 8008d34:	08008eeb 	.word	0x08008eeb
 8008d38:	08008eeb 	.word	0x08008eeb
 8008d3c:	08008eeb 	.word	0x08008eeb
 8008d40:	08008e27 	.word	0x08008e27
 8008d44:	08008eeb 	.word	0x08008eeb
 8008d48:	08008eeb 	.word	0x08008eeb
 8008d4c:	08008eeb 	.word	0x08008eeb
 8008d50:	08008e69 	.word	0x08008e69
 8008d54:	08008eeb 	.word	0x08008eeb
 8008d58:	08008eeb 	.word	0x08008eeb
 8008d5c:	08008eeb 	.word	0x08008eeb
 8008d60:	08008ea9 	.word	0x08008ea9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68b9      	ldr	r1, [r7, #8]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f000 fa5c 	bl	8009228 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	699a      	ldr	r2, [r3, #24]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f042 0208 	orr.w	r2, r2, #8
 8008d7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	699a      	ldr	r2, [r3, #24]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f022 0204 	bic.w	r2, r2, #4
 8008d8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	6999      	ldr	r1, [r3, #24]
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	691a      	ldr	r2, [r3, #16]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	619a      	str	r2, [r3, #24]
      break;
 8008da2:	e0a5      	b.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	68b9      	ldr	r1, [r7, #8]
 8008daa:	4618      	mov	r0, r3
 8008dac:	f000 faae 	bl	800930c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	699a      	ldr	r2, [r3, #24]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008dbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	699a      	ldr	r2, [r3, #24]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	6999      	ldr	r1, [r3, #24]
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	021a      	lsls	r2, r3, #8
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	430a      	orrs	r2, r1
 8008de2:	619a      	str	r2, [r3, #24]
      break;
 8008de4:	e084      	b.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68b9      	ldr	r1, [r7, #8]
 8008dec:	4618      	mov	r0, r3
 8008dee:	f000 fb05 	bl	80093fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	69da      	ldr	r2, [r3, #28]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f042 0208 	orr.w	r2, r2, #8
 8008e00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	69da      	ldr	r2, [r3, #28]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f022 0204 	bic.w	r2, r2, #4
 8008e10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	69d9      	ldr	r1, [r3, #28]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	691a      	ldr	r2, [r3, #16]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	430a      	orrs	r2, r1
 8008e22:	61da      	str	r2, [r3, #28]
      break;
 8008e24:	e064      	b.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68b9      	ldr	r1, [r7, #8]
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f000 fb5b 	bl	80094e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	69da      	ldr	r2, [r3, #28]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	69da      	ldr	r2, [r3, #28]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	69d9      	ldr	r1, [r3, #28]
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	021a      	lsls	r2, r3, #8
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	430a      	orrs	r2, r1
 8008e64:	61da      	str	r2, [r3, #28]
      break;
 8008e66:	e043      	b.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68b9      	ldr	r1, [r7, #8]
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f000 fb92 	bl	8009598 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f042 0208 	orr.w	r2, r2, #8
 8008e82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f022 0204 	bic.w	r2, r2, #4
 8008e92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	691a      	ldr	r2, [r3, #16]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008ea6:	e023      	b.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68b9      	ldr	r1, [r7, #8]
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f000 fbc4 	bl	800963c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008ec2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ed2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	021a      	lsls	r2, r3, #8
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	430a      	orrs	r2, r1
 8008ee6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008ee8:	e002      	b.n	8008ef0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008eea:	2301      	movs	r3, #1
 8008eec:	75fb      	strb	r3, [r7, #23]
      break;
 8008eee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3718      	adds	r7, #24
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop

08008f04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d101      	bne.n	8008f20 <HAL_TIM_ConfigClockSource+0x1c>
 8008f1c:	2302      	movs	r3, #2
 8008f1e:	e0b4      	b.n	800908a <HAL_TIM_ConfigClockSource+0x186>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f38:	68ba      	ldr	r2, [r7, #8]
 8008f3a:	4b56      	ldr	r3, [pc, #344]	; (8009094 <HAL_TIM_ConfigClockSource+0x190>)
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008f46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f58:	d03e      	beq.n	8008fd8 <HAL_TIM_ConfigClockSource+0xd4>
 8008f5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f5e:	f200 8087 	bhi.w	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f66:	f000 8086 	beq.w	8009076 <HAL_TIM_ConfigClockSource+0x172>
 8008f6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f6e:	d87f      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f70:	2b70      	cmp	r3, #112	; 0x70
 8008f72:	d01a      	beq.n	8008faa <HAL_TIM_ConfigClockSource+0xa6>
 8008f74:	2b70      	cmp	r3, #112	; 0x70
 8008f76:	d87b      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f78:	2b60      	cmp	r3, #96	; 0x60
 8008f7a:	d050      	beq.n	800901e <HAL_TIM_ConfigClockSource+0x11a>
 8008f7c:	2b60      	cmp	r3, #96	; 0x60
 8008f7e:	d877      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f80:	2b50      	cmp	r3, #80	; 0x50
 8008f82:	d03c      	beq.n	8008ffe <HAL_TIM_ConfigClockSource+0xfa>
 8008f84:	2b50      	cmp	r3, #80	; 0x50
 8008f86:	d873      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f88:	2b40      	cmp	r3, #64	; 0x40
 8008f8a:	d058      	beq.n	800903e <HAL_TIM_ConfigClockSource+0x13a>
 8008f8c:	2b40      	cmp	r3, #64	; 0x40
 8008f8e:	d86f      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f90:	2b30      	cmp	r3, #48	; 0x30
 8008f92:	d064      	beq.n	800905e <HAL_TIM_ConfigClockSource+0x15a>
 8008f94:	2b30      	cmp	r3, #48	; 0x30
 8008f96:	d86b      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008f98:	2b20      	cmp	r3, #32
 8008f9a:	d060      	beq.n	800905e <HAL_TIM_ConfigClockSource+0x15a>
 8008f9c:	2b20      	cmp	r3, #32
 8008f9e:	d867      	bhi.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d05c      	beq.n	800905e <HAL_TIM_ConfigClockSource+0x15a>
 8008fa4:	2b10      	cmp	r3, #16
 8008fa6:	d05a      	beq.n	800905e <HAL_TIM_ConfigClockSource+0x15a>
 8008fa8:	e062      	b.n	8009070 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fba:	f000 fc0d 	bl	80097d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008fcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	68ba      	ldr	r2, [r7, #8]
 8008fd4:	609a      	str	r2, [r3, #8]
      break;
 8008fd6:	e04f      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fe8:	f000 fbf6 	bl	80097d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	689a      	ldr	r2, [r3, #8]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ffa:	609a      	str	r2, [r3, #8]
      break;
 8008ffc:	e03c      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800900a:	461a      	mov	r2, r3
 800900c:	f000 fb6a 	bl	80096e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2150      	movs	r1, #80	; 0x50
 8009016:	4618      	mov	r0, r3
 8009018:	f000 fbc3 	bl	80097a2 <TIM_ITRx_SetConfig>
      break;
 800901c:	e02c      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800902a:	461a      	mov	r2, r3
 800902c:	f000 fb89 	bl	8009742 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	2160      	movs	r1, #96	; 0x60
 8009036:	4618      	mov	r0, r3
 8009038:	f000 fbb3 	bl	80097a2 <TIM_ITRx_SetConfig>
      break;
 800903c:	e01c      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800904a:	461a      	mov	r2, r3
 800904c:	f000 fb4a 	bl	80096e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2140      	movs	r1, #64	; 0x40
 8009056:	4618      	mov	r0, r3
 8009058:	f000 fba3 	bl	80097a2 <TIM_ITRx_SetConfig>
      break;
 800905c:	e00c      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4619      	mov	r1, r3
 8009068:	4610      	mov	r0, r2
 800906a:	f000 fb9a 	bl	80097a2 <TIM_ITRx_SetConfig>
      break;
 800906e:	e003      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	73fb      	strb	r3, [r7, #15]
      break;
 8009074:	e000      	b.n	8009078 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009076:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2200      	movs	r2, #0
 8009084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009088:	7bfb      	ldrb	r3, [r7, #15]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}
 8009092:	bf00      	nop
 8009094:	fffeff88 	.word	0xfffeff88

08009098 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009098:	b480      	push	{r7}
 800909a:	b083      	sub	sp, #12
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090a0:	bf00      	nop
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr

080090ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80090dc:	bf00      	nop
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a40      	ldr	r2, [pc, #256]	; (80091fc <TIM_Base_SetConfig+0x114>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d013      	beq.n	8009128 <TIM_Base_SetConfig+0x40>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009106:	d00f      	beq.n	8009128 <TIM_Base_SetConfig+0x40>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4a3d      	ldr	r2, [pc, #244]	; (8009200 <TIM_Base_SetConfig+0x118>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d00b      	beq.n	8009128 <TIM_Base_SetConfig+0x40>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	4a3c      	ldr	r2, [pc, #240]	; (8009204 <TIM_Base_SetConfig+0x11c>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d007      	beq.n	8009128 <TIM_Base_SetConfig+0x40>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a3b      	ldr	r2, [pc, #236]	; (8009208 <TIM_Base_SetConfig+0x120>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d003      	beq.n	8009128 <TIM_Base_SetConfig+0x40>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a3a      	ldr	r2, [pc, #232]	; (800920c <TIM_Base_SetConfig+0x124>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d108      	bne.n	800913a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800912e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	4313      	orrs	r3, r2
 8009138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a2f      	ldr	r2, [pc, #188]	; (80091fc <TIM_Base_SetConfig+0x114>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d02b      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009148:	d027      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	4a2c      	ldr	r2, [pc, #176]	; (8009200 <TIM_Base_SetConfig+0x118>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d023      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	4a2b      	ldr	r2, [pc, #172]	; (8009204 <TIM_Base_SetConfig+0x11c>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d01f      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4a2a      	ldr	r2, [pc, #168]	; (8009208 <TIM_Base_SetConfig+0x120>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d01b      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a29      	ldr	r2, [pc, #164]	; (800920c <TIM_Base_SetConfig+0x124>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d017      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a28      	ldr	r2, [pc, #160]	; (8009210 <TIM_Base_SetConfig+0x128>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d013      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	4a27      	ldr	r2, [pc, #156]	; (8009214 <TIM_Base_SetConfig+0x12c>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d00f      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4a26      	ldr	r2, [pc, #152]	; (8009218 <TIM_Base_SetConfig+0x130>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d00b      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4a25      	ldr	r2, [pc, #148]	; (800921c <TIM_Base_SetConfig+0x134>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d007      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a24      	ldr	r2, [pc, #144]	; (8009220 <TIM_Base_SetConfig+0x138>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d003      	beq.n	800919a <TIM_Base_SetConfig+0xb2>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a23      	ldr	r2, [pc, #140]	; (8009224 <TIM_Base_SetConfig+0x13c>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d108      	bne.n	80091ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	68fa      	ldr	r2, [r7, #12]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	695b      	ldr	r3, [r3, #20]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	689a      	ldr	r2, [r3, #8]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	4a0a      	ldr	r2, [pc, #40]	; (80091fc <TIM_Base_SetConfig+0x114>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d003      	beq.n	80091e0 <TIM_Base_SetConfig+0xf8>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4a0c      	ldr	r2, [pc, #48]	; (800920c <TIM_Base_SetConfig+0x124>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d103      	bne.n	80091e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	691a      	ldr	r2, [r3, #16]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	615a      	str	r2, [r3, #20]
}
 80091ee:	bf00      	nop
 80091f0:	3714      	adds	r7, #20
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop
 80091fc:	40010000 	.word	0x40010000
 8009200:	40000400 	.word	0x40000400
 8009204:	40000800 	.word	0x40000800
 8009208:	40000c00 	.word	0x40000c00
 800920c:	40010400 	.word	0x40010400
 8009210:	40014000 	.word	0x40014000
 8009214:	40014400 	.word	0x40014400
 8009218:	40014800 	.word	0x40014800
 800921c:	40001800 	.word	0x40001800
 8009220:	40001c00 	.word	0x40001c00
 8009224:	40002000 	.word	0x40002000

08009228 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	f023 0201 	bic.w	r2, r3, #1
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	4b2b      	ldr	r3, [pc, #172]	; (8009300 <TIM_OC1_SetConfig+0xd8>)
 8009254:	4013      	ands	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f023 0303 	bic.w	r3, r3, #3
 800925e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68fa      	ldr	r2, [r7, #12]
 8009266:	4313      	orrs	r3, r2
 8009268:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	f023 0302 	bic.w	r3, r3, #2
 8009270:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	4313      	orrs	r3, r2
 800927a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	4a21      	ldr	r2, [pc, #132]	; (8009304 <TIM_OC1_SetConfig+0xdc>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d003      	beq.n	800928c <TIM_OC1_SetConfig+0x64>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a20      	ldr	r2, [pc, #128]	; (8009308 <TIM_OC1_SetConfig+0xe0>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d10c      	bne.n	80092a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	f023 0308 	bic.w	r3, r3, #8
 8009292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	697a      	ldr	r2, [r7, #20]
 800929a:	4313      	orrs	r3, r2
 800929c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	f023 0304 	bic.w	r3, r3, #4
 80092a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4a16      	ldr	r2, [pc, #88]	; (8009304 <TIM_OC1_SetConfig+0xdc>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d003      	beq.n	80092b6 <TIM_OC1_SetConfig+0x8e>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	4a15      	ldr	r2, [pc, #84]	; (8009308 <TIM_OC1_SetConfig+0xe0>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d111      	bne.n	80092da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	695b      	ldr	r3, [r3, #20]
 80092ca:	693a      	ldr	r2, [r7, #16]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	699b      	ldr	r3, [r3, #24]
 80092d4:	693a      	ldr	r2, [r7, #16]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	693a      	ldr	r2, [r7, #16]
 80092de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	68fa      	ldr	r2, [r7, #12]
 80092e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	685a      	ldr	r2, [r3, #4]
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	697a      	ldr	r2, [r7, #20]
 80092f2:	621a      	str	r2, [r3, #32]
}
 80092f4:	bf00      	nop
 80092f6:	371c      	adds	r7, #28
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr
 8009300:	fffeff8f 	.word	0xfffeff8f
 8009304:	40010000 	.word	0x40010000
 8009308:	40010400 	.word	0x40010400

0800930c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800930c:	b480      	push	{r7}
 800930e:	b087      	sub	sp, #28
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6a1b      	ldr	r3, [r3, #32]
 800931a:	f023 0210 	bic.w	r2, r3, #16
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6a1b      	ldr	r3, [r3, #32]
 8009326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	4b2e      	ldr	r3, [pc, #184]	; (80093f0 <TIM_OC2_SetConfig+0xe4>)
 8009338:	4013      	ands	r3, r2
 800933a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	021b      	lsls	r3, r3, #8
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	4313      	orrs	r3, r2
 800934e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	f023 0320 	bic.w	r3, r3, #32
 8009356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	011b      	lsls	r3, r3, #4
 800935e:	697a      	ldr	r2, [r7, #20]
 8009360:	4313      	orrs	r3, r2
 8009362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	4a23      	ldr	r2, [pc, #140]	; (80093f4 <TIM_OC2_SetConfig+0xe8>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d003      	beq.n	8009374 <TIM_OC2_SetConfig+0x68>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	4a22      	ldr	r2, [pc, #136]	; (80093f8 <TIM_OC2_SetConfig+0xec>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d10d      	bne.n	8009390 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800937a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	011b      	lsls	r3, r3, #4
 8009382:	697a      	ldr	r2, [r7, #20]
 8009384:	4313      	orrs	r3, r2
 8009386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800938e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	4a18      	ldr	r2, [pc, #96]	; (80093f4 <TIM_OC2_SetConfig+0xe8>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d003      	beq.n	80093a0 <TIM_OC2_SetConfig+0x94>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	4a17      	ldr	r2, [pc, #92]	; (80093f8 <TIM_OC2_SetConfig+0xec>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d113      	bne.n	80093c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80093a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80093a8:	693b      	ldr	r3, [r7, #16]
 80093aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	695b      	ldr	r3, [r3, #20]
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	693a      	ldr	r2, [r7, #16]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	693a      	ldr	r2, [r7, #16]
 80093c4:	4313      	orrs	r3, r2
 80093c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	693a      	ldr	r2, [r7, #16]
 80093cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	685a      	ldr	r2, [r3, #4]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	697a      	ldr	r2, [r7, #20]
 80093e0:	621a      	str	r2, [r3, #32]
}
 80093e2:	bf00      	nop
 80093e4:	371c      	adds	r7, #28
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	feff8fff 	.word	0xfeff8fff
 80093f4:	40010000 	.word	0x40010000
 80093f8:	40010400 	.word	0x40010400

080093fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b087      	sub	sp, #28
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6a1b      	ldr	r3, [r3, #32]
 800940a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6a1b      	ldr	r3, [r3, #32]
 8009416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	4b2d      	ldr	r3, [pc, #180]	; (80094dc <TIM_OC3_SetConfig+0xe0>)
 8009428:	4013      	ands	r3, r2
 800942a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f023 0303 	bic.w	r3, r3, #3
 8009432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	4313      	orrs	r3, r2
 800943c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	021b      	lsls	r3, r3, #8
 800944c:	697a      	ldr	r2, [r7, #20]
 800944e:	4313      	orrs	r3, r2
 8009450:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	4a22      	ldr	r2, [pc, #136]	; (80094e0 <TIM_OC3_SetConfig+0xe4>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d003      	beq.n	8009462 <TIM_OC3_SetConfig+0x66>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	4a21      	ldr	r2, [pc, #132]	; (80094e4 <TIM_OC3_SetConfig+0xe8>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d10d      	bne.n	800947e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009468:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	68db      	ldr	r3, [r3, #12]
 800946e:	021b      	lsls	r3, r3, #8
 8009470:	697a      	ldr	r2, [r7, #20]
 8009472:	4313      	orrs	r3, r2
 8009474:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800947c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	4a17      	ldr	r2, [pc, #92]	; (80094e0 <TIM_OC3_SetConfig+0xe4>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d003      	beq.n	800948e <TIM_OC3_SetConfig+0x92>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	4a16      	ldr	r2, [pc, #88]	; (80094e4 <TIM_OC3_SetConfig+0xe8>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d113      	bne.n	80094b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009494:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800949c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	695b      	ldr	r3, [r3, #20]
 80094a2:	011b      	lsls	r3, r3, #4
 80094a4:	693a      	ldr	r2, [r7, #16]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	699b      	ldr	r3, [r3, #24]
 80094ae:	011b      	lsls	r3, r3, #4
 80094b0:	693a      	ldr	r2, [r7, #16]
 80094b2:	4313      	orrs	r3, r2
 80094b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	693a      	ldr	r2, [r7, #16]
 80094ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	697a      	ldr	r2, [r7, #20]
 80094ce:	621a      	str	r2, [r3, #32]
}
 80094d0:	bf00      	nop
 80094d2:	371c      	adds	r7, #28
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr
 80094dc:	fffeff8f 	.word	0xfffeff8f
 80094e0:	40010000 	.word	0x40010000
 80094e4:	40010400 	.word	0x40010400

080094e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b087      	sub	sp, #28
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6a1b      	ldr	r3, [r3, #32]
 80094f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	69db      	ldr	r3, [r3, #28]
 800950e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009510:	68fa      	ldr	r2, [r7, #12]
 8009512:	4b1e      	ldr	r3, [pc, #120]	; (800958c <TIM_OC4_SetConfig+0xa4>)
 8009514:	4013      	ands	r3, r2
 8009516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800951e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	021b      	lsls	r3, r3, #8
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	4313      	orrs	r3, r2
 800952a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	031b      	lsls	r3, r3, #12
 800953a:	693a      	ldr	r2, [r7, #16]
 800953c:	4313      	orrs	r3, r2
 800953e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	4a13      	ldr	r2, [pc, #76]	; (8009590 <TIM_OC4_SetConfig+0xa8>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d003      	beq.n	8009550 <TIM_OC4_SetConfig+0x68>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a12      	ldr	r2, [pc, #72]	; (8009594 <TIM_OC4_SetConfig+0xac>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d109      	bne.n	8009564 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009556:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	695b      	ldr	r3, [r3, #20]
 800955c:	019b      	lsls	r3, r3, #6
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	4313      	orrs	r3, r2
 8009562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	685a      	ldr	r2, [r3, #4]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	693a      	ldr	r2, [r7, #16]
 800957c:	621a      	str	r2, [r3, #32]
}
 800957e:	bf00      	nop
 8009580:	371c      	adds	r7, #28
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr
 800958a:	bf00      	nop
 800958c:	feff8fff 	.word	0xfeff8fff
 8009590:	40010000 	.word	0x40010000
 8009594:	40010400 	.word	0x40010400

08009598 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009598:	b480      	push	{r7}
 800959a:	b087      	sub	sp, #28
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a1b      	ldr	r3, [r3, #32]
 80095a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6a1b      	ldr	r3, [r3, #32]
 80095b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	4b1b      	ldr	r3, [pc, #108]	; (8009630 <TIM_OC5_SetConfig+0x98>)
 80095c4:	4013      	ands	r3, r2
 80095c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	4313      	orrs	r3, r2
 80095d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80095d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	041b      	lsls	r3, r3, #16
 80095e0:	693a      	ldr	r2, [r7, #16]
 80095e2:	4313      	orrs	r3, r2
 80095e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	4a12      	ldr	r2, [pc, #72]	; (8009634 <TIM_OC5_SetConfig+0x9c>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d003      	beq.n	80095f6 <TIM_OC5_SetConfig+0x5e>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a11      	ldr	r2, [pc, #68]	; (8009638 <TIM_OC5_SetConfig+0xa0>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d109      	bne.n	800960a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	021b      	lsls	r3, r3, #8
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	4313      	orrs	r3, r2
 8009608:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	697a      	ldr	r2, [r7, #20]
 800960e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	68fa      	ldr	r2, [r7, #12]
 8009614:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	685a      	ldr	r2, [r3, #4]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	621a      	str	r2, [r3, #32]
}
 8009624:	bf00      	nop
 8009626:	371c      	adds	r7, #28
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr
 8009630:	fffeff8f 	.word	0xfffeff8f
 8009634:	40010000 	.word	0x40010000
 8009638:	40010400 	.word	0x40010400

0800963c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800963c:	b480      	push	{r7}
 800963e:	b087      	sub	sp, #28
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a1b      	ldr	r3, [r3, #32]
 800964a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6a1b      	ldr	r3, [r3, #32]
 8009656:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	4b1c      	ldr	r3, [pc, #112]	; (80096d8 <TIM_OC6_SetConfig+0x9c>)
 8009668:	4013      	ands	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	021b      	lsls	r3, r3, #8
 8009672:	68fa      	ldr	r2, [r7, #12]
 8009674:	4313      	orrs	r3, r2
 8009676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800967e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	051b      	lsls	r3, r3, #20
 8009686:	693a      	ldr	r2, [r7, #16]
 8009688:	4313      	orrs	r3, r2
 800968a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a13      	ldr	r2, [pc, #76]	; (80096dc <TIM_OC6_SetConfig+0xa0>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d003      	beq.n	800969c <TIM_OC6_SetConfig+0x60>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a12      	ldr	r2, [pc, #72]	; (80096e0 <TIM_OC6_SetConfig+0xa4>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d109      	bne.n	80096b0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80096a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	029b      	lsls	r3, r3, #10
 80096aa:	697a      	ldr	r2, [r7, #20]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	697a      	ldr	r2, [r7, #20]
 80096b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	685a      	ldr	r2, [r3, #4]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	693a      	ldr	r2, [r7, #16]
 80096c8:	621a      	str	r2, [r3, #32]
}
 80096ca:	bf00      	nop
 80096cc:	371c      	adds	r7, #28
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	feff8fff 	.word	0xfeff8fff
 80096dc:	40010000 	.word	0x40010000
 80096e0:	40010400 	.word	0x40010400

080096e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6a1b      	ldr	r3, [r3, #32]
 80096f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6a1b      	ldr	r3, [r3, #32]
 80096fa:	f023 0201 	bic.w	r2, r3, #1
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	699b      	ldr	r3, [r3, #24]
 8009706:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800970e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	011b      	lsls	r3, r3, #4
 8009714:	693a      	ldr	r2, [r7, #16]
 8009716:	4313      	orrs	r3, r2
 8009718:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	f023 030a 	bic.w	r3, r3, #10
 8009720:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	4313      	orrs	r3, r2
 8009728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	693a      	ldr	r2, [r7, #16]
 800972e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	697a      	ldr	r2, [r7, #20]
 8009734:	621a      	str	r2, [r3, #32]
}
 8009736:	bf00      	nop
 8009738:	371c      	adds	r7, #28
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr

08009742 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009742:	b480      	push	{r7}
 8009744:	b087      	sub	sp, #28
 8009746:	af00      	add	r7, sp, #0
 8009748:	60f8      	str	r0, [r7, #12]
 800974a:	60b9      	str	r1, [r7, #8]
 800974c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6a1b      	ldr	r3, [r3, #32]
 8009752:	f023 0210 	bic.w	r2, r3, #16
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	6a1b      	ldr	r3, [r3, #32]
 8009764:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800976c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	031b      	lsls	r3, r3, #12
 8009772:	697a      	ldr	r2, [r7, #20]
 8009774:	4313      	orrs	r3, r2
 8009776:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800977e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	011b      	lsls	r3, r3, #4
 8009784:	693a      	ldr	r2, [r7, #16]
 8009786:	4313      	orrs	r3, r2
 8009788:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	697a      	ldr	r2, [r7, #20]
 800978e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	621a      	str	r2, [r3, #32]
}
 8009796:	bf00      	nop
 8009798:	371c      	adds	r7, #28
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr

080097a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80097a2:	b480      	push	{r7}
 80097a4:	b085      	sub	sp, #20
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
 80097aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097ba:	683a      	ldr	r2, [r7, #0]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	4313      	orrs	r3, r2
 80097c0:	f043 0307 	orr.w	r3, r3, #7
 80097c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	609a      	str	r2, [r3, #8]
}
 80097cc:	bf00      	nop
 80097ce:	3714      	adds	r7, #20
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097d8:	b480      	push	{r7}
 80097da:	b087      	sub	sp, #28
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	607a      	str	r2, [r7, #4]
 80097e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80097f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	021a      	lsls	r2, r3, #8
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	431a      	orrs	r2, r3
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	4313      	orrs	r3, r2
 8009800:	697a      	ldr	r2, [r7, #20]
 8009802:	4313      	orrs	r3, r2
 8009804:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	697a      	ldr	r2, [r7, #20]
 800980a:	609a      	str	r2, [r3, #8]
}
 800980c:	bf00      	nop
 800980e:	371c      	adds	r7, #28
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009818:	b480      	push	{r7}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	f003 031f 	and.w	r3, r3, #31
 800982a:	2201      	movs	r2, #1
 800982c:	fa02 f303 	lsl.w	r3, r2, r3
 8009830:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6a1a      	ldr	r2, [r3, #32]
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	43db      	mvns	r3, r3
 800983a:	401a      	ands	r2, r3
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6a1a      	ldr	r2, [r3, #32]
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	f003 031f 	and.w	r3, r3, #31
 800984a:	6879      	ldr	r1, [r7, #4]
 800984c:	fa01 f303 	lsl.w	r3, r1, r3
 8009850:	431a      	orrs	r2, r3
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	621a      	str	r2, [r3, #32]
}
 8009856:	bf00      	nop
 8009858:	371c      	adds	r7, #28
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
	...

08009864 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009874:	2b01      	cmp	r3, #1
 8009876:	d101      	bne.n	800987c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009878:	2302      	movs	r3, #2
 800987a:	e06d      	b.n	8009958 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2201      	movs	r2, #1
 8009880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2202      	movs	r2, #2
 8009888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	689b      	ldr	r3, [r3, #8]
 800989a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a30      	ldr	r2, [pc, #192]	; (8009964 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d004      	beq.n	80098b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a2f      	ldr	r2, [pc, #188]	; (8009968 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d108      	bne.n	80098c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80098b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	4313      	orrs	r3, r2
 80098c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	4313      	orrs	r3, r2
 80098d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a20      	ldr	r2, [pc, #128]	; (8009964 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d022      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098ee:	d01d      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a1d      	ldr	r2, [pc, #116]	; (800996c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d018      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a1c      	ldr	r2, [pc, #112]	; (8009970 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d013      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a1a      	ldr	r2, [pc, #104]	; (8009974 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d00e      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a15      	ldr	r2, [pc, #84]	; (8009968 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d009      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4a16      	ldr	r2, [pc, #88]	; (8009978 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d004      	beq.n	800992c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4a15      	ldr	r2, [pc, #84]	; (800997c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d10c      	bne.n	8009946 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009932:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	689b      	ldr	r3, [r3, #8]
 8009938:	68ba      	ldr	r2, [r7, #8]
 800993a:	4313      	orrs	r3, r2
 800993c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	68ba      	ldr	r2, [r7, #8]
 8009944:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2201      	movs	r2, #1
 800994a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr
 8009964:	40010000 	.word	0x40010000
 8009968:	40010400 	.word	0x40010400
 800996c:	40000400 	.word	0x40000400
 8009970:	40000800 	.word	0x40000800
 8009974:	40000c00 	.word	0x40000c00
 8009978:	40014000 	.word	0x40014000
 800997c:	40001800 	.word	0x40001800

08009980 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009988:	bf00      	nop
 800998a:	370c      	adds	r7, #12
 800998c:	46bd      	mov	sp, r7
 800998e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009992:	4770      	bx	lr

08009994 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009994:	b480      	push	{r7}
 8009996:	b083      	sub	sp, #12
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800999c:	bf00      	nop
 800999e:	370c      	adds	r7, #12
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80099b0:	bf00      	nop
 80099b2:	370c      	adds	r7, #12
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d101      	bne.n	80099ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	e040      	b.n	8009a50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d106      	bne.n	80099e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2200      	movs	r2, #0
 80099da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7fa fd04 	bl	80043ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2224      	movs	r2, #36	; 0x24
 80099e8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f022 0201 	bic.w	r2, r2, #1
 80099f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 fbe6 	bl	800a1cc <UART_SetConfig>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d101      	bne.n	8009a0a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	e022      	b.n	8009a50 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d002      	beq.n	8009a18 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fe3e 	bl	800a694 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685a      	ldr	r2, [r3, #4]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009a26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	689a      	ldr	r2, [r3, #8]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009a36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	f042 0201 	orr.w	r2, r2, #1
 8009a46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 fec5 	bl	800a7d8 <UART_CheckIdleState>
 8009a4e:	4603      	mov	r3, r0
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3708      	adds	r7, #8
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08a      	sub	sp, #40	; 0x28
 8009a5c:	af02      	add	r7, sp, #8
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	603b      	str	r3, [r7, #0]
 8009a64:	4613      	mov	r3, r2
 8009a66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a6c:	2b20      	cmp	r3, #32
 8009a6e:	d171      	bne.n	8009b54 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d002      	beq.n	8009a7c <HAL_UART_Transmit+0x24>
 8009a76:	88fb      	ldrh	r3, [r7, #6]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d101      	bne.n	8009a80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	e06a      	b.n	8009b56 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2221      	movs	r2, #33	; 0x21
 8009a8c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a8e:	f7fa fd8f 	bl	80045b0 <HAL_GetTick>
 8009a92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	88fa      	ldrh	r2, [r7, #6]
 8009a98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	88fa      	ldrh	r2, [r7, #6]
 8009aa0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009aac:	d108      	bne.n	8009ac0 <HAL_UART_Transmit+0x68>
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	691b      	ldr	r3, [r3, #16]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d104      	bne.n	8009ac0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	61bb      	str	r3, [r7, #24]
 8009abe:	e003      	b.n	8009ac8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009ac8:	e02c      	b.n	8009b24 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	9300      	str	r3, [sp, #0]
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	2180      	movs	r1, #128	; 0x80
 8009ad4:	68f8      	ldr	r0, [r7, #12]
 8009ad6:	f000 feb6 	bl	800a846 <UART_WaitOnFlagUntilTimeout>
 8009ada:	4603      	mov	r3, r0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d001      	beq.n	8009ae4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8009ae0:	2303      	movs	r3, #3
 8009ae2:	e038      	b.n	8009b56 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10b      	bne.n	8009b02 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	881b      	ldrh	r3, [r3, #0]
 8009aee:	461a      	mov	r2, r3
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009af8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	3302      	adds	r3, #2
 8009afe:	61bb      	str	r3, [r7, #24]
 8009b00:	e007      	b.n	8009b12 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b02:	69fb      	ldr	r3, [r7, #28]
 8009b04:	781a      	ldrb	r2, [r3, #0]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	3301      	adds	r3, #1
 8009b10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009b18:	b29b      	uxth	r3, r3
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	b29a      	uxth	r2, r3
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009b2a:	b29b      	uxth	r3, r3
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1cc      	bne.n	8009aca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	9300      	str	r3, [sp, #0]
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	2200      	movs	r2, #0
 8009b38:	2140      	movs	r1, #64	; 0x40
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f000 fe83 	bl	800a846 <UART_WaitOnFlagUntilTimeout>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8009b46:	2303      	movs	r3, #3
 8009b48:	e005      	b.n	8009b56 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2220      	movs	r2, #32
 8009b4e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009b50:	2300      	movs	r3, #0
 8009b52:	e000      	b.n	8009b56 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009b54:	2302      	movs	r3, #2
  }
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3720      	adds	r7, #32
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b5e:	b580      	push	{r7, lr}
 8009b60:	b08a      	sub	sp, #40	; 0x28
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	60f8      	str	r0, [r7, #12]
 8009b66:	60b9      	str	r1, [r7, #8]
 8009b68:	4613      	mov	r3, r2
 8009b6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b72:	2b20      	cmp	r3, #32
 8009b74:	d132      	bne.n	8009bdc <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <HAL_UART_Receive_IT+0x24>
 8009b7c:	88fb      	ldrh	r3, [r7, #6]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d101      	bne.n	8009b86 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e02b      	b.n	8009bde <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	685b      	ldr	r3, [r3, #4]
 8009b92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d018      	beq.n	8009bcc <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	e853 3f00 	ldrex	r3, [r3]
 8009ba6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009bae:	627b      	str	r3, [r7, #36]	; 0x24
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb8:	623b      	str	r3, [r7, #32]
 8009bba:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bbc:	69f9      	ldr	r1, [r7, #28]
 8009bbe:	6a3a      	ldr	r2, [r7, #32]
 8009bc0:	e841 2300 	strex	r3, r2, [r1]
 8009bc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1e6      	bne.n	8009b9a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009bcc:	88fb      	ldrh	r3, [r7, #6]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	68b9      	ldr	r1, [r7, #8]
 8009bd2:	68f8      	ldr	r0, [r7, #12]
 8009bd4:	f000 fefe 	bl	800a9d4 <UART_Start_Receive_IT>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	e000      	b.n	8009bde <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8009bdc:	2302      	movs	r3, #2
  }
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3728      	adds	r7, #40	; 0x28
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
	...

08009be8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b0ba      	sub	sp, #232	; 0xe8
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	69db      	ldr	r3, [r3, #28]
 8009bf6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009c0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009c12:	f640 030f 	movw	r3, #2063	; 0x80f
 8009c16:	4013      	ands	r3, r2
 8009c18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009c1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d115      	bne.n	8009c50 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c28:	f003 0320 	and.w	r3, r3, #32
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d00f      	beq.n	8009c50 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c34:	f003 0320 	and.w	r3, r3, #32
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d009      	beq.n	8009c50 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f000 8297 	beq.w	800a174 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	4798      	blx	r3
      }
      return;
 8009c4e:	e291      	b.n	800a174 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009c50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	f000 8117 	beq.w	8009e88 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c5e:	f003 0301 	and.w	r3, r3, #1
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d106      	bne.n	8009c74 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009c66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009c6a:	4b85      	ldr	r3, [pc, #532]	; (8009e80 <HAL_UART_IRQHandler+0x298>)
 8009c6c:	4013      	ands	r3, r2
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 810a 	beq.w	8009e88 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c78:	f003 0301 	and.w	r3, r3, #1
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d011      	beq.n	8009ca4 <HAL_UART_IRQHandler+0xbc>
 8009c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00b      	beq.n	8009ca4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2201      	movs	r2, #1
 8009c92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c9a:	f043 0201 	orr.w	r2, r3, #1
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ca8:	f003 0302 	and.w	r3, r3, #2
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d011      	beq.n	8009cd4 <HAL_UART_IRQHandler+0xec>
 8009cb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009cb4:	f003 0301 	and.w	r3, r3, #1
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d00b      	beq.n	8009cd4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2202      	movs	r2, #2
 8009cc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cca:	f043 0204 	orr.w	r2, r3, #4
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009cd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cd8:	f003 0304 	and.w	r3, r3, #4
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d011      	beq.n	8009d04 <HAL_UART_IRQHandler+0x11c>
 8009ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ce4:	f003 0301 	and.w	r3, r3, #1
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d00b      	beq.n	8009d04 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	2204      	movs	r2, #4
 8009cf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cfa:	f043 0202 	orr.w	r2, r3, #2
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d08:	f003 0308 	and.w	r3, r3, #8
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d017      	beq.n	8009d40 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d14:	f003 0320 	and.w	r3, r3, #32
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d105      	bne.n	8009d28 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009d1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d20:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d00b      	beq.n	8009d40 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	2208      	movs	r2, #8
 8009d2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d36:	f043 0208 	orr.w	r2, r3, #8
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009d40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d012      	beq.n	8009d72 <HAL_UART_IRQHandler+0x18a>
 8009d4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d00c      	beq.n	8009d72 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009d60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d68:	f043 0220 	orr.w	r2, r3, #32
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	f000 81fd 	beq.w	800a178 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d82:	f003 0320 	and.w	r3, r3, #32
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d00d      	beq.n	8009da6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d8e:	f003 0320 	and.w	r3, r3, #32
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d007      	beq.n	8009da6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d003      	beq.n	8009da6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009dac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	689b      	ldr	r3, [r3, #8]
 8009db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dba:	2b40      	cmp	r3, #64	; 0x40
 8009dbc:	d005      	beq.n	8009dca <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009dbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009dc2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d04f      	beq.n	8009e6a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 fec8 	bl	800ab60 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dda:	2b40      	cmp	r3, #64	; 0x40
 8009ddc:	d141      	bne.n	8009e62 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	3308      	adds	r3, #8
 8009de4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009dec:	e853 3f00 	ldrex	r3, [r3]
 8009df0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009df4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009df8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009dfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	3308      	adds	r3, #8
 8009e06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009e0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009e0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009e16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009e22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d1d9      	bne.n	8009dde <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d013      	beq.n	8009e5a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e36:	4a13      	ldr	r2, [pc, #76]	; (8009e84 <HAL_UART_IRQHandler+0x29c>)
 8009e38:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f7fb fb54 	bl	80054ec <HAL_DMA_Abort_IT>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d017      	beq.n	8009e7a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009e54:	4610      	mov	r0, r2
 8009e56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e58:	e00f      	b.n	8009e7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f9a0 	bl	800a1a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e60:	e00b      	b.n	8009e7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f99c 	bl	800a1a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e68:	e007      	b.n	8009e7a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 f998 	bl	800a1a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2200      	movs	r2, #0
 8009e74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009e78:	e17e      	b.n	800a178 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e7a:	bf00      	nop
    return;
 8009e7c:	e17c      	b.n	800a178 <HAL_UART_IRQHandler+0x590>
 8009e7e:	bf00      	nop
 8009e80:	04000120 	.word	0x04000120
 8009e84:	0800ac29 	.word	0x0800ac29

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e8c:	2b01      	cmp	r3, #1
 8009e8e:	f040 814c 	bne.w	800a12a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e96:	f003 0310 	and.w	r3, r3, #16
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f000 8145 	beq.w	800a12a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009ea0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ea4:	f003 0310 	and.w	r3, r3, #16
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	f000 813e 	beq.w	800a12a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	2210      	movs	r2, #16
 8009eb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ec0:	2b40      	cmp	r3, #64	; 0x40
 8009ec2:	f040 80b6 	bne.w	800a032 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009ed2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	f000 8150 	beq.w	800a17c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009ee2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	f080 8148 	bcs.w	800a17c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ef2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009efa:	69db      	ldr	r3, [r3, #28]
 8009efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f00:	f000 8086 	beq.w	800a010 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009f10:	e853 3f00 	ldrex	r3, [r3]
 8009f14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009f18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009f1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	461a      	mov	r2, r3
 8009f2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009f2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009f32:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009f3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009f3e:	e841 2300 	strex	r3, r2, [r1]
 8009f42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1da      	bne.n	8009f04 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	3308      	adds	r3, #8
 8009f54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f58:	e853 3f00 	ldrex	r3, [r3]
 8009f5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009f5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009f60:	f023 0301 	bic.w	r3, r3, #1
 8009f64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	3308      	adds	r3, #8
 8009f6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009f72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009f76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009f7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f7e:	e841 2300 	strex	r3, r2, [r1]
 8009f82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009f84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1e1      	bne.n	8009f4e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	3308      	adds	r3, #8
 8009f90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f94:	e853 3f00 	ldrex	r3, [r3]
 8009f98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009f9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	3308      	adds	r3, #8
 8009faa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009fae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009fb0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009fb4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009fb6:	e841 2300 	strex	r3, r2, [r1]
 8009fba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009fbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d1e3      	bne.n	8009f8a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2220      	movs	r2, #32
 8009fc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fd8:	e853 3f00 	ldrex	r3, [r3]
 8009fdc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009fde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009fe0:	f023 0310 	bic.w	r3, r3, #16
 8009fe4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	461a      	mov	r2, r3
 8009fee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009ff2:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ff4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009ff8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009ffa:	e841 2300 	strex	r3, r2, [r1]
 8009ffe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a000:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a002:	2b00      	cmp	r3, #0
 800a004:	d1e4      	bne.n	8009fd0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7fb f9fe 	bl	800540c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2202      	movs	r2, #2
 800a014:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a022:	b29b      	uxth	r3, r3
 800a024:	1ad3      	subs	r3, r2, r3
 800a026:	b29b      	uxth	r3, r3
 800a028:	4619      	mov	r1, r3
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f8c2 	bl	800a1b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a030:	e0a4      	b.n	800a17c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a03e:	b29b      	uxth	r3, r3
 800a040:	1ad3      	subs	r3, r2, r3
 800a042:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	2b00      	cmp	r3, #0
 800a050:	f000 8096 	beq.w	800a180 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800a054:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a058:	2b00      	cmp	r3, #0
 800a05a:	f000 8091 	beq.w	800a180 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a066:	e853 3f00 	ldrex	r3, [r3]
 800a06a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a06c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a06e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a072:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	461a      	mov	r2, r3
 800a07c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a080:	647b      	str	r3, [r7, #68]	; 0x44
 800a082:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a084:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a086:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a088:	e841 2300 	strex	r3, r2, [r1]
 800a08c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a08e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a090:	2b00      	cmp	r3, #0
 800a092:	d1e4      	bne.n	800a05e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	3308      	adds	r3, #8
 800a09a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09e:	e853 3f00 	ldrex	r3, [r3]
 800a0a2:	623b      	str	r3, [r7, #32]
   return(result);
 800a0a4:	6a3b      	ldr	r3, [r7, #32]
 800a0a6:	f023 0301 	bic.w	r3, r3, #1
 800a0aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	3308      	adds	r3, #8
 800a0b4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a0b8:	633a      	str	r2, [r7, #48]	; 0x30
 800a0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a0be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0c0:	e841 2300 	strex	r3, r2, [r1]
 800a0c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a0c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d1e3      	bne.n	800a094 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2220      	movs	r2, #32
 800a0d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f023 0310 	bic.w	r3, r3, #16
 800a0f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a102:	61fb      	str	r3, [r7, #28]
 800a104:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a106:	69b9      	ldr	r1, [r7, #24]
 800a108:	69fa      	ldr	r2, [r7, #28]
 800a10a:	e841 2300 	strex	r3, r2, [r1]
 800a10e:	617b      	str	r3, [r7, #20]
   return(result);
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d1e4      	bne.n	800a0e0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2202      	movs	r2, #2
 800a11a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a11c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a120:	4619      	mov	r1, r3
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 f846 	bl	800a1b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a128:	e02a      	b.n	800a180 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a12a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a12e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00e      	beq.n	800a154 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a13a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d008      	beq.n	800a154 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a146:	2b00      	cmp	r3, #0
 800a148:	d01c      	beq.n	800a184 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	4798      	blx	r3
    }
    return;
 800a152:	e017      	b.n	800a184 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d012      	beq.n	800a186 <HAL_UART_IRQHandler+0x59e>
 800a160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d00c      	beq.n	800a186 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 fd71 	bl	800ac54 <UART_EndTransmit_IT>
    return;
 800a172:	e008      	b.n	800a186 <HAL_UART_IRQHandler+0x59e>
      return;
 800a174:	bf00      	nop
 800a176:	e006      	b.n	800a186 <HAL_UART_IRQHandler+0x59e>
    return;
 800a178:	bf00      	nop
 800a17a:	e004      	b.n	800a186 <HAL_UART_IRQHandler+0x59e>
      return;
 800a17c:	bf00      	nop
 800a17e:	e002      	b.n	800a186 <HAL_UART_IRQHandler+0x59e>
      return;
 800a180:	bf00      	nop
 800a182:	e000      	b.n	800a186 <HAL_UART_IRQHandler+0x59e>
    return;
 800a184:	bf00      	nop
  }

}
 800a186:	37e8      	adds	r7, #232	; 0xe8
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b083      	sub	sp, #12
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a194:	bf00      	nop
 800a196:	370c      	adds	r7, #12
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b083      	sub	sp, #12
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a1a8:	bf00      	nop
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr

0800a1b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b083      	sub	sp, #12
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	460b      	mov	r3, r1
 800a1be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a1c0:	bf00      	nop
 800a1c2:	370c      	adds	r7, #12
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b088      	sub	sp, #32
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	689a      	ldr	r2, [r3, #8]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	431a      	orrs	r2, r3
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	695b      	ldr	r3, [r3, #20]
 800a1e6:	431a      	orrs	r2, r3
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	69db      	ldr	r3, [r3, #28]
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	4ba6      	ldr	r3, [pc, #664]	; (800a490 <UART_SetConfig+0x2c4>)
 800a1f8:	4013      	ands	r3, r2
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	6812      	ldr	r2, [r2, #0]
 800a1fe:	6979      	ldr	r1, [r7, #20]
 800a200:	430b      	orrs	r3, r1
 800a202:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68da      	ldr	r2, [r3, #12]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	430a      	orrs	r2, r1
 800a218:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6a1b      	ldr	r3, [r3, #32]
 800a224:	697a      	ldr	r2, [r7, #20]
 800a226:	4313      	orrs	r3, r2
 800a228:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	697a      	ldr	r2, [r7, #20]
 800a23a:	430a      	orrs	r2, r1
 800a23c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a94      	ldr	r2, [pc, #592]	; (800a494 <UART_SetConfig+0x2c8>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d120      	bne.n	800a28a <UART_SetConfig+0xbe>
 800a248:	4b93      	ldr	r3, [pc, #588]	; (800a498 <UART_SetConfig+0x2cc>)
 800a24a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a24e:	f003 0303 	and.w	r3, r3, #3
 800a252:	2b03      	cmp	r3, #3
 800a254:	d816      	bhi.n	800a284 <UART_SetConfig+0xb8>
 800a256:	a201      	add	r2, pc, #4	; (adr r2, 800a25c <UART_SetConfig+0x90>)
 800a258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25c:	0800a26d 	.word	0x0800a26d
 800a260:	0800a279 	.word	0x0800a279
 800a264:	0800a273 	.word	0x0800a273
 800a268:	0800a27f 	.word	0x0800a27f
 800a26c:	2301      	movs	r3, #1
 800a26e:	77fb      	strb	r3, [r7, #31]
 800a270:	e150      	b.n	800a514 <UART_SetConfig+0x348>
 800a272:	2302      	movs	r3, #2
 800a274:	77fb      	strb	r3, [r7, #31]
 800a276:	e14d      	b.n	800a514 <UART_SetConfig+0x348>
 800a278:	2304      	movs	r3, #4
 800a27a:	77fb      	strb	r3, [r7, #31]
 800a27c:	e14a      	b.n	800a514 <UART_SetConfig+0x348>
 800a27e:	2308      	movs	r3, #8
 800a280:	77fb      	strb	r3, [r7, #31]
 800a282:	e147      	b.n	800a514 <UART_SetConfig+0x348>
 800a284:	2310      	movs	r3, #16
 800a286:	77fb      	strb	r3, [r7, #31]
 800a288:	e144      	b.n	800a514 <UART_SetConfig+0x348>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a83      	ldr	r2, [pc, #524]	; (800a49c <UART_SetConfig+0x2d0>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d132      	bne.n	800a2fa <UART_SetConfig+0x12e>
 800a294:	4b80      	ldr	r3, [pc, #512]	; (800a498 <UART_SetConfig+0x2cc>)
 800a296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a29a:	f003 030c 	and.w	r3, r3, #12
 800a29e:	2b0c      	cmp	r3, #12
 800a2a0:	d828      	bhi.n	800a2f4 <UART_SetConfig+0x128>
 800a2a2:	a201      	add	r2, pc, #4	; (adr r2, 800a2a8 <UART_SetConfig+0xdc>)
 800a2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a8:	0800a2dd 	.word	0x0800a2dd
 800a2ac:	0800a2f5 	.word	0x0800a2f5
 800a2b0:	0800a2f5 	.word	0x0800a2f5
 800a2b4:	0800a2f5 	.word	0x0800a2f5
 800a2b8:	0800a2e9 	.word	0x0800a2e9
 800a2bc:	0800a2f5 	.word	0x0800a2f5
 800a2c0:	0800a2f5 	.word	0x0800a2f5
 800a2c4:	0800a2f5 	.word	0x0800a2f5
 800a2c8:	0800a2e3 	.word	0x0800a2e3
 800a2cc:	0800a2f5 	.word	0x0800a2f5
 800a2d0:	0800a2f5 	.word	0x0800a2f5
 800a2d4:	0800a2f5 	.word	0x0800a2f5
 800a2d8:	0800a2ef 	.word	0x0800a2ef
 800a2dc:	2300      	movs	r3, #0
 800a2de:	77fb      	strb	r3, [r7, #31]
 800a2e0:	e118      	b.n	800a514 <UART_SetConfig+0x348>
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	77fb      	strb	r3, [r7, #31]
 800a2e6:	e115      	b.n	800a514 <UART_SetConfig+0x348>
 800a2e8:	2304      	movs	r3, #4
 800a2ea:	77fb      	strb	r3, [r7, #31]
 800a2ec:	e112      	b.n	800a514 <UART_SetConfig+0x348>
 800a2ee:	2308      	movs	r3, #8
 800a2f0:	77fb      	strb	r3, [r7, #31]
 800a2f2:	e10f      	b.n	800a514 <UART_SetConfig+0x348>
 800a2f4:	2310      	movs	r3, #16
 800a2f6:	77fb      	strb	r3, [r7, #31]
 800a2f8:	e10c      	b.n	800a514 <UART_SetConfig+0x348>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4a68      	ldr	r2, [pc, #416]	; (800a4a0 <UART_SetConfig+0x2d4>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d120      	bne.n	800a346 <UART_SetConfig+0x17a>
 800a304:	4b64      	ldr	r3, [pc, #400]	; (800a498 <UART_SetConfig+0x2cc>)
 800a306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a30a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a30e:	2b30      	cmp	r3, #48	; 0x30
 800a310:	d013      	beq.n	800a33a <UART_SetConfig+0x16e>
 800a312:	2b30      	cmp	r3, #48	; 0x30
 800a314:	d814      	bhi.n	800a340 <UART_SetConfig+0x174>
 800a316:	2b20      	cmp	r3, #32
 800a318:	d009      	beq.n	800a32e <UART_SetConfig+0x162>
 800a31a:	2b20      	cmp	r3, #32
 800a31c:	d810      	bhi.n	800a340 <UART_SetConfig+0x174>
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d002      	beq.n	800a328 <UART_SetConfig+0x15c>
 800a322:	2b10      	cmp	r3, #16
 800a324:	d006      	beq.n	800a334 <UART_SetConfig+0x168>
 800a326:	e00b      	b.n	800a340 <UART_SetConfig+0x174>
 800a328:	2300      	movs	r3, #0
 800a32a:	77fb      	strb	r3, [r7, #31]
 800a32c:	e0f2      	b.n	800a514 <UART_SetConfig+0x348>
 800a32e:	2302      	movs	r3, #2
 800a330:	77fb      	strb	r3, [r7, #31]
 800a332:	e0ef      	b.n	800a514 <UART_SetConfig+0x348>
 800a334:	2304      	movs	r3, #4
 800a336:	77fb      	strb	r3, [r7, #31]
 800a338:	e0ec      	b.n	800a514 <UART_SetConfig+0x348>
 800a33a:	2308      	movs	r3, #8
 800a33c:	77fb      	strb	r3, [r7, #31]
 800a33e:	e0e9      	b.n	800a514 <UART_SetConfig+0x348>
 800a340:	2310      	movs	r3, #16
 800a342:	77fb      	strb	r3, [r7, #31]
 800a344:	e0e6      	b.n	800a514 <UART_SetConfig+0x348>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a56      	ldr	r2, [pc, #344]	; (800a4a4 <UART_SetConfig+0x2d8>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d120      	bne.n	800a392 <UART_SetConfig+0x1c6>
 800a350:	4b51      	ldr	r3, [pc, #324]	; (800a498 <UART_SetConfig+0x2cc>)
 800a352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a356:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a35a:	2bc0      	cmp	r3, #192	; 0xc0
 800a35c:	d013      	beq.n	800a386 <UART_SetConfig+0x1ba>
 800a35e:	2bc0      	cmp	r3, #192	; 0xc0
 800a360:	d814      	bhi.n	800a38c <UART_SetConfig+0x1c0>
 800a362:	2b80      	cmp	r3, #128	; 0x80
 800a364:	d009      	beq.n	800a37a <UART_SetConfig+0x1ae>
 800a366:	2b80      	cmp	r3, #128	; 0x80
 800a368:	d810      	bhi.n	800a38c <UART_SetConfig+0x1c0>
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d002      	beq.n	800a374 <UART_SetConfig+0x1a8>
 800a36e:	2b40      	cmp	r3, #64	; 0x40
 800a370:	d006      	beq.n	800a380 <UART_SetConfig+0x1b4>
 800a372:	e00b      	b.n	800a38c <UART_SetConfig+0x1c0>
 800a374:	2300      	movs	r3, #0
 800a376:	77fb      	strb	r3, [r7, #31]
 800a378:	e0cc      	b.n	800a514 <UART_SetConfig+0x348>
 800a37a:	2302      	movs	r3, #2
 800a37c:	77fb      	strb	r3, [r7, #31]
 800a37e:	e0c9      	b.n	800a514 <UART_SetConfig+0x348>
 800a380:	2304      	movs	r3, #4
 800a382:	77fb      	strb	r3, [r7, #31]
 800a384:	e0c6      	b.n	800a514 <UART_SetConfig+0x348>
 800a386:	2308      	movs	r3, #8
 800a388:	77fb      	strb	r3, [r7, #31]
 800a38a:	e0c3      	b.n	800a514 <UART_SetConfig+0x348>
 800a38c:	2310      	movs	r3, #16
 800a38e:	77fb      	strb	r3, [r7, #31]
 800a390:	e0c0      	b.n	800a514 <UART_SetConfig+0x348>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a44      	ldr	r2, [pc, #272]	; (800a4a8 <UART_SetConfig+0x2dc>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d125      	bne.n	800a3e8 <UART_SetConfig+0x21c>
 800a39c:	4b3e      	ldr	r3, [pc, #248]	; (800a498 <UART_SetConfig+0x2cc>)
 800a39e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3aa:	d017      	beq.n	800a3dc <UART_SetConfig+0x210>
 800a3ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3b0:	d817      	bhi.n	800a3e2 <UART_SetConfig+0x216>
 800a3b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3b6:	d00b      	beq.n	800a3d0 <UART_SetConfig+0x204>
 800a3b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3bc:	d811      	bhi.n	800a3e2 <UART_SetConfig+0x216>
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d003      	beq.n	800a3ca <UART_SetConfig+0x1fe>
 800a3c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3c6:	d006      	beq.n	800a3d6 <UART_SetConfig+0x20a>
 800a3c8:	e00b      	b.n	800a3e2 <UART_SetConfig+0x216>
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	77fb      	strb	r3, [r7, #31]
 800a3ce:	e0a1      	b.n	800a514 <UART_SetConfig+0x348>
 800a3d0:	2302      	movs	r3, #2
 800a3d2:	77fb      	strb	r3, [r7, #31]
 800a3d4:	e09e      	b.n	800a514 <UART_SetConfig+0x348>
 800a3d6:	2304      	movs	r3, #4
 800a3d8:	77fb      	strb	r3, [r7, #31]
 800a3da:	e09b      	b.n	800a514 <UART_SetConfig+0x348>
 800a3dc:	2308      	movs	r3, #8
 800a3de:	77fb      	strb	r3, [r7, #31]
 800a3e0:	e098      	b.n	800a514 <UART_SetConfig+0x348>
 800a3e2:	2310      	movs	r3, #16
 800a3e4:	77fb      	strb	r3, [r7, #31]
 800a3e6:	e095      	b.n	800a514 <UART_SetConfig+0x348>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	4a2f      	ldr	r2, [pc, #188]	; (800a4ac <UART_SetConfig+0x2e0>)
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	d125      	bne.n	800a43e <UART_SetConfig+0x272>
 800a3f2:	4b29      	ldr	r3, [pc, #164]	; (800a498 <UART_SetConfig+0x2cc>)
 800a3f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a3fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a400:	d017      	beq.n	800a432 <UART_SetConfig+0x266>
 800a402:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a406:	d817      	bhi.n	800a438 <UART_SetConfig+0x26c>
 800a408:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a40c:	d00b      	beq.n	800a426 <UART_SetConfig+0x25a>
 800a40e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a412:	d811      	bhi.n	800a438 <UART_SetConfig+0x26c>
 800a414:	2b00      	cmp	r3, #0
 800a416:	d003      	beq.n	800a420 <UART_SetConfig+0x254>
 800a418:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a41c:	d006      	beq.n	800a42c <UART_SetConfig+0x260>
 800a41e:	e00b      	b.n	800a438 <UART_SetConfig+0x26c>
 800a420:	2301      	movs	r3, #1
 800a422:	77fb      	strb	r3, [r7, #31]
 800a424:	e076      	b.n	800a514 <UART_SetConfig+0x348>
 800a426:	2302      	movs	r3, #2
 800a428:	77fb      	strb	r3, [r7, #31]
 800a42a:	e073      	b.n	800a514 <UART_SetConfig+0x348>
 800a42c:	2304      	movs	r3, #4
 800a42e:	77fb      	strb	r3, [r7, #31]
 800a430:	e070      	b.n	800a514 <UART_SetConfig+0x348>
 800a432:	2308      	movs	r3, #8
 800a434:	77fb      	strb	r3, [r7, #31]
 800a436:	e06d      	b.n	800a514 <UART_SetConfig+0x348>
 800a438:	2310      	movs	r3, #16
 800a43a:	77fb      	strb	r3, [r7, #31]
 800a43c:	e06a      	b.n	800a514 <UART_SetConfig+0x348>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a1b      	ldr	r2, [pc, #108]	; (800a4b0 <UART_SetConfig+0x2e4>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d138      	bne.n	800a4ba <UART_SetConfig+0x2ee>
 800a448:	4b13      	ldr	r3, [pc, #76]	; (800a498 <UART_SetConfig+0x2cc>)
 800a44a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a44e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a452:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a456:	d017      	beq.n	800a488 <UART_SetConfig+0x2bc>
 800a458:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a45c:	d82a      	bhi.n	800a4b4 <UART_SetConfig+0x2e8>
 800a45e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a462:	d00b      	beq.n	800a47c <UART_SetConfig+0x2b0>
 800a464:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a468:	d824      	bhi.n	800a4b4 <UART_SetConfig+0x2e8>
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d003      	beq.n	800a476 <UART_SetConfig+0x2aa>
 800a46e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a472:	d006      	beq.n	800a482 <UART_SetConfig+0x2b6>
 800a474:	e01e      	b.n	800a4b4 <UART_SetConfig+0x2e8>
 800a476:	2300      	movs	r3, #0
 800a478:	77fb      	strb	r3, [r7, #31]
 800a47a:	e04b      	b.n	800a514 <UART_SetConfig+0x348>
 800a47c:	2302      	movs	r3, #2
 800a47e:	77fb      	strb	r3, [r7, #31]
 800a480:	e048      	b.n	800a514 <UART_SetConfig+0x348>
 800a482:	2304      	movs	r3, #4
 800a484:	77fb      	strb	r3, [r7, #31]
 800a486:	e045      	b.n	800a514 <UART_SetConfig+0x348>
 800a488:	2308      	movs	r3, #8
 800a48a:	77fb      	strb	r3, [r7, #31]
 800a48c:	e042      	b.n	800a514 <UART_SetConfig+0x348>
 800a48e:	bf00      	nop
 800a490:	efff69f3 	.word	0xefff69f3
 800a494:	40011000 	.word	0x40011000
 800a498:	40023800 	.word	0x40023800
 800a49c:	40004400 	.word	0x40004400
 800a4a0:	40004800 	.word	0x40004800
 800a4a4:	40004c00 	.word	0x40004c00
 800a4a8:	40005000 	.word	0x40005000
 800a4ac:	40011400 	.word	0x40011400
 800a4b0:	40007800 	.word	0x40007800
 800a4b4:	2310      	movs	r3, #16
 800a4b6:	77fb      	strb	r3, [r7, #31]
 800a4b8:	e02c      	b.n	800a514 <UART_SetConfig+0x348>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a72      	ldr	r2, [pc, #456]	; (800a688 <UART_SetConfig+0x4bc>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d125      	bne.n	800a510 <UART_SetConfig+0x344>
 800a4c4:	4b71      	ldr	r3, [pc, #452]	; (800a68c <UART_SetConfig+0x4c0>)
 800a4c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a4ce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a4d2:	d017      	beq.n	800a504 <UART_SetConfig+0x338>
 800a4d4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a4d8:	d817      	bhi.n	800a50a <UART_SetConfig+0x33e>
 800a4da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4de:	d00b      	beq.n	800a4f8 <UART_SetConfig+0x32c>
 800a4e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a4e4:	d811      	bhi.n	800a50a <UART_SetConfig+0x33e>
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d003      	beq.n	800a4f2 <UART_SetConfig+0x326>
 800a4ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a4ee:	d006      	beq.n	800a4fe <UART_SetConfig+0x332>
 800a4f0:	e00b      	b.n	800a50a <UART_SetConfig+0x33e>
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	77fb      	strb	r3, [r7, #31]
 800a4f6:	e00d      	b.n	800a514 <UART_SetConfig+0x348>
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	77fb      	strb	r3, [r7, #31]
 800a4fc:	e00a      	b.n	800a514 <UART_SetConfig+0x348>
 800a4fe:	2304      	movs	r3, #4
 800a500:	77fb      	strb	r3, [r7, #31]
 800a502:	e007      	b.n	800a514 <UART_SetConfig+0x348>
 800a504:	2308      	movs	r3, #8
 800a506:	77fb      	strb	r3, [r7, #31]
 800a508:	e004      	b.n	800a514 <UART_SetConfig+0x348>
 800a50a:	2310      	movs	r3, #16
 800a50c:	77fb      	strb	r3, [r7, #31]
 800a50e:	e001      	b.n	800a514 <UART_SetConfig+0x348>
 800a510:	2310      	movs	r3, #16
 800a512:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	69db      	ldr	r3, [r3, #28]
 800a518:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a51c:	d15b      	bne.n	800a5d6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a51e:	7ffb      	ldrb	r3, [r7, #31]
 800a520:	2b08      	cmp	r3, #8
 800a522:	d828      	bhi.n	800a576 <UART_SetConfig+0x3aa>
 800a524:	a201      	add	r2, pc, #4	; (adr r2, 800a52c <UART_SetConfig+0x360>)
 800a526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a52a:	bf00      	nop
 800a52c:	0800a551 	.word	0x0800a551
 800a530:	0800a559 	.word	0x0800a559
 800a534:	0800a561 	.word	0x0800a561
 800a538:	0800a577 	.word	0x0800a577
 800a53c:	0800a567 	.word	0x0800a567
 800a540:	0800a577 	.word	0x0800a577
 800a544:	0800a577 	.word	0x0800a577
 800a548:	0800a577 	.word	0x0800a577
 800a54c:	0800a56f 	.word	0x0800a56f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a550:	f7fc fd00 	bl	8006f54 <HAL_RCC_GetPCLK1Freq>
 800a554:	61b8      	str	r0, [r7, #24]
        break;
 800a556:	e013      	b.n	800a580 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a558:	f7fc fd10 	bl	8006f7c <HAL_RCC_GetPCLK2Freq>
 800a55c:	61b8      	str	r0, [r7, #24]
        break;
 800a55e:	e00f      	b.n	800a580 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a560:	4b4b      	ldr	r3, [pc, #300]	; (800a690 <UART_SetConfig+0x4c4>)
 800a562:	61bb      	str	r3, [r7, #24]
        break;
 800a564:	e00c      	b.n	800a580 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a566:	f7fc fbe3 	bl	8006d30 <HAL_RCC_GetSysClockFreq>
 800a56a:	61b8      	str	r0, [r7, #24]
        break;
 800a56c:	e008      	b.n	800a580 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a56e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a572:	61bb      	str	r3, [r7, #24]
        break;
 800a574:	e004      	b.n	800a580 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a576:	2300      	movs	r3, #0
 800a578:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a57a:	2301      	movs	r3, #1
 800a57c:	77bb      	strb	r3, [r7, #30]
        break;
 800a57e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d074      	beq.n	800a670 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	005a      	lsls	r2, r3, #1
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	085b      	lsrs	r3, r3, #1
 800a590:	441a      	add	r2, r3
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	fbb2 f3f3 	udiv	r3, r2, r3
 800a59a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	2b0f      	cmp	r3, #15
 800a5a0:	d916      	bls.n	800a5d0 <UART_SetConfig+0x404>
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5a8:	d212      	bcs.n	800a5d0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	f023 030f 	bic.w	r3, r3, #15
 800a5b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	085b      	lsrs	r3, r3, #1
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	f003 0307 	and.w	r3, r3, #7
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	89fb      	ldrh	r3, [r7, #14]
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	89fa      	ldrh	r2, [r7, #14]
 800a5cc:	60da      	str	r2, [r3, #12]
 800a5ce:	e04f      	b.n	800a670 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	77bb      	strb	r3, [r7, #30]
 800a5d4:	e04c      	b.n	800a670 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a5d6:	7ffb      	ldrb	r3, [r7, #31]
 800a5d8:	2b08      	cmp	r3, #8
 800a5da:	d828      	bhi.n	800a62e <UART_SetConfig+0x462>
 800a5dc:	a201      	add	r2, pc, #4	; (adr r2, 800a5e4 <UART_SetConfig+0x418>)
 800a5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e2:	bf00      	nop
 800a5e4:	0800a609 	.word	0x0800a609
 800a5e8:	0800a611 	.word	0x0800a611
 800a5ec:	0800a619 	.word	0x0800a619
 800a5f0:	0800a62f 	.word	0x0800a62f
 800a5f4:	0800a61f 	.word	0x0800a61f
 800a5f8:	0800a62f 	.word	0x0800a62f
 800a5fc:	0800a62f 	.word	0x0800a62f
 800a600:	0800a62f 	.word	0x0800a62f
 800a604:	0800a627 	.word	0x0800a627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a608:	f7fc fca4 	bl	8006f54 <HAL_RCC_GetPCLK1Freq>
 800a60c:	61b8      	str	r0, [r7, #24]
        break;
 800a60e:	e013      	b.n	800a638 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a610:	f7fc fcb4 	bl	8006f7c <HAL_RCC_GetPCLK2Freq>
 800a614:	61b8      	str	r0, [r7, #24]
        break;
 800a616:	e00f      	b.n	800a638 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a618:	4b1d      	ldr	r3, [pc, #116]	; (800a690 <UART_SetConfig+0x4c4>)
 800a61a:	61bb      	str	r3, [r7, #24]
        break;
 800a61c:	e00c      	b.n	800a638 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a61e:	f7fc fb87 	bl	8006d30 <HAL_RCC_GetSysClockFreq>
 800a622:	61b8      	str	r0, [r7, #24]
        break;
 800a624:	e008      	b.n	800a638 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a62a:	61bb      	str	r3, [r7, #24]
        break;
 800a62c:	e004      	b.n	800a638 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a62e:	2300      	movs	r3, #0
 800a630:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	77bb      	strb	r3, [r7, #30]
        break;
 800a636:	bf00      	nop
    }

    if (pclk != 0U)
 800a638:	69bb      	ldr	r3, [r7, #24]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d018      	beq.n	800a670 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	085a      	lsrs	r2, r3, #1
 800a644:	69bb      	ldr	r3, [r7, #24]
 800a646:	441a      	add	r2, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a650:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	2b0f      	cmp	r3, #15
 800a656:	d909      	bls.n	800a66c <UART_SetConfig+0x4a0>
 800a658:	693b      	ldr	r3, [r7, #16]
 800a65a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a65e:	d205      	bcs.n	800a66c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	b29a      	uxth	r2, r3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	60da      	str	r2, [r3, #12]
 800a66a:	e001      	b.n	800a670 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2200      	movs	r2, #0
 800a674:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2200      	movs	r2, #0
 800a67a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a67c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3720      	adds	r7, #32
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	40007c00 	.word	0x40007c00
 800a68c:	40023800 	.word	0x40023800
 800a690:	00f42400 	.word	0x00f42400

0800a694 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6a0:	f003 0301 	and.w	r3, r3, #1
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00a      	beq.n	800a6be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	430a      	orrs	r2, r1
 800a6bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6c2:	f003 0302 	and.w	r3, r3, #2
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00a      	beq.n	800a6e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	430a      	orrs	r2, r1
 800a6de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6e4:	f003 0304 	and.w	r3, r3, #4
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d00a      	beq.n	800a702 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	430a      	orrs	r2, r1
 800a700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a706:	f003 0308 	and.w	r3, r3, #8
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00a      	beq.n	800a724 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	430a      	orrs	r2, r1
 800a722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a728:	f003 0310 	and.w	r3, r3, #16
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d00a      	beq.n	800a746 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	430a      	orrs	r2, r1
 800a744:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a74a:	f003 0320 	and.w	r3, r3, #32
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d00a      	beq.n	800a768 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	430a      	orrs	r2, r1
 800a766:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a76c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a770:	2b00      	cmp	r3, #0
 800a772:	d01a      	beq.n	800a7aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	685b      	ldr	r3, [r3, #4]
 800a77a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	430a      	orrs	r2, r1
 800a788:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a78e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a792:	d10a      	bne.n	800a7aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	430a      	orrs	r2, r1
 800a7a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d00a      	beq.n	800a7cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	685b      	ldr	r3, [r3, #4]
 800a7bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	430a      	orrs	r2, r1
 800a7ca:	605a      	str	r2, [r3, #4]
  }
}
 800a7cc:	bf00      	nop
 800a7ce:	370c      	adds	r7, #12
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d6:	4770      	bx	lr

0800a7d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b086      	sub	sp, #24
 800a7dc:	af02      	add	r7, sp, #8
 800a7de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7e8:	f7f9 fee2 	bl	80045b0 <HAL_GetTick>
 800a7ec:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 0308 	and.w	r3, r3, #8
 800a7f8:	2b08      	cmp	r3, #8
 800a7fa:	d10e      	bne.n	800a81a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a800:	9300      	str	r3, [sp, #0]
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2200      	movs	r2, #0
 800a806:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f81b 	bl	800a846 <UART_WaitOnFlagUntilTimeout>
 800a810:	4603      	mov	r3, r0
 800a812:	2b00      	cmp	r3, #0
 800a814:	d001      	beq.n	800a81a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a816:	2303      	movs	r3, #3
 800a818:	e011      	b.n	800a83e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2220      	movs	r2, #32
 800a81e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2220      	movs	r2, #32
 800a824:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2200      	movs	r2, #0
 800a82c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2200      	movs	r2, #0
 800a832:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2200      	movs	r2, #0
 800a838:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a83c:	2300      	movs	r3, #0
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b09c      	sub	sp, #112	; 0x70
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	60f8      	str	r0, [r7, #12]
 800a84e:	60b9      	str	r1, [r7, #8]
 800a850:	603b      	str	r3, [r7, #0]
 800a852:	4613      	mov	r3, r2
 800a854:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a856:	e0a7      	b.n	800a9a8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a858:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a85a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a85e:	f000 80a3 	beq.w	800a9a8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a862:	f7f9 fea5 	bl	80045b0 <HAL_GetTick>
 800a866:	4602      	mov	r2, r0
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	1ad3      	subs	r3, r2, r3
 800a86c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a86e:	429a      	cmp	r2, r3
 800a870:	d302      	bcc.n	800a878 <UART_WaitOnFlagUntilTimeout+0x32>
 800a872:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a874:	2b00      	cmp	r3, #0
 800a876:	d13f      	bne.n	800a8f8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a880:	e853 3f00 	ldrex	r3, [r3]
 800a884:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a888:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a88c:	667b      	str	r3, [r7, #100]	; 0x64
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	461a      	mov	r2, r3
 800a894:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a896:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a898:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a89c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a89e:	e841 2300 	strex	r3, r2, [r1]
 800a8a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a8a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d1e6      	bne.n	800a878 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	3308      	adds	r3, #8
 800a8b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8b4:	e853 3f00 	ldrex	r3, [r3]
 800a8b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a8ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8bc:	f023 0301 	bic.w	r3, r3, #1
 800a8c0:	663b      	str	r3, [r7, #96]	; 0x60
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	3308      	adds	r3, #8
 800a8c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a8ca:	64ba      	str	r2, [r7, #72]	; 0x48
 800a8cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a8d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a8d2:	e841 2300 	strex	r3, r2, [r1]
 800a8d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a8d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1e5      	bne.n	800a8aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2220      	movs	r2, #32
 800a8e2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2220      	movs	r2, #32
 800a8e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800a8f4:	2303      	movs	r3, #3
 800a8f6:	e068      	b.n	800a9ca <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f003 0304 	and.w	r3, r3, #4
 800a902:	2b00      	cmp	r3, #0
 800a904:	d050      	beq.n	800a9a8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	69db      	ldr	r3, [r3, #28]
 800a90c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a910:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a914:	d148      	bne.n	800a9a8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a91e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a928:	e853 3f00 	ldrex	r3, [r3]
 800a92c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a930:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a934:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	461a      	mov	r2, r3
 800a93c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a93e:	637b      	str	r3, [r7, #52]	; 0x34
 800a940:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a942:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a944:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a946:	e841 2300 	strex	r3, r2, [r1]
 800a94a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a94c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1e6      	bne.n	800a920 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	3308      	adds	r3, #8
 800a958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	e853 3f00 	ldrex	r3, [r3]
 800a960:	613b      	str	r3, [r7, #16]
   return(result);
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	f023 0301 	bic.w	r3, r3, #1
 800a968:	66bb      	str	r3, [r7, #104]	; 0x68
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	3308      	adds	r3, #8
 800a970:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a972:	623a      	str	r2, [r7, #32]
 800a974:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a976:	69f9      	ldr	r1, [r7, #28]
 800a978:	6a3a      	ldr	r2, [r7, #32]
 800a97a:	e841 2300 	strex	r3, r2, [r1]
 800a97e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d1e5      	bne.n	800a952 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2220      	movs	r2, #32
 800a98a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	2220      	movs	r2, #32
 800a990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	2220      	movs	r2, #32
 800a998:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	2200      	movs	r2, #0
 800a9a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a9a4:	2303      	movs	r3, #3
 800a9a6:	e010      	b.n	800a9ca <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	69da      	ldr	r2, [r3, #28]
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	4013      	ands	r3, r2
 800a9b2:	68ba      	ldr	r2, [r7, #8]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	bf0c      	ite	eq
 800a9b8:	2301      	moveq	r3, #1
 800a9ba:	2300      	movne	r3, #0
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	461a      	mov	r2, r3
 800a9c0:	79fb      	ldrb	r3, [r7, #7]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	f43f af48 	beq.w	800a858 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3770      	adds	r7, #112	; 0x70
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}
	...

0800a9d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b097      	sub	sp, #92	; 0x5c
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	4613      	mov	r3, r2
 800a9e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	68ba      	ldr	r2, [r7, #8]
 800a9e6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	88fa      	ldrh	r2, [r7, #6]
 800a9ec:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	88fa      	ldrh	r2, [r7, #6]
 800a9f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa06:	d10e      	bne.n	800aa26 <UART_Start_Receive_IT+0x52>
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d105      	bne.n	800aa1c <UART_Start_Receive_IT+0x48>
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f240 12ff 	movw	r2, #511	; 0x1ff
 800aa16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa1a:	e02d      	b.n	800aa78 <UART_Start_Receive_IT+0xa4>
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	22ff      	movs	r2, #255	; 0xff
 800aa20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa24:	e028      	b.n	800aa78 <UART_Start_Receive_IT+0xa4>
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d10d      	bne.n	800aa4a <UART_Start_Receive_IT+0x76>
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	691b      	ldr	r3, [r3, #16]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d104      	bne.n	800aa40 <UART_Start_Receive_IT+0x6c>
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	22ff      	movs	r2, #255	; 0xff
 800aa3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa3e:	e01b      	b.n	800aa78 <UART_Start_Receive_IT+0xa4>
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	227f      	movs	r2, #127	; 0x7f
 800aa44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa48:	e016      	b.n	800aa78 <UART_Start_Receive_IT+0xa4>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	689b      	ldr	r3, [r3, #8]
 800aa4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa52:	d10d      	bne.n	800aa70 <UART_Start_Receive_IT+0x9c>
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	691b      	ldr	r3, [r3, #16]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d104      	bne.n	800aa66 <UART_Start_Receive_IT+0x92>
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	227f      	movs	r2, #127	; 0x7f
 800aa60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa64:	e008      	b.n	800aa78 <UART_Start_Receive_IT+0xa4>
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	223f      	movs	r2, #63	; 0x3f
 800aa6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aa6e:	e003      	b.n	800aa78 <UART_Start_Receive_IT+0xa4>
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	2200      	movs	r2, #0
 800aa74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2222      	movs	r2, #34	; 0x22
 800aa84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	3308      	adds	r3, #8
 800aa8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa92:	e853 3f00 	ldrex	r3, [r3]
 800aa96:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa9a:	f043 0301 	orr.w	r3, r3, #1
 800aa9e:	657b      	str	r3, [r7, #84]	; 0x54
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	3308      	adds	r3, #8
 800aaa6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aaa8:	64ba      	str	r2, [r7, #72]	; 0x48
 800aaaa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aaae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aab0:	e841 2300 	strex	r3, r2, [r1]
 800aab4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800aab6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d1e5      	bne.n	800aa88 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aac4:	d107      	bne.n	800aad6 <UART_Start_Receive_IT+0x102>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d103      	bne.n	800aad6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	4a21      	ldr	r2, [pc, #132]	; (800ab58 <UART_Start_Receive_IT+0x184>)
 800aad2:	669a      	str	r2, [r3, #104]	; 0x68
 800aad4:	e002      	b.n	800aadc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	4a20      	ldr	r2, [pc, #128]	; (800ab5c <UART_Start_Receive_IT+0x188>)
 800aada:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	691b      	ldr	r3, [r3, #16]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d019      	beq.n	800ab18 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaec:	e853 3f00 	ldrex	r3, [r3]
 800aaf0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aaf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800aaf8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab02:	637b      	str	r3, [r7, #52]	; 0x34
 800ab04:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab0a:	e841 2300 	strex	r3, r2, [r1]
 800ab0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ab10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d1e6      	bne.n	800aae4 <UART_Start_Receive_IT+0x110>
 800ab16:	e018      	b.n	800ab4a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	e853 3f00 	ldrex	r3, [r3]
 800ab24:	613b      	str	r3, [r7, #16]
   return(result);
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	f043 0320 	orr.w	r3, r3, #32
 800ab2c:	653b      	str	r3, [r7, #80]	; 0x50
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	461a      	mov	r2, r3
 800ab34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab36:	623b      	str	r3, [r7, #32]
 800ab38:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3a:	69f9      	ldr	r1, [r7, #28]
 800ab3c:	6a3a      	ldr	r2, [r7, #32]
 800ab3e:	e841 2300 	strex	r3, r2, [r1]
 800ab42:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab44:	69bb      	ldr	r3, [r7, #24]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1e6      	bne.n	800ab18 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	375c      	adds	r7, #92	; 0x5c
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr
 800ab58:	0800ae0f 	.word	0x0800ae0f
 800ab5c:	0800aca9 	.word	0x0800aca9

0800ab60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b095      	sub	sp, #84	; 0x54
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab70:	e853 3f00 	ldrex	r3, [r3]
 800ab74:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	461a      	mov	r2, r3
 800ab84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab86:	643b      	str	r3, [r7, #64]	; 0x40
 800ab88:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab8a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab8e:	e841 2300 	strex	r3, r2, [r1]
 800ab92:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1e6      	bne.n	800ab68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	3308      	adds	r3, #8
 800aba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba2:	6a3b      	ldr	r3, [r7, #32]
 800aba4:	e853 3f00 	ldrex	r3, [r3]
 800aba8:	61fb      	str	r3, [r7, #28]
   return(result);
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	f023 0301 	bic.w	r3, r3, #1
 800abb0:	64bb      	str	r3, [r7, #72]	; 0x48
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	3308      	adds	r3, #8
 800abb8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abba:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abbc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800abc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abc2:	e841 2300 	strex	r3, r2, [r1]
 800abc6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800abc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d1e5      	bne.n	800ab9a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	d118      	bne.n	800ac08 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	e853 3f00 	ldrex	r3, [r3]
 800abe2:	60bb      	str	r3, [r7, #8]
   return(result);
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	f023 0310 	bic.w	r3, r3, #16
 800abea:	647b      	str	r3, [r7, #68]	; 0x44
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	461a      	mov	r2, r3
 800abf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800abf4:	61bb      	str	r3, [r7, #24]
 800abf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abf8:	6979      	ldr	r1, [r7, #20]
 800abfa:	69ba      	ldr	r2, [r7, #24]
 800abfc:	e841 2300 	strex	r3, r2, [r1]
 800ac00:	613b      	str	r3, [r7, #16]
   return(result);
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d1e6      	bne.n	800abd6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800ac1c:	bf00      	nop
 800ac1e:	3754      	adds	r7, #84	; 0x54
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2200      	movs	r2, #0
 800ac42:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac46:	68f8      	ldr	r0, [r7, #12]
 800ac48:	f7ff faaa 	bl	800a1a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac4c:	bf00      	nop
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b088      	sub	sp, #32
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	e853 3f00 	ldrex	r3, [r3]
 800ac68:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac70:	61fb      	str	r3, [r7, #28]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	461a      	mov	r2, r3
 800ac78:	69fb      	ldr	r3, [r7, #28]
 800ac7a:	61bb      	str	r3, [r7, #24]
 800ac7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7e:	6979      	ldr	r1, [r7, #20]
 800ac80:	69ba      	ldr	r2, [r7, #24]
 800ac82:	e841 2300 	strex	r3, r2, [r1]
 800ac86:	613b      	str	r3, [r7, #16]
   return(result);
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1e6      	bne.n	800ac5c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2220      	movs	r2, #32
 800ac92:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f7ff fa76 	bl	800a18c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aca0:	bf00      	nop
 800aca2:	3720      	adds	r7, #32
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b096      	sub	sp, #88	; 0x58
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800acb6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800acc0:	2b22      	cmp	r3, #34	; 0x22
 800acc2:	f040 8098 	bne.w	800adf6 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800accc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800acd0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800acd4:	b2d9      	uxtb	r1, r3
 800acd6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800acda:	b2da      	uxtb	r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ace0:	400a      	ands	r2, r1
 800ace2:	b2d2      	uxtb	r2, r2
 800ace4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acea:	1c5a      	adds	r2, r3, #1
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	3b01      	subs	r3, #1
 800acfa:	b29a      	uxth	r2, r3
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d17b      	bne.n	800ae06 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad16:	e853 3f00 	ldrex	r3, [r3]
 800ad1a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ad1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad22:	653b      	str	r3, [r7, #80]	; 0x50
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	461a      	mov	r2, r3
 800ad2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad2c:	647b      	str	r3, [r7, #68]	; 0x44
 800ad2e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad30:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ad32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad34:	e841 2300 	strex	r3, r2, [r1]
 800ad38:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ad3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d1e6      	bne.n	800ad0e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	3308      	adds	r3, #8
 800ad46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4a:	e853 3f00 	ldrex	r3, [r3]
 800ad4e:	623b      	str	r3, [r7, #32]
   return(result);
 800ad50:	6a3b      	ldr	r3, [r7, #32]
 800ad52:	f023 0301 	bic.w	r3, r3, #1
 800ad56:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	3308      	adds	r3, #8
 800ad5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ad60:	633a      	str	r2, [r7, #48]	; 0x30
 800ad62:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad68:	e841 2300 	strex	r3, r2, [r1]
 800ad6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ad6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d1e5      	bne.n	800ad40 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2220      	movs	r2, #32
 800ad78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2200      	movs	r2, #0
 800ad86:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d12e      	bne.n	800adee <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	e853 3f00 	ldrex	r3, [r3]
 800ada2:	60fb      	str	r3, [r7, #12]
   return(result);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f023 0310 	bic.w	r3, r3, #16
 800adaa:	64bb      	str	r3, [r7, #72]	; 0x48
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	461a      	mov	r2, r3
 800adb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800adb4:	61fb      	str	r3, [r7, #28]
 800adb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb8:	69b9      	ldr	r1, [r7, #24]
 800adba:	69fa      	ldr	r2, [r7, #28]
 800adbc:	e841 2300 	strex	r3, r2, [r1]
 800adc0:	617b      	str	r3, [r7, #20]
   return(result);
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1e6      	bne.n	800ad96 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	69db      	ldr	r3, [r3, #28]
 800adce:	f003 0310 	and.w	r3, r3, #16
 800add2:	2b10      	cmp	r3, #16
 800add4:	d103      	bne.n	800adde <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	2210      	movs	r2, #16
 800addc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ade4:	4619      	mov	r1, r3
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f7ff f9e4 	bl	800a1b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800adec:	e00b      	b.n	800ae06 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f7f8 fc30 	bl	8003654 <HAL_UART_RxCpltCallback>
}
 800adf4:	e007      	b.n	800ae06 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	699a      	ldr	r2, [r3, #24]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f042 0208 	orr.w	r2, r2, #8
 800ae04:	619a      	str	r2, [r3, #24]
}
 800ae06:	bf00      	nop
 800ae08:	3758      	adds	r7, #88	; 0x58
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b096      	sub	sp, #88	; 0x58
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ae1c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae26:	2b22      	cmp	r3, #34	; 0x22
 800ae28:	f040 8098 	bne.w	800af5c <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae32:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae3a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800ae3c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800ae40:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800ae44:	4013      	ands	r3, r2
 800ae46:	b29a      	uxth	r2, r3
 800ae48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae4a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae50:	1c9a      	adds	r2, r3, #2
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ae5c:	b29b      	uxth	r3, r3
 800ae5e:	3b01      	subs	r3, #1
 800ae60:	b29a      	uxth	r2, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d17b      	bne.n	800af6c <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae7c:	e853 3f00 	ldrex	r3, [r3]
 800ae80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ae82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae84:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ae88:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	461a      	mov	r2, r3
 800ae90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae92:	643b      	str	r3, [r7, #64]	; 0x40
 800ae94:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ae98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ae9a:	e841 2300 	strex	r3, r2, [r1]
 800ae9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1e6      	bne.n	800ae74 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	3308      	adds	r3, #8
 800aeac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeae:	6a3b      	ldr	r3, [r7, #32]
 800aeb0:	e853 3f00 	ldrex	r3, [r3]
 800aeb4:	61fb      	str	r3, [r7, #28]
   return(result);
 800aeb6:	69fb      	ldr	r3, [r7, #28]
 800aeb8:	f023 0301 	bic.w	r3, r3, #1
 800aebc:	64bb      	str	r3, [r7, #72]	; 0x48
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	3308      	adds	r3, #8
 800aec4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aec6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aec8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aece:	e841 2300 	strex	r3, r2, [r1]
 800aed2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d1e5      	bne.n	800aea6 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2220      	movs	r2, #32
 800aede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2200      	movs	r2, #0
 800aee6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d12e      	bne.n	800af54 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	2200      	movs	r2, #0
 800aefa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	e853 3f00 	ldrex	r3, [r3]
 800af08:	60bb      	str	r3, [r7, #8]
   return(result);
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	f023 0310 	bic.w	r3, r3, #16
 800af10:	647b      	str	r3, [r7, #68]	; 0x44
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	461a      	mov	r2, r3
 800af18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800af1a:	61bb      	str	r3, [r7, #24]
 800af1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1e:	6979      	ldr	r1, [r7, #20]
 800af20:	69ba      	ldr	r2, [r7, #24]
 800af22:	e841 2300 	strex	r3, r2, [r1]
 800af26:	613b      	str	r3, [r7, #16]
   return(result);
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1e6      	bne.n	800aefc <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	69db      	ldr	r3, [r3, #28]
 800af34:	f003 0310 	and.w	r3, r3, #16
 800af38:	2b10      	cmp	r3, #16
 800af3a:	d103      	bne.n	800af44 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	2210      	movs	r2, #16
 800af42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800af4a:	4619      	mov	r1, r3
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f7ff f931 	bl	800a1b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800af52:	e00b      	b.n	800af6c <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f7f8 fb7d 	bl	8003654 <HAL_UART_RxCpltCallback>
}
 800af5a:	e007      	b.n	800af6c <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	699a      	ldr	r2, [r3, #24]
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f042 0208 	orr.w	r2, r2, #8
 800af6a:	619a      	str	r2, [r3, #24]
}
 800af6c:	bf00      	nop
 800af6e:	3758      	adds	r7, #88	; 0x58
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800af78:	4904      	ldr	r1, [pc, #16]	; (800af8c <MX_FATFS_Init+0x18>)
 800af7a:	4805      	ldr	r0, [pc, #20]	; (800af90 <MX_FATFS_Init+0x1c>)
 800af7c:	f000 f8ae 	bl	800b0dc <FATFS_LinkDriver>
 800af80:	4603      	mov	r3, r0
 800af82:	461a      	mov	r2, r3
 800af84:	4b03      	ldr	r3, [pc, #12]	; (800af94 <MX_FATFS_Init+0x20>)
 800af86:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800af88:	bf00      	nop
 800af8a:	bd80      	pop	{r7, pc}
 800af8c:	20000538 	.word	0x20000538
 800af90:	200000d0 	.word	0x200000d0
 800af94:	20000534 	.word	0x20000534

0800af98 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b082      	sub	sp, #8
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	4603      	mov	r3, r0
 800afa0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	SD_disk_initialize (pdrv);
 800afa2:	79fb      	ldrb	r3, [r7, #7]
 800afa4:	4618      	mov	r0, r3
 800afa6:	f7f7 fb81 	bl	80026ac <SD_disk_initialize>
  /* USER CODE END INIT */
}
 800afaa:	bf00      	nop
 800afac:	4618      	mov	r0, r3
 800afae:	3708      	adds	r7, #8
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b082      	sub	sp, #8
 800afb8:	af00      	add	r7, sp, #0
 800afba:	4603      	mov	r3, r0
 800afbc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	SD_disk_status (pdrv);
 800afbe:	79fb      	ldrb	r3, [r7, #7]
 800afc0:	4618      	mov	r0, r3
 800afc2:	f7f7 fc59 	bl	8002878 <SD_disk_status>
  /* USER CODE END STATUS */
}
 800afc6:	bf00      	nop
 800afc8:	4618      	mov	r0, r3
 800afca:	3708      	adds	r7, #8
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60b9      	str	r1, [r7, #8]
 800afd8:	607a      	str	r2, [r7, #4]
 800afda:	603b      	str	r3, [r7, #0]
 800afdc:	4603      	mov	r3, r0
 800afde:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	SD_disk_read (pdrv, buff, sector, count);
 800afe0:	7bf8      	ldrb	r0, [r7, #15]
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	687a      	ldr	r2, [r7, #4]
 800afe6:	68b9      	ldr	r1, [r7, #8]
 800afe8:	f7f7 fc5c 	bl	80028a4 <SD_disk_read>
  /* USER CODE END READ */
}
 800afec:	bf00      	nop
 800afee:	4618      	mov	r0, r3
 800aff0:	3710      	adds	r7, #16
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}

0800aff6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800aff6:	b580      	push	{r7, lr}
 800aff8:	b084      	sub	sp, #16
 800affa:	af00      	add	r7, sp, #0
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]
 800b000:	603b      	str	r3, [r7, #0]
 800b002:	4603      	mov	r3, r0
 800b004:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	SD_disk_write (pdrv, buff, sector, count);
 800b006:	7bf8      	ldrb	r0, [r7, #15]
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	687a      	ldr	r2, [r7, #4]
 800b00c:	68b9      	ldr	r1, [r7, #8]
 800b00e:	f7f7 fcb3 	bl	8002978 <SD_disk_write>
  /* USER CODE END WRITE */
}
 800b012:	bf00      	nop
 800b014:	4618      	mov	r0, r3
 800b016:	3710      	adds	r7, #16
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}

0800b01c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	4603      	mov	r3, r0
 800b024:	603a      	str	r2, [r7, #0]
 800b026:	71fb      	strb	r3, [r7, #7]
 800b028:	460b      	mov	r3, r1
 800b02a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	SD_disk_ioctl (pdrv, cmd, buff);
 800b02c:	79fb      	ldrb	r3, [r7, #7]
 800b02e:	79b9      	ldrb	r1, [r7, #6]
 800b030:	683a      	ldr	r2, [r7, #0]
 800b032:	4618      	mov	r0, r3
 800b034:	f7f7 fd24 	bl	8002a80 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 800b038:	bf00      	nop
 800b03a:	4618      	mov	r0, r3
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
	...

0800b044 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b044:	b480      	push	{r7}
 800b046:	b087      	sub	sp, #28
 800b048:	af00      	add	r7, sp, #0
 800b04a:	60f8      	str	r0, [r7, #12]
 800b04c:	60b9      	str	r1, [r7, #8]
 800b04e:	4613      	mov	r3, r2
 800b050:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b052:	2301      	movs	r3, #1
 800b054:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b056:	2300      	movs	r3, #0
 800b058:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b05a:	4b1f      	ldr	r3, [pc, #124]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b05c:	7a5b      	ldrb	r3, [r3, #9]
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	2b00      	cmp	r3, #0
 800b062:	d131      	bne.n	800b0c8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b064:	4b1c      	ldr	r3, [pc, #112]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b066:	7a5b      	ldrb	r3, [r3, #9]
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	461a      	mov	r2, r3
 800b06c:	4b1a      	ldr	r3, [pc, #104]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b06e:	2100      	movs	r1, #0
 800b070:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b072:	4b19      	ldr	r3, [pc, #100]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b074:	7a5b      	ldrb	r3, [r3, #9]
 800b076:	b2db      	uxtb	r3, r3
 800b078:	4a17      	ldr	r2, [pc, #92]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b07a:	009b      	lsls	r3, r3, #2
 800b07c:	4413      	add	r3, r2
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b082:	4b15      	ldr	r3, [pc, #84]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b084:	7a5b      	ldrb	r3, [r3, #9]
 800b086:	b2db      	uxtb	r3, r3
 800b088:	461a      	mov	r2, r3
 800b08a:	4b13      	ldr	r3, [pc, #76]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b08c:	4413      	add	r3, r2
 800b08e:	79fa      	ldrb	r2, [r7, #7]
 800b090:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b092:	4b11      	ldr	r3, [pc, #68]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b094:	7a5b      	ldrb	r3, [r3, #9]
 800b096:	b2db      	uxtb	r3, r3
 800b098:	1c5a      	adds	r2, r3, #1
 800b09a:	b2d1      	uxtb	r1, r2
 800b09c:	4a0e      	ldr	r2, [pc, #56]	; (800b0d8 <FATFS_LinkDriverEx+0x94>)
 800b09e:	7251      	strb	r1, [r2, #9]
 800b0a0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b0a2:	7dbb      	ldrb	r3, [r7, #22]
 800b0a4:	3330      	adds	r3, #48	; 0x30
 800b0a6:	b2da      	uxtb	r2, r3
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	223a      	movs	r2, #58	; 0x3a
 800b0b2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	3302      	adds	r3, #2
 800b0b8:	222f      	movs	r2, #47	; 0x2f
 800b0ba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	3303      	adds	r3, #3
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b0c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	371c      	adds	r7, #28
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d4:	4770      	bx	lr
 800b0d6:	bf00      	nop
 800b0d8:	2000053c 	.word	0x2000053c

0800b0dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	6839      	ldr	r1, [r7, #0]
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f7ff ffaa 	bl	800b044 <FATFS_LinkDriverEx>
 800b0f0:	4603      	mov	r3, r0
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3708      	adds	r7, #8
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}
	...

0800b0fc <siprintf>:
 800b0fc:	b40e      	push	{r1, r2, r3}
 800b0fe:	b500      	push	{lr}
 800b100:	b09c      	sub	sp, #112	; 0x70
 800b102:	ab1d      	add	r3, sp, #116	; 0x74
 800b104:	9002      	str	r0, [sp, #8]
 800b106:	9006      	str	r0, [sp, #24]
 800b108:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b10c:	4809      	ldr	r0, [pc, #36]	; (800b134 <siprintf+0x38>)
 800b10e:	9107      	str	r1, [sp, #28]
 800b110:	9104      	str	r1, [sp, #16]
 800b112:	4909      	ldr	r1, [pc, #36]	; (800b138 <siprintf+0x3c>)
 800b114:	f853 2b04 	ldr.w	r2, [r3], #4
 800b118:	9105      	str	r1, [sp, #20]
 800b11a:	6800      	ldr	r0, [r0, #0]
 800b11c:	9301      	str	r3, [sp, #4]
 800b11e:	a902      	add	r1, sp, #8
 800b120:	f000 f992 	bl	800b448 <_svfiprintf_r>
 800b124:	9b02      	ldr	r3, [sp, #8]
 800b126:	2200      	movs	r2, #0
 800b128:	701a      	strb	r2, [r3, #0]
 800b12a:	b01c      	add	sp, #112	; 0x70
 800b12c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b130:	b003      	add	sp, #12
 800b132:	4770      	bx	lr
 800b134:	20000130 	.word	0x20000130
 800b138:	ffff0208 	.word	0xffff0208

0800b13c <memset>:
 800b13c:	4402      	add	r2, r0
 800b13e:	4603      	mov	r3, r0
 800b140:	4293      	cmp	r3, r2
 800b142:	d100      	bne.n	800b146 <memset+0xa>
 800b144:	4770      	bx	lr
 800b146:	f803 1b01 	strb.w	r1, [r3], #1
 800b14a:	e7f9      	b.n	800b140 <memset+0x4>

0800b14c <__errno>:
 800b14c:	4b01      	ldr	r3, [pc, #4]	; (800b154 <__errno+0x8>)
 800b14e:	6818      	ldr	r0, [r3, #0]
 800b150:	4770      	bx	lr
 800b152:	bf00      	nop
 800b154:	20000130 	.word	0x20000130

0800b158 <__libc_init_array>:
 800b158:	b570      	push	{r4, r5, r6, lr}
 800b15a:	4d0d      	ldr	r5, [pc, #52]	; (800b190 <__libc_init_array+0x38>)
 800b15c:	4c0d      	ldr	r4, [pc, #52]	; (800b194 <__libc_init_array+0x3c>)
 800b15e:	1b64      	subs	r4, r4, r5
 800b160:	10a4      	asrs	r4, r4, #2
 800b162:	2600      	movs	r6, #0
 800b164:	42a6      	cmp	r6, r4
 800b166:	d109      	bne.n	800b17c <__libc_init_array+0x24>
 800b168:	4d0b      	ldr	r5, [pc, #44]	; (800b198 <__libc_init_array+0x40>)
 800b16a:	4c0c      	ldr	r4, [pc, #48]	; (800b19c <__libc_init_array+0x44>)
 800b16c:	f000 fc6a 	bl	800ba44 <_init>
 800b170:	1b64      	subs	r4, r4, r5
 800b172:	10a4      	asrs	r4, r4, #2
 800b174:	2600      	movs	r6, #0
 800b176:	42a6      	cmp	r6, r4
 800b178:	d105      	bne.n	800b186 <__libc_init_array+0x2e>
 800b17a:	bd70      	pop	{r4, r5, r6, pc}
 800b17c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b180:	4798      	blx	r3
 800b182:	3601      	adds	r6, #1
 800b184:	e7ee      	b.n	800b164 <__libc_init_array+0xc>
 800b186:	f855 3b04 	ldr.w	r3, [r5], #4
 800b18a:	4798      	blx	r3
 800b18c:	3601      	adds	r6, #1
 800b18e:	e7f2      	b.n	800b176 <__libc_init_array+0x1e>
 800b190:	0800bb68 	.word	0x0800bb68
 800b194:	0800bb68 	.word	0x0800bb68
 800b198:	0800bb68 	.word	0x0800bb68
 800b19c:	0800bb6c 	.word	0x0800bb6c

0800b1a0 <__retarget_lock_acquire_recursive>:
 800b1a0:	4770      	bx	lr

0800b1a2 <__retarget_lock_release_recursive>:
 800b1a2:	4770      	bx	lr

0800b1a4 <_free_r>:
 800b1a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b1a6:	2900      	cmp	r1, #0
 800b1a8:	d044      	beq.n	800b234 <_free_r+0x90>
 800b1aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1ae:	9001      	str	r0, [sp, #4]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	f1a1 0404 	sub.w	r4, r1, #4
 800b1b6:	bfb8      	it	lt
 800b1b8:	18e4      	addlt	r4, r4, r3
 800b1ba:	f000 f8df 	bl	800b37c <__malloc_lock>
 800b1be:	4a1e      	ldr	r2, [pc, #120]	; (800b238 <_free_r+0x94>)
 800b1c0:	9801      	ldr	r0, [sp, #4]
 800b1c2:	6813      	ldr	r3, [r2, #0]
 800b1c4:	b933      	cbnz	r3, 800b1d4 <_free_r+0x30>
 800b1c6:	6063      	str	r3, [r4, #4]
 800b1c8:	6014      	str	r4, [r2, #0]
 800b1ca:	b003      	add	sp, #12
 800b1cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1d0:	f000 b8da 	b.w	800b388 <__malloc_unlock>
 800b1d4:	42a3      	cmp	r3, r4
 800b1d6:	d908      	bls.n	800b1ea <_free_r+0x46>
 800b1d8:	6825      	ldr	r5, [r4, #0]
 800b1da:	1961      	adds	r1, r4, r5
 800b1dc:	428b      	cmp	r3, r1
 800b1de:	bf01      	itttt	eq
 800b1e0:	6819      	ldreq	r1, [r3, #0]
 800b1e2:	685b      	ldreq	r3, [r3, #4]
 800b1e4:	1949      	addeq	r1, r1, r5
 800b1e6:	6021      	streq	r1, [r4, #0]
 800b1e8:	e7ed      	b.n	800b1c6 <_free_r+0x22>
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	b10b      	cbz	r3, 800b1f4 <_free_r+0x50>
 800b1f0:	42a3      	cmp	r3, r4
 800b1f2:	d9fa      	bls.n	800b1ea <_free_r+0x46>
 800b1f4:	6811      	ldr	r1, [r2, #0]
 800b1f6:	1855      	adds	r5, r2, r1
 800b1f8:	42a5      	cmp	r5, r4
 800b1fa:	d10b      	bne.n	800b214 <_free_r+0x70>
 800b1fc:	6824      	ldr	r4, [r4, #0]
 800b1fe:	4421      	add	r1, r4
 800b200:	1854      	adds	r4, r2, r1
 800b202:	42a3      	cmp	r3, r4
 800b204:	6011      	str	r1, [r2, #0]
 800b206:	d1e0      	bne.n	800b1ca <_free_r+0x26>
 800b208:	681c      	ldr	r4, [r3, #0]
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	6053      	str	r3, [r2, #4]
 800b20e:	440c      	add	r4, r1
 800b210:	6014      	str	r4, [r2, #0]
 800b212:	e7da      	b.n	800b1ca <_free_r+0x26>
 800b214:	d902      	bls.n	800b21c <_free_r+0x78>
 800b216:	230c      	movs	r3, #12
 800b218:	6003      	str	r3, [r0, #0]
 800b21a:	e7d6      	b.n	800b1ca <_free_r+0x26>
 800b21c:	6825      	ldr	r5, [r4, #0]
 800b21e:	1961      	adds	r1, r4, r5
 800b220:	428b      	cmp	r3, r1
 800b222:	bf04      	itt	eq
 800b224:	6819      	ldreq	r1, [r3, #0]
 800b226:	685b      	ldreq	r3, [r3, #4]
 800b228:	6063      	str	r3, [r4, #4]
 800b22a:	bf04      	itt	eq
 800b22c:	1949      	addeq	r1, r1, r5
 800b22e:	6021      	streq	r1, [r4, #0]
 800b230:	6054      	str	r4, [r2, #4]
 800b232:	e7ca      	b.n	800b1ca <_free_r+0x26>
 800b234:	b003      	add	sp, #12
 800b236:	bd30      	pop	{r4, r5, pc}
 800b238:	20000688 	.word	0x20000688

0800b23c <sbrk_aligned>:
 800b23c:	b570      	push	{r4, r5, r6, lr}
 800b23e:	4e0e      	ldr	r6, [pc, #56]	; (800b278 <sbrk_aligned+0x3c>)
 800b240:	460c      	mov	r4, r1
 800b242:	6831      	ldr	r1, [r6, #0]
 800b244:	4605      	mov	r5, r0
 800b246:	b911      	cbnz	r1, 800b24e <sbrk_aligned+0x12>
 800b248:	f000 fba6 	bl	800b998 <_sbrk_r>
 800b24c:	6030      	str	r0, [r6, #0]
 800b24e:	4621      	mov	r1, r4
 800b250:	4628      	mov	r0, r5
 800b252:	f000 fba1 	bl	800b998 <_sbrk_r>
 800b256:	1c43      	adds	r3, r0, #1
 800b258:	d00a      	beq.n	800b270 <sbrk_aligned+0x34>
 800b25a:	1cc4      	adds	r4, r0, #3
 800b25c:	f024 0403 	bic.w	r4, r4, #3
 800b260:	42a0      	cmp	r0, r4
 800b262:	d007      	beq.n	800b274 <sbrk_aligned+0x38>
 800b264:	1a21      	subs	r1, r4, r0
 800b266:	4628      	mov	r0, r5
 800b268:	f000 fb96 	bl	800b998 <_sbrk_r>
 800b26c:	3001      	adds	r0, #1
 800b26e:	d101      	bne.n	800b274 <sbrk_aligned+0x38>
 800b270:	f04f 34ff 	mov.w	r4, #4294967295
 800b274:	4620      	mov	r0, r4
 800b276:	bd70      	pop	{r4, r5, r6, pc}
 800b278:	2000068c 	.word	0x2000068c

0800b27c <_malloc_r>:
 800b27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b280:	1ccd      	adds	r5, r1, #3
 800b282:	f025 0503 	bic.w	r5, r5, #3
 800b286:	3508      	adds	r5, #8
 800b288:	2d0c      	cmp	r5, #12
 800b28a:	bf38      	it	cc
 800b28c:	250c      	movcc	r5, #12
 800b28e:	2d00      	cmp	r5, #0
 800b290:	4607      	mov	r7, r0
 800b292:	db01      	blt.n	800b298 <_malloc_r+0x1c>
 800b294:	42a9      	cmp	r1, r5
 800b296:	d905      	bls.n	800b2a4 <_malloc_r+0x28>
 800b298:	230c      	movs	r3, #12
 800b29a:	603b      	str	r3, [r7, #0]
 800b29c:	2600      	movs	r6, #0
 800b29e:	4630      	mov	r0, r6
 800b2a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b378 <_malloc_r+0xfc>
 800b2a8:	f000 f868 	bl	800b37c <__malloc_lock>
 800b2ac:	f8d8 3000 	ldr.w	r3, [r8]
 800b2b0:	461c      	mov	r4, r3
 800b2b2:	bb5c      	cbnz	r4, 800b30c <_malloc_r+0x90>
 800b2b4:	4629      	mov	r1, r5
 800b2b6:	4638      	mov	r0, r7
 800b2b8:	f7ff ffc0 	bl	800b23c <sbrk_aligned>
 800b2bc:	1c43      	adds	r3, r0, #1
 800b2be:	4604      	mov	r4, r0
 800b2c0:	d155      	bne.n	800b36e <_malloc_r+0xf2>
 800b2c2:	f8d8 4000 	ldr.w	r4, [r8]
 800b2c6:	4626      	mov	r6, r4
 800b2c8:	2e00      	cmp	r6, #0
 800b2ca:	d145      	bne.n	800b358 <_malloc_r+0xdc>
 800b2cc:	2c00      	cmp	r4, #0
 800b2ce:	d048      	beq.n	800b362 <_malloc_r+0xe6>
 800b2d0:	6823      	ldr	r3, [r4, #0]
 800b2d2:	4631      	mov	r1, r6
 800b2d4:	4638      	mov	r0, r7
 800b2d6:	eb04 0903 	add.w	r9, r4, r3
 800b2da:	f000 fb5d 	bl	800b998 <_sbrk_r>
 800b2de:	4581      	cmp	r9, r0
 800b2e0:	d13f      	bne.n	800b362 <_malloc_r+0xe6>
 800b2e2:	6821      	ldr	r1, [r4, #0]
 800b2e4:	1a6d      	subs	r5, r5, r1
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	f7ff ffa7 	bl	800b23c <sbrk_aligned>
 800b2ee:	3001      	adds	r0, #1
 800b2f0:	d037      	beq.n	800b362 <_malloc_r+0xe6>
 800b2f2:	6823      	ldr	r3, [r4, #0]
 800b2f4:	442b      	add	r3, r5
 800b2f6:	6023      	str	r3, [r4, #0]
 800b2f8:	f8d8 3000 	ldr.w	r3, [r8]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d038      	beq.n	800b372 <_malloc_r+0xf6>
 800b300:	685a      	ldr	r2, [r3, #4]
 800b302:	42a2      	cmp	r2, r4
 800b304:	d12b      	bne.n	800b35e <_malloc_r+0xe2>
 800b306:	2200      	movs	r2, #0
 800b308:	605a      	str	r2, [r3, #4]
 800b30a:	e00f      	b.n	800b32c <_malloc_r+0xb0>
 800b30c:	6822      	ldr	r2, [r4, #0]
 800b30e:	1b52      	subs	r2, r2, r5
 800b310:	d41f      	bmi.n	800b352 <_malloc_r+0xd6>
 800b312:	2a0b      	cmp	r2, #11
 800b314:	d917      	bls.n	800b346 <_malloc_r+0xca>
 800b316:	1961      	adds	r1, r4, r5
 800b318:	42a3      	cmp	r3, r4
 800b31a:	6025      	str	r5, [r4, #0]
 800b31c:	bf18      	it	ne
 800b31e:	6059      	strne	r1, [r3, #4]
 800b320:	6863      	ldr	r3, [r4, #4]
 800b322:	bf08      	it	eq
 800b324:	f8c8 1000 	streq.w	r1, [r8]
 800b328:	5162      	str	r2, [r4, r5]
 800b32a:	604b      	str	r3, [r1, #4]
 800b32c:	4638      	mov	r0, r7
 800b32e:	f104 060b 	add.w	r6, r4, #11
 800b332:	f000 f829 	bl	800b388 <__malloc_unlock>
 800b336:	f026 0607 	bic.w	r6, r6, #7
 800b33a:	1d23      	adds	r3, r4, #4
 800b33c:	1af2      	subs	r2, r6, r3
 800b33e:	d0ae      	beq.n	800b29e <_malloc_r+0x22>
 800b340:	1b9b      	subs	r3, r3, r6
 800b342:	50a3      	str	r3, [r4, r2]
 800b344:	e7ab      	b.n	800b29e <_malloc_r+0x22>
 800b346:	42a3      	cmp	r3, r4
 800b348:	6862      	ldr	r2, [r4, #4]
 800b34a:	d1dd      	bne.n	800b308 <_malloc_r+0x8c>
 800b34c:	f8c8 2000 	str.w	r2, [r8]
 800b350:	e7ec      	b.n	800b32c <_malloc_r+0xb0>
 800b352:	4623      	mov	r3, r4
 800b354:	6864      	ldr	r4, [r4, #4]
 800b356:	e7ac      	b.n	800b2b2 <_malloc_r+0x36>
 800b358:	4634      	mov	r4, r6
 800b35a:	6876      	ldr	r6, [r6, #4]
 800b35c:	e7b4      	b.n	800b2c8 <_malloc_r+0x4c>
 800b35e:	4613      	mov	r3, r2
 800b360:	e7cc      	b.n	800b2fc <_malloc_r+0x80>
 800b362:	230c      	movs	r3, #12
 800b364:	603b      	str	r3, [r7, #0]
 800b366:	4638      	mov	r0, r7
 800b368:	f000 f80e 	bl	800b388 <__malloc_unlock>
 800b36c:	e797      	b.n	800b29e <_malloc_r+0x22>
 800b36e:	6025      	str	r5, [r4, #0]
 800b370:	e7dc      	b.n	800b32c <_malloc_r+0xb0>
 800b372:	605b      	str	r3, [r3, #4]
 800b374:	deff      	udf	#255	; 0xff
 800b376:	bf00      	nop
 800b378:	20000688 	.word	0x20000688

0800b37c <__malloc_lock>:
 800b37c:	4801      	ldr	r0, [pc, #4]	; (800b384 <__malloc_lock+0x8>)
 800b37e:	f7ff bf0f 	b.w	800b1a0 <__retarget_lock_acquire_recursive>
 800b382:	bf00      	nop
 800b384:	20000684 	.word	0x20000684

0800b388 <__malloc_unlock>:
 800b388:	4801      	ldr	r0, [pc, #4]	; (800b390 <__malloc_unlock+0x8>)
 800b38a:	f7ff bf0a 	b.w	800b1a2 <__retarget_lock_release_recursive>
 800b38e:	bf00      	nop
 800b390:	20000684 	.word	0x20000684

0800b394 <__ssputs_r>:
 800b394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b398:	688e      	ldr	r6, [r1, #8]
 800b39a:	461f      	mov	r7, r3
 800b39c:	42be      	cmp	r6, r7
 800b39e:	680b      	ldr	r3, [r1, #0]
 800b3a0:	4682      	mov	sl, r0
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	4690      	mov	r8, r2
 800b3a6:	d82c      	bhi.n	800b402 <__ssputs_r+0x6e>
 800b3a8:	898a      	ldrh	r2, [r1, #12]
 800b3aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3ae:	d026      	beq.n	800b3fe <__ssputs_r+0x6a>
 800b3b0:	6965      	ldr	r5, [r4, #20]
 800b3b2:	6909      	ldr	r1, [r1, #16]
 800b3b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3b8:	eba3 0901 	sub.w	r9, r3, r1
 800b3bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b3c0:	1c7b      	adds	r3, r7, #1
 800b3c2:	444b      	add	r3, r9
 800b3c4:	106d      	asrs	r5, r5, #1
 800b3c6:	429d      	cmp	r5, r3
 800b3c8:	bf38      	it	cc
 800b3ca:	461d      	movcc	r5, r3
 800b3cc:	0553      	lsls	r3, r2, #21
 800b3ce:	d527      	bpl.n	800b420 <__ssputs_r+0x8c>
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	f7ff ff53 	bl	800b27c <_malloc_r>
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	b360      	cbz	r0, 800b434 <__ssputs_r+0xa0>
 800b3da:	6921      	ldr	r1, [r4, #16]
 800b3dc:	464a      	mov	r2, r9
 800b3de:	f000 faeb 	bl	800b9b8 <memcpy>
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3ec:	81a3      	strh	r3, [r4, #12]
 800b3ee:	6126      	str	r6, [r4, #16]
 800b3f0:	6165      	str	r5, [r4, #20]
 800b3f2:	444e      	add	r6, r9
 800b3f4:	eba5 0509 	sub.w	r5, r5, r9
 800b3f8:	6026      	str	r6, [r4, #0]
 800b3fa:	60a5      	str	r5, [r4, #8]
 800b3fc:	463e      	mov	r6, r7
 800b3fe:	42be      	cmp	r6, r7
 800b400:	d900      	bls.n	800b404 <__ssputs_r+0x70>
 800b402:	463e      	mov	r6, r7
 800b404:	6820      	ldr	r0, [r4, #0]
 800b406:	4632      	mov	r2, r6
 800b408:	4641      	mov	r1, r8
 800b40a:	f000 faab 	bl	800b964 <memmove>
 800b40e:	68a3      	ldr	r3, [r4, #8]
 800b410:	1b9b      	subs	r3, r3, r6
 800b412:	60a3      	str	r3, [r4, #8]
 800b414:	6823      	ldr	r3, [r4, #0]
 800b416:	4433      	add	r3, r6
 800b418:	6023      	str	r3, [r4, #0]
 800b41a:	2000      	movs	r0, #0
 800b41c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b420:	462a      	mov	r2, r5
 800b422:	f000 fad7 	bl	800b9d4 <_realloc_r>
 800b426:	4606      	mov	r6, r0
 800b428:	2800      	cmp	r0, #0
 800b42a:	d1e0      	bne.n	800b3ee <__ssputs_r+0x5a>
 800b42c:	6921      	ldr	r1, [r4, #16]
 800b42e:	4650      	mov	r0, sl
 800b430:	f7ff feb8 	bl	800b1a4 <_free_r>
 800b434:	230c      	movs	r3, #12
 800b436:	f8ca 3000 	str.w	r3, [sl]
 800b43a:	89a3      	ldrh	r3, [r4, #12]
 800b43c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b440:	81a3      	strh	r3, [r4, #12]
 800b442:	f04f 30ff 	mov.w	r0, #4294967295
 800b446:	e7e9      	b.n	800b41c <__ssputs_r+0x88>

0800b448 <_svfiprintf_r>:
 800b448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b44c:	4698      	mov	r8, r3
 800b44e:	898b      	ldrh	r3, [r1, #12]
 800b450:	061b      	lsls	r3, r3, #24
 800b452:	b09d      	sub	sp, #116	; 0x74
 800b454:	4607      	mov	r7, r0
 800b456:	460d      	mov	r5, r1
 800b458:	4614      	mov	r4, r2
 800b45a:	d50e      	bpl.n	800b47a <_svfiprintf_r+0x32>
 800b45c:	690b      	ldr	r3, [r1, #16]
 800b45e:	b963      	cbnz	r3, 800b47a <_svfiprintf_r+0x32>
 800b460:	2140      	movs	r1, #64	; 0x40
 800b462:	f7ff ff0b 	bl	800b27c <_malloc_r>
 800b466:	6028      	str	r0, [r5, #0]
 800b468:	6128      	str	r0, [r5, #16]
 800b46a:	b920      	cbnz	r0, 800b476 <_svfiprintf_r+0x2e>
 800b46c:	230c      	movs	r3, #12
 800b46e:	603b      	str	r3, [r7, #0]
 800b470:	f04f 30ff 	mov.w	r0, #4294967295
 800b474:	e0d0      	b.n	800b618 <_svfiprintf_r+0x1d0>
 800b476:	2340      	movs	r3, #64	; 0x40
 800b478:	616b      	str	r3, [r5, #20]
 800b47a:	2300      	movs	r3, #0
 800b47c:	9309      	str	r3, [sp, #36]	; 0x24
 800b47e:	2320      	movs	r3, #32
 800b480:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b484:	f8cd 800c 	str.w	r8, [sp, #12]
 800b488:	2330      	movs	r3, #48	; 0x30
 800b48a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b630 <_svfiprintf_r+0x1e8>
 800b48e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b492:	f04f 0901 	mov.w	r9, #1
 800b496:	4623      	mov	r3, r4
 800b498:	469a      	mov	sl, r3
 800b49a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b49e:	b10a      	cbz	r2, 800b4a4 <_svfiprintf_r+0x5c>
 800b4a0:	2a25      	cmp	r2, #37	; 0x25
 800b4a2:	d1f9      	bne.n	800b498 <_svfiprintf_r+0x50>
 800b4a4:	ebba 0b04 	subs.w	fp, sl, r4
 800b4a8:	d00b      	beq.n	800b4c2 <_svfiprintf_r+0x7a>
 800b4aa:	465b      	mov	r3, fp
 800b4ac:	4622      	mov	r2, r4
 800b4ae:	4629      	mov	r1, r5
 800b4b0:	4638      	mov	r0, r7
 800b4b2:	f7ff ff6f 	bl	800b394 <__ssputs_r>
 800b4b6:	3001      	adds	r0, #1
 800b4b8:	f000 80a9 	beq.w	800b60e <_svfiprintf_r+0x1c6>
 800b4bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4be:	445a      	add	r2, fp
 800b4c0:	9209      	str	r2, [sp, #36]	; 0x24
 800b4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f000 80a1 	beq.w	800b60e <_svfiprintf_r+0x1c6>
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4d6:	f10a 0a01 	add.w	sl, sl, #1
 800b4da:	9304      	str	r3, [sp, #16]
 800b4dc:	9307      	str	r3, [sp, #28]
 800b4de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4e2:	931a      	str	r3, [sp, #104]	; 0x68
 800b4e4:	4654      	mov	r4, sl
 800b4e6:	2205      	movs	r2, #5
 800b4e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4ec:	4850      	ldr	r0, [pc, #320]	; (800b630 <_svfiprintf_r+0x1e8>)
 800b4ee:	f7f4 fe8f 	bl	8000210 <memchr>
 800b4f2:	9a04      	ldr	r2, [sp, #16]
 800b4f4:	b9d8      	cbnz	r0, 800b52e <_svfiprintf_r+0xe6>
 800b4f6:	06d0      	lsls	r0, r2, #27
 800b4f8:	bf44      	itt	mi
 800b4fa:	2320      	movmi	r3, #32
 800b4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b500:	0711      	lsls	r1, r2, #28
 800b502:	bf44      	itt	mi
 800b504:	232b      	movmi	r3, #43	; 0x2b
 800b506:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b50a:	f89a 3000 	ldrb.w	r3, [sl]
 800b50e:	2b2a      	cmp	r3, #42	; 0x2a
 800b510:	d015      	beq.n	800b53e <_svfiprintf_r+0xf6>
 800b512:	9a07      	ldr	r2, [sp, #28]
 800b514:	4654      	mov	r4, sl
 800b516:	2000      	movs	r0, #0
 800b518:	f04f 0c0a 	mov.w	ip, #10
 800b51c:	4621      	mov	r1, r4
 800b51e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b522:	3b30      	subs	r3, #48	; 0x30
 800b524:	2b09      	cmp	r3, #9
 800b526:	d94d      	bls.n	800b5c4 <_svfiprintf_r+0x17c>
 800b528:	b1b0      	cbz	r0, 800b558 <_svfiprintf_r+0x110>
 800b52a:	9207      	str	r2, [sp, #28]
 800b52c:	e014      	b.n	800b558 <_svfiprintf_r+0x110>
 800b52e:	eba0 0308 	sub.w	r3, r0, r8
 800b532:	fa09 f303 	lsl.w	r3, r9, r3
 800b536:	4313      	orrs	r3, r2
 800b538:	9304      	str	r3, [sp, #16]
 800b53a:	46a2      	mov	sl, r4
 800b53c:	e7d2      	b.n	800b4e4 <_svfiprintf_r+0x9c>
 800b53e:	9b03      	ldr	r3, [sp, #12]
 800b540:	1d19      	adds	r1, r3, #4
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	9103      	str	r1, [sp, #12]
 800b546:	2b00      	cmp	r3, #0
 800b548:	bfbb      	ittet	lt
 800b54a:	425b      	neglt	r3, r3
 800b54c:	f042 0202 	orrlt.w	r2, r2, #2
 800b550:	9307      	strge	r3, [sp, #28]
 800b552:	9307      	strlt	r3, [sp, #28]
 800b554:	bfb8      	it	lt
 800b556:	9204      	strlt	r2, [sp, #16]
 800b558:	7823      	ldrb	r3, [r4, #0]
 800b55a:	2b2e      	cmp	r3, #46	; 0x2e
 800b55c:	d10c      	bne.n	800b578 <_svfiprintf_r+0x130>
 800b55e:	7863      	ldrb	r3, [r4, #1]
 800b560:	2b2a      	cmp	r3, #42	; 0x2a
 800b562:	d134      	bne.n	800b5ce <_svfiprintf_r+0x186>
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	1d1a      	adds	r2, r3, #4
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	9203      	str	r2, [sp, #12]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	bfb8      	it	lt
 800b570:	f04f 33ff 	movlt.w	r3, #4294967295
 800b574:	3402      	adds	r4, #2
 800b576:	9305      	str	r3, [sp, #20]
 800b578:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b640 <_svfiprintf_r+0x1f8>
 800b57c:	7821      	ldrb	r1, [r4, #0]
 800b57e:	2203      	movs	r2, #3
 800b580:	4650      	mov	r0, sl
 800b582:	f7f4 fe45 	bl	8000210 <memchr>
 800b586:	b138      	cbz	r0, 800b598 <_svfiprintf_r+0x150>
 800b588:	9b04      	ldr	r3, [sp, #16]
 800b58a:	eba0 000a 	sub.w	r0, r0, sl
 800b58e:	2240      	movs	r2, #64	; 0x40
 800b590:	4082      	lsls	r2, r0
 800b592:	4313      	orrs	r3, r2
 800b594:	3401      	adds	r4, #1
 800b596:	9304      	str	r3, [sp, #16]
 800b598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b59c:	4825      	ldr	r0, [pc, #148]	; (800b634 <_svfiprintf_r+0x1ec>)
 800b59e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5a2:	2206      	movs	r2, #6
 800b5a4:	f7f4 fe34 	bl	8000210 <memchr>
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d038      	beq.n	800b61e <_svfiprintf_r+0x1d6>
 800b5ac:	4b22      	ldr	r3, [pc, #136]	; (800b638 <_svfiprintf_r+0x1f0>)
 800b5ae:	bb1b      	cbnz	r3, 800b5f8 <_svfiprintf_r+0x1b0>
 800b5b0:	9b03      	ldr	r3, [sp, #12]
 800b5b2:	3307      	adds	r3, #7
 800b5b4:	f023 0307 	bic.w	r3, r3, #7
 800b5b8:	3308      	adds	r3, #8
 800b5ba:	9303      	str	r3, [sp, #12]
 800b5bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5be:	4433      	add	r3, r6
 800b5c0:	9309      	str	r3, [sp, #36]	; 0x24
 800b5c2:	e768      	b.n	800b496 <_svfiprintf_r+0x4e>
 800b5c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5c8:	460c      	mov	r4, r1
 800b5ca:	2001      	movs	r0, #1
 800b5cc:	e7a6      	b.n	800b51c <_svfiprintf_r+0xd4>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	3401      	adds	r4, #1
 800b5d2:	9305      	str	r3, [sp, #20]
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	f04f 0c0a 	mov.w	ip, #10
 800b5da:	4620      	mov	r0, r4
 800b5dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5e0:	3a30      	subs	r2, #48	; 0x30
 800b5e2:	2a09      	cmp	r2, #9
 800b5e4:	d903      	bls.n	800b5ee <_svfiprintf_r+0x1a6>
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d0c6      	beq.n	800b578 <_svfiprintf_r+0x130>
 800b5ea:	9105      	str	r1, [sp, #20]
 800b5ec:	e7c4      	b.n	800b578 <_svfiprintf_r+0x130>
 800b5ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5f2:	4604      	mov	r4, r0
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	e7f0      	b.n	800b5da <_svfiprintf_r+0x192>
 800b5f8:	ab03      	add	r3, sp, #12
 800b5fa:	9300      	str	r3, [sp, #0]
 800b5fc:	462a      	mov	r2, r5
 800b5fe:	4b0f      	ldr	r3, [pc, #60]	; (800b63c <_svfiprintf_r+0x1f4>)
 800b600:	a904      	add	r1, sp, #16
 800b602:	4638      	mov	r0, r7
 800b604:	f3af 8000 	nop.w
 800b608:	1c42      	adds	r2, r0, #1
 800b60a:	4606      	mov	r6, r0
 800b60c:	d1d6      	bne.n	800b5bc <_svfiprintf_r+0x174>
 800b60e:	89ab      	ldrh	r3, [r5, #12]
 800b610:	065b      	lsls	r3, r3, #25
 800b612:	f53f af2d 	bmi.w	800b470 <_svfiprintf_r+0x28>
 800b616:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b618:	b01d      	add	sp, #116	; 0x74
 800b61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b61e:	ab03      	add	r3, sp, #12
 800b620:	9300      	str	r3, [sp, #0]
 800b622:	462a      	mov	r2, r5
 800b624:	4b05      	ldr	r3, [pc, #20]	; (800b63c <_svfiprintf_r+0x1f4>)
 800b626:	a904      	add	r1, sp, #16
 800b628:	4638      	mov	r0, r7
 800b62a:	f000 f879 	bl	800b720 <_printf_i>
 800b62e:	e7eb      	b.n	800b608 <_svfiprintf_r+0x1c0>
 800b630:	0800bb2c 	.word	0x0800bb2c
 800b634:	0800bb36 	.word	0x0800bb36
 800b638:	00000000 	.word	0x00000000
 800b63c:	0800b395 	.word	0x0800b395
 800b640:	0800bb32 	.word	0x0800bb32

0800b644 <_printf_common>:
 800b644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b648:	4616      	mov	r6, r2
 800b64a:	4699      	mov	r9, r3
 800b64c:	688a      	ldr	r2, [r1, #8]
 800b64e:	690b      	ldr	r3, [r1, #16]
 800b650:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b654:	4293      	cmp	r3, r2
 800b656:	bfb8      	it	lt
 800b658:	4613      	movlt	r3, r2
 800b65a:	6033      	str	r3, [r6, #0]
 800b65c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b660:	4607      	mov	r7, r0
 800b662:	460c      	mov	r4, r1
 800b664:	b10a      	cbz	r2, 800b66a <_printf_common+0x26>
 800b666:	3301      	adds	r3, #1
 800b668:	6033      	str	r3, [r6, #0]
 800b66a:	6823      	ldr	r3, [r4, #0]
 800b66c:	0699      	lsls	r1, r3, #26
 800b66e:	bf42      	ittt	mi
 800b670:	6833      	ldrmi	r3, [r6, #0]
 800b672:	3302      	addmi	r3, #2
 800b674:	6033      	strmi	r3, [r6, #0]
 800b676:	6825      	ldr	r5, [r4, #0]
 800b678:	f015 0506 	ands.w	r5, r5, #6
 800b67c:	d106      	bne.n	800b68c <_printf_common+0x48>
 800b67e:	f104 0a19 	add.w	sl, r4, #25
 800b682:	68e3      	ldr	r3, [r4, #12]
 800b684:	6832      	ldr	r2, [r6, #0]
 800b686:	1a9b      	subs	r3, r3, r2
 800b688:	42ab      	cmp	r3, r5
 800b68a:	dc26      	bgt.n	800b6da <_printf_common+0x96>
 800b68c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b690:	1e13      	subs	r3, r2, #0
 800b692:	6822      	ldr	r2, [r4, #0]
 800b694:	bf18      	it	ne
 800b696:	2301      	movne	r3, #1
 800b698:	0692      	lsls	r2, r2, #26
 800b69a:	d42b      	bmi.n	800b6f4 <_printf_common+0xb0>
 800b69c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b6a0:	4649      	mov	r1, r9
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	47c0      	blx	r8
 800b6a6:	3001      	adds	r0, #1
 800b6a8:	d01e      	beq.n	800b6e8 <_printf_common+0xa4>
 800b6aa:	6823      	ldr	r3, [r4, #0]
 800b6ac:	6922      	ldr	r2, [r4, #16]
 800b6ae:	f003 0306 	and.w	r3, r3, #6
 800b6b2:	2b04      	cmp	r3, #4
 800b6b4:	bf02      	ittt	eq
 800b6b6:	68e5      	ldreq	r5, [r4, #12]
 800b6b8:	6833      	ldreq	r3, [r6, #0]
 800b6ba:	1aed      	subeq	r5, r5, r3
 800b6bc:	68a3      	ldr	r3, [r4, #8]
 800b6be:	bf0c      	ite	eq
 800b6c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b6c4:	2500      	movne	r5, #0
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	bfc4      	itt	gt
 800b6ca:	1a9b      	subgt	r3, r3, r2
 800b6cc:	18ed      	addgt	r5, r5, r3
 800b6ce:	2600      	movs	r6, #0
 800b6d0:	341a      	adds	r4, #26
 800b6d2:	42b5      	cmp	r5, r6
 800b6d4:	d11a      	bne.n	800b70c <_printf_common+0xc8>
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	e008      	b.n	800b6ec <_printf_common+0xa8>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	4652      	mov	r2, sl
 800b6de:	4649      	mov	r1, r9
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	47c0      	blx	r8
 800b6e4:	3001      	adds	r0, #1
 800b6e6:	d103      	bne.n	800b6f0 <_printf_common+0xac>
 800b6e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6f0:	3501      	adds	r5, #1
 800b6f2:	e7c6      	b.n	800b682 <_printf_common+0x3e>
 800b6f4:	18e1      	adds	r1, r4, r3
 800b6f6:	1c5a      	adds	r2, r3, #1
 800b6f8:	2030      	movs	r0, #48	; 0x30
 800b6fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6fe:	4422      	add	r2, r4
 800b700:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b704:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b708:	3302      	adds	r3, #2
 800b70a:	e7c7      	b.n	800b69c <_printf_common+0x58>
 800b70c:	2301      	movs	r3, #1
 800b70e:	4622      	mov	r2, r4
 800b710:	4649      	mov	r1, r9
 800b712:	4638      	mov	r0, r7
 800b714:	47c0      	blx	r8
 800b716:	3001      	adds	r0, #1
 800b718:	d0e6      	beq.n	800b6e8 <_printf_common+0xa4>
 800b71a:	3601      	adds	r6, #1
 800b71c:	e7d9      	b.n	800b6d2 <_printf_common+0x8e>
	...

0800b720 <_printf_i>:
 800b720:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b724:	7e0f      	ldrb	r7, [r1, #24]
 800b726:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b728:	2f78      	cmp	r7, #120	; 0x78
 800b72a:	4691      	mov	r9, r2
 800b72c:	4680      	mov	r8, r0
 800b72e:	460c      	mov	r4, r1
 800b730:	469a      	mov	sl, r3
 800b732:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b736:	d807      	bhi.n	800b748 <_printf_i+0x28>
 800b738:	2f62      	cmp	r7, #98	; 0x62
 800b73a:	d80a      	bhi.n	800b752 <_printf_i+0x32>
 800b73c:	2f00      	cmp	r7, #0
 800b73e:	f000 80d4 	beq.w	800b8ea <_printf_i+0x1ca>
 800b742:	2f58      	cmp	r7, #88	; 0x58
 800b744:	f000 80c0 	beq.w	800b8c8 <_printf_i+0x1a8>
 800b748:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b74c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b750:	e03a      	b.n	800b7c8 <_printf_i+0xa8>
 800b752:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b756:	2b15      	cmp	r3, #21
 800b758:	d8f6      	bhi.n	800b748 <_printf_i+0x28>
 800b75a:	a101      	add	r1, pc, #4	; (adr r1, 800b760 <_printf_i+0x40>)
 800b75c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b760:	0800b7b9 	.word	0x0800b7b9
 800b764:	0800b7cd 	.word	0x0800b7cd
 800b768:	0800b749 	.word	0x0800b749
 800b76c:	0800b749 	.word	0x0800b749
 800b770:	0800b749 	.word	0x0800b749
 800b774:	0800b749 	.word	0x0800b749
 800b778:	0800b7cd 	.word	0x0800b7cd
 800b77c:	0800b749 	.word	0x0800b749
 800b780:	0800b749 	.word	0x0800b749
 800b784:	0800b749 	.word	0x0800b749
 800b788:	0800b749 	.word	0x0800b749
 800b78c:	0800b8d1 	.word	0x0800b8d1
 800b790:	0800b7f9 	.word	0x0800b7f9
 800b794:	0800b88b 	.word	0x0800b88b
 800b798:	0800b749 	.word	0x0800b749
 800b79c:	0800b749 	.word	0x0800b749
 800b7a0:	0800b8f3 	.word	0x0800b8f3
 800b7a4:	0800b749 	.word	0x0800b749
 800b7a8:	0800b7f9 	.word	0x0800b7f9
 800b7ac:	0800b749 	.word	0x0800b749
 800b7b0:	0800b749 	.word	0x0800b749
 800b7b4:	0800b893 	.word	0x0800b893
 800b7b8:	682b      	ldr	r3, [r5, #0]
 800b7ba:	1d1a      	adds	r2, r3, #4
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	602a      	str	r2, [r5, #0]
 800b7c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	e09f      	b.n	800b90c <_printf_i+0x1ec>
 800b7cc:	6820      	ldr	r0, [r4, #0]
 800b7ce:	682b      	ldr	r3, [r5, #0]
 800b7d0:	0607      	lsls	r7, r0, #24
 800b7d2:	f103 0104 	add.w	r1, r3, #4
 800b7d6:	6029      	str	r1, [r5, #0]
 800b7d8:	d501      	bpl.n	800b7de <_printf_i+0xbe>
 800b7da:	681e      	ldr	r6, [r3, #0]
 800b7dc:	e003      	b.n	800b7e6 <_printf_i+0xc6>
 800b7de:	0646      	lsls	r6, r0, #25
 800b7e0:	d5fb      	bpl.n	800b7da <_printf_i+0xba>
 800b7e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b7e6:	2e00      	cmp	r6, #0
 800b7e8:	da03      	bge.n	800b7f2 <_printf_i+0xd2>
 800b7ea:	232d      	movs	r3, #45	; 0x2d
 800b7ec:	4276      	negs	r6, r6
 800b7ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7f2:	485a      	ldr	r0, [pc, #360]	; (800b95c <_printf_i+0x23c>)
 800b7f4:	230a      	movs	r3, #10
 800b7f6:	e012      	b.n	800b81e <_printf_i+0xfe>
 800b7f8:	682b      	ldr	r3, [r5, #0]
 800b7fa:	6820      	ldr	r0, [r4, #0]
 800b7fc:	1d19      	adds	r1, r3, #4
 800b7fe:	6029      	str	r1, [r5, #0]
 800b800:	0605      	lsls	r5, r0, #24
 800b802:	d501      	bpl.n	800b808 <_printf_i+0xe8>
 800b804:	681e      	ldr	r6, [r3, #0]
 800b806:	e002      	b.n	800b80e <_printf_i+0xee>
 800b808:	0641      	lsls	r1, r0, #25
 800b80a:	d5fb      	bpl.n	800b804 <_printf_i+0xe4>
 800b80c:	881e      	ldrh	r6, [r3, #0]
 800b80e:	4853      	ldr	r0, [pc, #332]	; (800b95c <_printf_i+0x23c>)
 800b810:	2f6f      	cmp	r7, #111	; 0x6f
 800b812:	bf0c      	ite	eq
 800b814:	2308      	moveq	r3, #8
 800b816:	230a      	movne	r3, #10
 800b818:	2100      	movs	r1, #0
 800b81a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b81e:	6865      	ldr	r5, [r4, #4]
 800b820:	60a5      	str	r5, [r4, #8]
 800b822:	2d00      	cmp	r5, #0
 800b824:	bfa2      	ittt	ge
 800b826:	6821      	ldrge	r1, [r4, #0]
 800b828:	f021 0104 	bicge.w	r1, r1, #4
 800b82c:	6021      	strge	r1, [r4, #0]
 800b82e:	b90e      	cbnz	r6, 800b834 <_printf_i+0x114>
 800b830:	2d00      	cmp	r5, #0
 800b832:	d04b      	beq.n	800b8cc <_printf_i+0x1ac>
 800b834:	4615      	mov	r5, r2
 800b836:	fbb6 f1f3 	udiv	r1, r6, r3
 800b83a:	fb03 6711 	mls	r7, r3, r1, r6
 800b83e:	5dc7      	ldrb	r7, [r0, r7]
 800b840:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b844:	4637      	mov	r7, r6
 800b846:	42bb      	cmp	r3, r7
 800b848:	460e      	mov	r6, r1
 800b84a:	d9f4      	bls.n	800b836 <_printf_i+0x116>
 800b84c:	2b08      	cmp	r3, #8
 800b84e:	d10b      	bne.n	800b868 <_printf_i+0x148>
 800b850:	6823      	ldr	r3, [r4, #0]
 800b852:	07de      	lsls	r6, r3, #31
 800b854:	d508      	bpl.n	800b868 <_printf_i+0x148>
 800b856:	6923      	ldr	r3, [r4, #16]
 800b858:	6861      	ldr	r1, [r4, #4]
 800b85a:	4299      	cmp	r1, r3
 800b85c:	bfde      	ittt	le
 800b85e:	2330      	movle	r3, #48	; 0x30
 800b860:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b864:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b868:	1b52      	subs	r2, r2, r5
 800b86a:	6122      	str	r2, [r4, #16]
 800b86c:	f8cd a000 	str.w	sl, [sp]
 800b870:	464b      	mov	r3, r9
 800b872:	aa03      	add	r2, sp, #12
 800b874:	4621      	mov	r1, r4
 800b876:	4640      	mov	r0, r8
 800b878:	f7ff fee4 	bl	800b644 <_printf_common>
 800b87c:	3001      	adds	r0, #1
 800b87e:	d14a      	bne.n	800b916 <_printf_i+0x1f6>
 800b880:	f04f 30ff 	mov.w	r0, #4294967295
 800b884:	b004      	add	sp, #16
 800b886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b88a:	6823      	ldr	r3, [r4, #0]
 800b88c:	f043 0320 	orr.w	r3, r3, #32
 800b890:	6023      	str	r3, [r4, #0]
 800b892:	4833      	ldr	r0, [pc, #204]	; (800b960 <_printf_i+0x240>)
 800b894:	2778      	movs	r7, #120	; 0x78
 800b896:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b89a:	6823      	ldr	r3, [r4, #0]
 800b89c:	6829      	ldr	r1, [r5, #0]
 800b89e:	061f      	lsls	r7, r3, #24
 800b8a0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b8a4:	d402      	bmi.n	800b8ac <_printf_i+0x18c>
 800b8a6:	065f      	lsls	r7, r3, #25
 800b8a8:	bf48      	it	mi
 800b8aa:	b2b6      	uxthmi	r6, r6
 800b8ac:	07df      	lsls	r7, r3, #31
 800b8ae:	bf48      	it	mi
 800b8b0:	f043 0320 	orrmi.w	r3, r3, #32
 800b8b4:	6029      	str	r1, [r5, #0]
 800b8b6:	bf48      	it	mi
 800b8b8:	6023      	strmi	r3, [r4, #0]
 800b8ba:	b91e      	cbnz	r6, 800b8c4 <_printf_i+0x1a4>
 800b8bc:	6823      	ldr	r3, [r4, #0]
 800b8be:	f023 0320 	bic.w	r3, r3, #32
 800b8c2:	6023      	str	r3, [r4, #0]
 800b8c4:	2310      	movs	r3, #16
 800b8c6:	e7a7      	b.n	800b818 <_printf_i+0xf8>
 800b8c8:	4824      	ldr	r0, [pc, #144]	; (800b95c <_printf_i+0x23c>)
 800b8ca:	e7e4      	b.n	800b896 <_printf_i+0x176>
 800b8cc:	4615      	mov	r5, r2
 800b8ce:	e7bd      	b.n	800b84c <_printf_i+0x12c>
 800b8d0:	682b      	ldr	r3, [r5, #0]
 800b8d2:	6826      	ldr	r6, [r4, #0]
 800b8d4:	6961      	ldr	r1, [r4, #20]
 800b8d6:	1d18      	adds	r0, r3, #4
 800b8d8:	6028      	str	r0, [r5, #0]
 800b8da:	0635      	lsls	r5, r6, #24
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	d501      	bpl.n	800b8e4 <_printf_i+0x1c4>
 800b8e0:	6019      	str	r1, [r3, #0]
 800b8e2:	e002      	b.n	800b8ea <_printf_i+0x1ca>
 800b8e4:	0670      	lsls	r0, r6, #25
 800b8e6:	d5fb      	bpl.n	800b8e0 <_printf_i+0x1c0>
 800b8e8:	8019      	strh	r1, [r3, #0]
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	6123      	str	r3, [r4, #16]
 800b8ee:	4615      	mov	r5, r2
 800b8f0:	e7bc      	b.n	800b86c <_printf_i+0x14c>
 800b8f2:	682b      	ldr	r3, [r5, #0]
 800b8f4:	1d1a      	adds	r2, r3, #4
 800b8f6:	602a      	str	r2, [r5, #0]
 800b8f8:	681d      	ldr	r5, [r3, #0]
 800b8fa:	6862      	ldr	r2, [r4, #4]
 800b8fc:	2100      	movs	r1, #0
 800b8fe:	4628      	mov	r0, r5
 800b900:	f7f4 fc86 	bl	8000210 <memchr>
 800b904:	b108      	cbz	r0, 800b90a <_printf_i+0x1ea>
 800b906:	1b40      	subs	r0, r0, r5
 800b908:	6060      	str	r0, [r4, #4]
 800b90a:	6863      	ldr	r3, [r4, #4]
 800b90c:	6123      	str	r3, [r4, #16]
 800b90e:	2300      	movs	r3, #0
 800b910:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b914:	e7aa      	b.n	800b86c <_printf_i+0x14c>
 800b916:	6923      	ldr	r3, [r4, #16]
 800b918:	462a      	mov	r2, r5
 800b91a:	4649      	mov	r1, r9
 800b91c:	4640      	mov	r0, r8
 800b91e:	47d0      	blx	sl
 800b920:	3001      	adds	r0, #1
 800b922:	d0ad      	beq.n	800b880 <_printf_i+0x160>
 800b924:	6823      	ldr	r3, [r4, #0]
 800b926:	079b      	lsls	r3, r3, #30
 800b928:	d413      	bmi.n	800b952 <_printf_i+0x232>
 800b92a:	68e0      	ldr	r0, [r4, #12]
 800b92c:	9b03      	ldr	r3, [sp, #12]
 800b92e:	4298      	cmp	r0, r3
 800b930:	bfb8      	it	lt
 800b932:	4618      	movlt	r0, r3
 800b934:	e7a6      	b.n	800b884 <_printf_i+0x164>
 800b936:	2301      	movs	r3, #1
 800b938:	4632      	mov	r2, r6
 800b93a:	4649      	mov	r1, r9
 800b93c:	4640      	mov	r0, r8
 800b93e:	47d0      	blx	sl
 800b940:	3001      	adds	r0, #1
 800b942:	d09d      	beq.n	800b880 <_printf_i+0x160>
 800b944:	3501      	adds	r5, #1
 800b946:	68e3      	ldr	r3, [r4, #12]
 800b948:	9903      	ldr	r1, [sp, #12]
 800b94a:	1a5b      	subs	r3, r3, r1
 800b94c:	42ab      	cmp	r3, r5
 800b94e:	dcf2      	bgt.n	800b936 <_printf_i+0x216>
 800b950:	e7eb      	b.n	800b92a <_printf_i+0x20a>
 800b952:	2500      	movs	r5, #0
 800b954:	f104 0619 	add.w	r6, r4, #25
 800b958:	e7f5      	b.n	800b946 <_printf_i+0x226>
 800b95a:	bf00      	nop
 800b95c:	0800bb3d 	.word	0x0800bb3d
 800b960:	0800bb4e 	.word	0x0800bb4e

0800b964 <memmove>:
 800b964:	4288      	cmp	r0, r1
 800b966:	b510      	push	{r4, lr}
 800b968:	eb01 0402 	add.w	r4, r1, r2
 800b96c:	d902      	bls.n	800b974 <memmove+0x10>
 800b96e:	4284      	cmp	r4, r0
 800b970:	4623      	mov	r3, r4
 800b972:	d807      	bhi.n	800b984 <memmove+0x20>
 800b974:	1e43      	subs	r3, r0, #1
 800b976:	42a1      	cmp	r1, r4
 800b978:	d008      	beq.n	800b98c <memmove+0x28>
 800b97a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b97e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b982:	e7f8      	b.n	800b976 <memmove+0x12>
 800b984:	4402      	add	r2, r0
 800b986:	4601      	mov	r1, r0
 800b988:	428a      	cmp	r2, r1
 800b98a:	d100      	bne.n	800b98e <memmove+0x2a>
 800b98c:	bd10      	pop	{r4, pc}
 800b98e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b996:	e7f7      	b.n	800b988 <memmove+0x24>

0800b998 <_sbrk_r>:
 800b998:	b538      	push	{r3, r4, r5, lr}
 800b99a:	4d06      	ldr	r5, [pc, #24]	; (800b9b4 <_sbrk_r+0x1c>)
 800b99c:	2300      	movs	r3, #0
 800b99e:	4604      	mov	r4, r0
 800b9a0:	4608      	mov	r0, r1
 800b9a2:	602b      	str	r3, [r5, #0]
 800b9a4:	f7f8 fa4e 	bl	8003e44 <_sbrk>
 800b9a8:	1c43      	adds	r3, r0, #1
 800b9aa:	d102      	bne.n	800b9b2 <_sbrk_r+0x1a>
 800b9ac:	682b      	ldr	r3, [r5, #0]
 800b9ae:	b103      	cbz	r3, 800b9b2 <_sbrk_r+0x1a>
 800b9b0:	6023      	str	r3, [r4, #0]
 800b9b2:	bd38      	pop	{r3, r4, r5, pc}
 800b9b4:	20000680 	.word	0x20000680

0800b9b8 <memcpy>:
 800b9b8:	440a      	add	r2, r1
 800b9ba:	4291      	cmp	r1, r2
 800b9bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9c0:	d100      	bne.n	800b9c4 <memcpy+0xc>
 800b9c2:	4770      	bx	lr
 800b9c4:	b510      	push	{r4, lr}
 800b9c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9ce:	4291      	cmp	r1, r2
 800b9d0:	d1f9      	bne.n	800b9c6 <memcpy+0xe>
 800b9d2:	bd10      	pop	{r4, pc}

0800b9d4 <_realloc_r>:
 800b9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d8:	4680      	mov	r8, r0
 800b9da:	4614      	mov	r4, r2
 800b9dc:	460e      	mov	r6, r1
 800b9de:	b921      	cbnz	r1, 800b9ea <_realloc_r+0x16>
 800b9e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9e4:	4611      	mov	r1, r2
 800b9e6:	f7ff bc49 	b.w	800b27c <_malloc_r>
 800b9ea:	b92a      	cbnz	r2, 800b9f8 <_realloc_r+0x24>
 800b9ec:	f7ff fbda 	bl	800b1a4 <_free_r>
 800b9f0:	4625      	mov	r5, r4
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9f8:	f000 f81b 	bl	800ba32 <_malloc_usable_size_r>
 800b9fc:	4284      	cmp	r4, r0
 800b9fe:	4607      	mov	r7, r0
 800ba00:	d802      	bhi.n	800ba08 <_realloc_r+0x34>
 800ba02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba06:	d812      	bhi.n	800ba2e <_realloc_r+0x5a>
 800ba08:	4621      	mov	r1, r4
 800ba0a:	4640      	mov	r0, r8
 800ba0c:	f7ff fc36 	bl	800b27c <_malloc_r>
 800ba10:	4605      	mov	r5, r0
 800ba12:	2800      	cmp	r0, #0
 800ba14:	d0ed      	beq.n	800b9f2 <_realloc_r+0x1e>
 800ba16:	42bc      	cmp	r4, r7
 800ba18:	4622      	mov	r2, r4
 800ba1a:	4631      	mov	r1, r6
 800ba1c:	bf28      	it	cs
 800ba1e:	463a      	movcs	r2, r7
 800ba20:	f7ff ffca 	bl	800b9b8 <memcpy>
 800ba24:	4631      	mov	r1, r6
 800ba26:	4640      	mov	r0, r8
 800ba28:	f7ff fbbc 	bl	800b1a4 <_free_r>
 800ba2c:	e7e1      	b.n	800b9f2 <_realloc_r+0x1e>
 800ba2e:	4635      	mov	r5, r6
 800ba30:	e7df      	b.n	800b9f2 <_realloc_r+0x1e>

0800ba32 <_malloc_usable_size_r>:
 800ba32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba36:	1f18      	subs	r0, r3, #4
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	bfbc      	itt	lt
 800ba3c:	580b      	ldrlt	r3, [r1, r0]
 800ba3e:	18c0      	addlt	r0, r0, r3
 800ba40:	4770      	bx	lr
	...

0800ba44 <_init>:
 800ba44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba46:	bf00      	nop
 800ba48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba4a:	bc08      	pop	{r3}
 800ba4c:	469e      	mov	lr, r3
 800ba4e:	4770      	bx	lr

0800ba50 <_fini>:
 800ba50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba52:	bf00      	nop
 800ba54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba56:	bc08      	pop	{r3}
 800ba58:	469e      	mov	lr, r3
 800ba5a:	4770      	bx	lr
