var a97897 =
[
    [ "ADC Peripheral Access Layer", "db/d52/a97898.html", "db/d52/a97898" ],
    [ "CMP Peripheral Access Layer", "d9/d30/a97900.html", "d9/d30/a97900" ],
    [ "DAC Peripheral Access Layer", "d5/dde/a97902.html", "d5/dde/a97902" ],
    [ "DMA Peripheral Access Layer", "d3/d9e/a97904.html", "d3/d9e/a97904" ],
    [ "DMAMUX Peripheral Access Layer", "d7/d66/a97906.html", "d7/d66/a97906" ],
    [ "FGPIO Peripheral Access Layer", "d1/d5c/a97908.html", "d1/d5c/a97908" ],
    [ "FTFA Peripheral Access Layer", "d4/d5e/a97910.html", "d4/d5e/a97910" ],
    [ "GPIO Peripheral Access Layer", "dc/d90/a97912.html", "dc/d90/a97912" ],
    [ "I2C Peripheral Access Layer", "dd/d89/a97914.html", "dd/d89/a97914" ],
    [ "I2S Peripheral Access Layer", "d0/ddf/a97916.html", "d0/ddf/a97916" ],
    [ "LLWU Peripheral Access Layer", "dc/d0c/a97918.html", "dc/d0c/a97918" ],
    [ "LPTMR Peripheral Access Layer", "d7/ddc/a97920.html", "d7/ddc/a97920" ],
    [ "MCG Peripheral Access Layer", "da/d6a/a97922.html", "da/d6a/a97922" ],
    [ "MCM Peripheral Access Layer", "d8/d5e/a97924.html", "d8/d5e/a97924" ],
    [ "MTB Peripheral Access Layer", "df/d85/a97926.html", "df/d85/a97926" ],
    [ "MTBDWT Peripheral Access Layer", "d0/d37/a97928.html", "d0/d37/a97928" ],
    [ "NV Peripheral Access Layer", "d3/d42/a97930.html", "d3/d42/a97930" ],
    [ "OSC Peripheral Access Layer", "df/d57/a97932.html", "df/d57/a97932" ],
    [ "PIT Peripheral Access Layer", "dd/d57/a97934.html", "dd/d57/a97934" ],
    [ "PMC Peripheral Access Layer", "d3/d02/a97936.html", "d3/d02/a97936" ],
    [ "PORT Peripheral Access Layer", "d0/d23/a97938.html", "d0/d23/a97938" ],
    [ "RCM Peripheral Access Layer", "dd/d4c/a97940.html", "dd/d4c/a97940" ],
    [ "ROM Peripheral Access Layer", "d3/de5/a97942.html", "d3/de5/a97942" ],
    [ "RTC Peripheral Access Layer", "d9/d3a/a97944.html", "d9/d3a/a97944" ],
    [ "SIM Peripheral Access Layer", "d4/d07/a97946.html", "d4/d07/a97946" ],
    [ "SMC Peripheral Access Layer", "dc/db5/a97948.html", "dc/db5/a97948" ],
    [ "SPI Peripheral Access Layer", "dc/dd3/a97950.html", "dc/dd3/a97950" ],
    [ "TPM Peripheral Access Layer", "d4/d99/a97952.html", "d4/d99/a97952" ],
    [ "TSI Peripheral Access Layer", "d1/d49/a97954.html", "d1/d49/a97954" ],
    [ "UART Peripheral Access Layer", "d5/df9/a97956.html", "d5/df9/a97956" ],
    [ "UART0 Peripheral Access Layer", "dd/de1/a97958.html", "dd/de1/a97958" ],
    [ "USB Peripheral Access Layer", "d3/d07/a97960.html", "d3/d07/a97960" ]
];