//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 08/05/2025 04:15:32 PM
//// Design Name: 
//// Module Name: top_top
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module top_top
//(
//    input clk,
//    input rst
//);
//wire done, set, disp, btn1, rst_btn;
//wire [3:0] number;

    
//    top_control control_inst(.clk(clk), .rst(rst), .set(set), .disp(disp), .done(done), .btn(btn), .rst_btn(rst_btn));
    
//    cnn #(.CHANNEL_SIZE1(783), .CHANNEL_SIZE2(195), .ADDR_LEN1(9), .ADDR_LEN2(7), .H(28), .W1(28), .W2(14), .OC1(7), .OC2(15), .IC(0),
//    .CLASSES(9))
//    cnn_inst(.clk(clk), .rst(set), .done(done), .number(number));
        
    
//endmodule
