# 16-bit MIPS Processor (Custom RTL)

> A simplified 16-bit custom MIPS-like processor implemented in Verilog, designed to support basic instruction execution on a pipelined datapath.

---

## ðŸ”§ Features
- 16-bit datapath and instruction set architecture (ISA)
- Modular design of control unit, ALU, register file, and memory
- Clock-synchronized FSM for instruction decode and execution
- Designed for simulation and FPGA prototyping
- Readable RTL and flexible module structure
