// Seed: 2249188694
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    output wand id_5
    , id_25,
    input tri id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    input wor id_10
    , id_26,
    output wire id_11,
    input tri0 id_12,
    output wire id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wire id_18,
    input wor id_19,
    output wor id_20,
    input tri1 id_21,
    input tri0 id_22,
    input supply1 id_23
);
  wand id_27 = (1);
  assign module_1.id_19 = 0;
  tri1 id_28 = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input tri1 id_5
    , id_26,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    output tri1 id_10,
    input wire id_11,
    output wire id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri1 id_15
    , id_27,
    output wor id_16,
    input tri1 id_17,
    output tri0 id_18,
    input uwire id_19,
    output tri1 id_20,
    output wand id_21,
    input supply1 id_22,
    output tri1 id_23,
    output uwire id_24
    , id_28
);
  rpmos (id_26, 1'b0);
  wire id_29;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_12,
      id_5,
      id_14,
      id_23,
      id_14,
      id_24,
      id_22,
      id_8,
      id_5,
      id_13,
      id_5,
      id_23,
      id_5,
      id_4,
      id_17,
      id_20,
      id_2,
      id_19,
      id_10,
      id_17,
      id_7,
      id_14
  );
endmodule
