Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: dac.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dac.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dac"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff1136

---- Source Options
Top Module Name                    : dac
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "dac.v" in library work
Module <dac> compiled
No errors in compilation
Analysis of file <"dac.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <dac> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <dac>.
Module <dac> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dac>.
    Related source file is "dac.v".
WARNING:Xst:653 - Signal <header> is used but never assigned. This sourceless signal will be automatically connected to value 00010110.
    Found 8x1-bit ROM for signal <$COND_5>.
    Found 16-bit up counter for signal <clk_counter>.
    Found 8-bit up counter for signal <counter>.
    Found 8-bit comparator greatequal for signal <din$cmp_ge0000> created at line 54.
    Found 8-bit comparator greater for signal <din$cmp_gt0000> created at line 54.
    Found 1-bit register for signal <inner_clk>.
    Found 8-bit comparator lessequal for signal <sync$cmp_le0000> created at line 56.
    Found 1-bit register for signal <trigger_buf>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <dac> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 3
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 3
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dac> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dac, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dac.ngr
Top Level Output File Name         : dac
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 105
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 22
#      LUT2                        : 17
#      LUT5                        : 9
#      LUT6                        : 5
#      MUXCY                       : 22
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 26
#      FD                          : 17
#      FDE                         : 1
#      FDR                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 17
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  28800     0%  
 Number of Slice LUTs:                   56  out of  28800     0%  
    Number used as Logic:                56  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     56
   Number with an unused Flip Flop:      30  out of     56    53%  
   Number with an unused LUT:             0  out of     56     0%  
   Number of fully used LUT-FF pairs:    26  out of     56    46%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    480     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.532ns (Maximum Frequency: 394.968MHz)
   Minimum input arrival time before clock: 1.982ns
   Maximum output required time after clock: 4.968ns
   Maximum combinational path delay: 5.072ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.532ns (frequency: 394.968MHz)
  Total number of paths / destination ports: 453 / 34
-------------------------------------------------------------------------
Delay:               2.532ns (Levels of Logic = 3)
  Source:            clk_counter_1 (FF)
  Destination:       clk_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_counter_1 to clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.396   0.905  clk_counter_1 (clk_counter_1)
     LUT6:I0->O            1   0.086   0.487  clk_counter_cmp_eq000096_SW0 (N17)
     LUT6:I4->O           17   0.086   0.486  clk_counter_cmp_eq000096 (clk_counter_cmp_eq0000)
     LUT2:I1->O            1   0.086   0.000  clk_counter_0_rstpot (clk_counter_0_rstpot)
     FD:D                     -0.022          clk_counter_0
    ----------------------------------------
    Total                      2.532ns (0.654ns logic, 1.878ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.982ns (Levels of Logic = 2)
  Source:            trigger (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clk rising

  Data Path: trigger to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.416  trigger_IBUF (trigger_IBUF)
     LUT2:I1->O            8   0.086   0.318  counter_and00001 (counter_and0000)
     FDR:R                     0.468          counter_0
    ----------------------------------------
    Total                      1.982ns (1.248ns logic, 0.734ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43 / 3
-------------------------------------------------------------------------
Offset:              4.968ns (Levels of Logic = 4)
  Source:            counter_2 (FF)
  Destination:       din (PAD)
  Source Clock:      clk rising

  Data Path: counter_2 to din
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.396   0.856  counter_2 (counter_2)
     LUT5:I0->O            1   0.086   0.901  din32 (din32)
     LUT6:I0->O            1   0.086   0.000  din297_G (N20)
     MUXF7:I1->O           1   0.214   0.286  din297 (din_OBUF)
     OBUF:I->O                 2.144          din_OBUF (din)
    ----------------------------------------
    Total                      4.968ns (2.926ns logic, 2.042ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Delay:               5.072ns (Levels of Logic = 5)
  Source:            value<5> (PAD)
  Destination:       din (PAD)

  Data Path: value<5> to din
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.662  value_5_IBUF (value_5_IBUF)
     LUT5:I1->O            1   0.086   0.901  din32 (din32)
     LUT6:I0->O            1   0.086   0.000  din297_G (N20)
     MUXF7:I1->O           1   0.214   0.286  din297 (din_OBUF)
     OBUF:I->O                 2.144          din_OBUF (din)
    ----------------------------------------
    Total                      5.072ns (3.224ns logic, 1.848ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.51 secs
 
--> 

Total memory usage is 339396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

