// Seed: 1304643414
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wire id_7,
    output tri0 id_8
);
  assign id_5 = id_0;
  localparam id_10 = -1'd0;
  module_0 modCall_1 ();
  wire id_11;
  ;
endmodule
module module_2 #(
    parameter id_4 = 32'd48
) (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 _id_4,
    input supply0 id_5
);
  logic [-1 : 1  -  id_4] id_7;
  ;
  module_0 modCall_1 ();
endmodule
