

================================================================
== Vitis HLS Report for 'convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5'
================================================================
* Date:           Fri Dec 13 17:10:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  153|  153|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5  |      151|      151|         3|          1|          1|   150|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     188|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      60|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      60|     269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_152_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln26_fu_181_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln27_1_fu_330_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln27_fu_227_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln28_fu_324_p2         |         +|   0|  0|  10|           3|           1|
    |add_ln30_1_fu_281_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln30_2_fu_299_p2       |         +|   0|  0|  19|           8|           8|
    |add_ln30_3_fu_309_p2       |         +|   0|  0|  19|           8|           8|
    |add_ln30_fu_271_p2         |         +|   0|  0|  13|           6|           6|
    |and_ln26_fu_213_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_146_p2        |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln27_fu_187_p2        |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln28_fu_207_p2        |      icmp|   0|  0|  10|           3|           3|
    |or_ln27_fu_233_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln26_1_fu_219_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln26_fu_193_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln27_1_fu_247_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln27_2_fu_336_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln27_fu_239_p3      |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln26_fu_201_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 188|          78|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |WEIGHTS_blk_n_R                         |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    8|         16|
    |co_fu_82                                |   9|          2|    3|          6|
    |indvar_flatten19_fu_86                  |   9|          2|    8|         16|
    |indvar_flatten6_fu_78                   |   9|          2|    6|         12|
    |kh_fu_74                                |   9|          2|    3|          6|
    |kw_fu_70                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |WEIGHTS_addr_read_reg_408         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |co_fu_82                          |   3|   0|    3|          0|
    |indvar_flatten19_fu_86            |   8|   0|    8|          0|
    |indvar_flatten6_fu_78             |   6|   0|    6|          0|
    |kh_fu_74                          |   3|   0|    3|          0|
    |kw_fu_70                          |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  60|   0|   60|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5|  return value|
|m_axi_WEIGHTS_AWVALID   |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY   |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR    |  out|   64|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID      |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN     |  out|   32|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE    |  out|    3|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST   |  out|    2|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK    |  out|    2|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE   |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT    |  out|    3|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS     |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION  |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER    |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID    |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY    |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA     |  out|   32|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB     |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST     |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID       |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER     |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID   |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY   |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR    |  out|   64|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID      |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN     |  out|   32|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE    |  out|    3|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST   |  out|    2|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK    |  out|    2|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE   |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT    |  out|    3|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS     |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION  |  out|    4|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER    |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID    |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY    |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA     |   in|   32|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST     |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID       |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RFIFONUM  |   in|    9|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER     |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP     |   in|    2|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID    |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY    |  out|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP     |   in|    2|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID       |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER     |   in|    1|       m_axi|                                                                    WEIGHTS|       pointer|
|sext_ln26               |   in|   62|     ap_none|                                                                  sext_ln26|        scalar|
|local_weights_address0  |  out|    8|   ap_memory|                                                              local_weights|         array|
|local_weights_ce0       |  out|    1|   ap_memory|                                                              local_weights|         array|
|local_weights_we0       |  out|    1|   ap_memory|                                                              local_weights|         array|
|local_weights_d0        |  out|   32|   ap_memory|                                                              local_weights|         array|
+------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 9 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln26"   --->   Operation 11 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i62 %sext_ln26_read"   --->   Operation 12 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln26 = store i3 0, i3 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 15 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln27 = store i3 0, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 17 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 0, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 18 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 20 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%icmp_ln26 = icmp_eq  i8 %indvar_flatten19_load, i8 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 22 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%add_ln26_1 = add i8 %indvar_flatten19_load, i8 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 23 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc46, void %VITIS_LOOP_36_6.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 24 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln26 = store i8 %add_ln26_1, i8 %indvar_flatten19" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 25 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln26_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 26 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %WEIGHTS_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 27 'read' 'WEIGHTS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 28 'load' 'kw_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 29 'load' 'kh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 30 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%co_load = load i3 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 31 'load' 'co_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.67ns)   --->   "%add_ln26 = add i3 %co_load, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 32 'add' 'add_ln26' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln27 = icmp_eq  i6 %indvar_flatten6_load, i6 25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.20ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i3 0, i3 %kh_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 36 'select' 'select_ln26' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln26 = xor i1 %icmp_ln27, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 37 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.67ns)   --->   "%icmp_ln28 = icmp_eq  i3 %kw_load, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 38 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln28, i1 %xor_ln26" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 39 'and' 'and_ln26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.20ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i3 %add_ln26, i3 %co_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 40 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%add_ln27 = add i3 %select_ln26, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%or_ln27 = or i1 %and_ln26, i1 %icmp_ln27" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 42 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %or_ln27, i3 0, i3 %kw_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 43 'select' 'select_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.20ns)   --->   "%select_ln27_1 = select i1 %and_ln26, i3 %add_ln27, i3 %select_ln26" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 44 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %select_ln26_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 45 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln26_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %tmp_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 47 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30 = add i6 %zext_ln30_1, i6 %zext_ln30" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 48 'add' 'add_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i3 %select_ln27_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 49 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i6 %add_ln30, i6 %zext_ln30_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 50 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i6 %add_ln30_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 51 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln30_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_2 = add i8 %tmp, i8 %zext_ln30_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 53 'add' 'add_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %select_ln27" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 54 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln30_3 = add i8 %add_ln30_2, i8 %zext_ln30_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 55 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i8 %add_ln30_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 56 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i32 %local_weights, i64 0, i64 %zext_ln30_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 57 'getelementptr' 'local_weights_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:29]   --->   Operation 58 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %WEIGHTS_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 59 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i8 %local_weights_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30]   --->   Operation 60 'store' 'store_ln30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 61 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %select_ln27, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 61 'add' 'add_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln27_1 = add i6 %indvar_flatten6_load, i6 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 62 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%select_ln27_2 = select i1 %icmp_ln27, i6 1, i6 %add_ln27_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 63 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln26 = store i3 %select_ln26_1, i3 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26]   --->   Operation 64 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln27 = store i6 %select_ln27_2, i6 %indvar_flatten6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 65 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln27 = store i3 %select_ln27_1, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:27]   --->   Operation 66 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 67 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc40" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28]   --->   Operation 68 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ WEIGHTS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kw                    (alloca           ) [ 0111]
kh                    (alloca           ) [ 0111]
indvar_flatten6       (alloca           ) [ 0111]
co                    (alloca           ) [ 0111]
indvar_flatten19      (alloca           ) [ 0100]
sext_ln26_read        (read             ) [ 0000]
sext_ln26_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln27            (store            ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten19_load (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln26             (icmp             ) [ 0110]
add_ln26_1            (add              ) [ 0000]
br_ln26               (br               ) [ 0000]
store_ln26            (store            ) [ 0000]
WEIGHTS_addr          (getelementptr    ) [ 0000]
WEIGHTS_addr_read     (read             ) [ 0101]
kw_load               (load             ) [ 0000]
kh_load               (load             ) [ 0000]
indvar_flatten6_load  (load             ) [ 0000]
co_load               (load             ) [ 0000]
add_ln26              (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln27             (icmp             ) [ 0000]
select_ln26           (select           ) [ 0000]
xor_ln26              (xor              ) [ 0000]
icmp_ln28             (icmp             ) [ 0000]
and_ln26              (and              ) [ 0000]
select_ln26_1         (select           ) [ 0000]
add_ln27              (add              ) [ 0000]
or_ln27               (or               ) [ 0000]
select_ln27           (select           ) [ 0000]
select_ln27_1         (select           ) [ 0000]
zext_ln30             (zext             ) [ 0000]
tmp_2                 (bitconcatenate   ) [ 0000]
zext_ln30_1           (zext             ) [ 0000]
add_ln30              (add              ) [ 0000]
zext_ln30_2           (zext             ) [ 0000]
add_ln30_1            (add              ) [ 0000]
zext_ln30_3           (zext             ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
add_ln30_2            (add              ) [ 0000]
zext_ln30_4           (zext             ) [ 0000]
add_ln30_3            (add              ) [ 0000]
zext_ln30_5           (zext             ) [ 0000]
local_weights_addr    (getelementptr    ) [ 0000]
specpipeline_ln29     (specpipeline     ) [ 0000]
bitcast_ln30          (bitcast          ) [ 0000]
store_ln30            (store            ) [ 0000]
add_ln28              (add              ) [ 0000]
add_ln27_1            (add              ) [ 0000]
select_ln27_2         (select           ) [ 0000]
store_ln26            (store            ) [ 0000]
store_ln27            (store            ) [ 0000]
store_ln27            (store            ) [ 0000]
store_ln28            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="WEIGHTS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="kw_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kw/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="kh_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kh/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="co_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten19_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln26_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="62" slack="0"/>
<pin id="92" dir="0" index="1" bw="62" slack="0"/>
<pin id="93" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln26_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="WEIGHTS_addr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WEIGHTS_addr_read/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="local_weights_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln30_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln26_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln26_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln27_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln28_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten19_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln26_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln26_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln26_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="WEIGHTS_addr_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="kw_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="2"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kw_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kh_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="2"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_load/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten6_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="2"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="co_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="2"/>
<pin id="180" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="co_load/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln26_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln27_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln26_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln26_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln28_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln26_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln26_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln27_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln27_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="select_ln27_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln27_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln30_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln30_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln30_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln30_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln30_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln30_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln30_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln30_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln30_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln30_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln30_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln28_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln27_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln27_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln26_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="2"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln27_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="2"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln27_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="2"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln28_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="2"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="kw_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kw "/>
</bind>
</comp>

<comp id="371" class="1005" name="kh_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kh "/>
</bind>
</comp>

<comp id="378" class="1005" name="indvar_flatten6_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="385" class="1005" name="co_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="392" class="1005" name="indvar_flatten19_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="399" class="1005" name="sext_ln26_cast_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_cast "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln26_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="408" class="1005" name="WEIGHTS_addr_read_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="90" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="163" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="172" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="187" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="169" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="201" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="187" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="181" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="178" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="193" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="213" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="187" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="169" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="213" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="227" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="193" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="219" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="219" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="255" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="247" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="271" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="287" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="239" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="299" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="328"><net_src comp="239" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="175" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="187" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="219" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="336" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="247" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="324" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="70" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="374"><net_src comp="74" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="381"><net_src comp="78" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="388"><net_src comp="82" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="395"><net_src comp="86" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="402"><net_src comp="114" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="407"><net_src comp="146" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="96" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: WEIGHTS | {}
	Port: local_weights | {3 }
 - Input state : 
	Port: convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 : WEIGHTS | {2 }
	Port: convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5 : sext_ln26 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln0 : 1
		store_ln27 : 1
		store_ln28 : 1
		indvar_flatten19_load : 1
		icmp_ln26 : 2
		add_ln26_1 : 2
		br_ln26 : 3
		store_ln26 : 3
	State 2
		WEIGHTS_addr_read : 1
	State 3
		add_ln26 : 1
		icmp_ln27 : 1
		select_ln26 : 2
		xor_ln26 : 2
		icmp_ln28 : 1
		and_ln26 : 2
		select_ln26_1 : 2
		add_ln27 : 3
		or_ln27 : 2
		select_ln27 : 2
		select_ln27_1 : 2
		zext_ln30 : 3
		tmp_2 : 3
		zext_ln30_1 : 4
		add_ln30 : 5
		zext_ln30_2 : 3
		add_ln30_1 : 6
		zext_ln30_3 : 7
		tmp : 7
		add_ln30_2 : 8
		zext_ln30_4 : 3
		add_ln30_3 : 9
		zext_ln30_5 : 10
		local_weights_addr : 11
		store_ln30 : 12
		add_ln28 : 3
		add_ln27_1 : 1
		select_ln27_2 : 2
		store_ln26 : 3
		store_ln27 : 3
		store_ln27 : 3
		store_ln28 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln26_1_fu_152      |    0    |    15   |
|          |        add_ln26_fu_181       |    0    |    10   |
|          |        add_ln27_fu_227       |    0    |    10   |
|          |        add_ln30_fu_271       |    0    |    10   |
|    add   |       add_ln30_1_fu_281      |    0    |    13   |
|          |       add_ln30_2_fu_299      |    0    |    19   |
|          |       add_ln30_3_fu_309      |    0    |    19   |
|          |        add_ln28_fu_324       |    0    |    10   |
|          |       add_ln27_1_fu_330      |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln26_fu_146       |    0    |    15   |
|   icmp   |       icmp_ln27_fu_187       |    0    |    13   |
|          |       icmp_ln28_fu_207       |    0    |    10   |
|----------|------------------------------|---------|---------|
|          |      select_ln26_fu_193      |    0    |    3    |
|          |     select_ln26_1_fu_219     |    0    |    3    |
|  select  |      select_ln27_fu_239      |    0    |    3    |
|          |     select_ln27_1_fu_247     |    0    |    3    |
|          |     select_ln27_2_fu_336     |    0    |    6    |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln26_fu_201       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        and_ln26_fu_213       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln27_fu_233        |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |   sext_ln26_read_read_fu_90  |    0    |    0    |
|          | WEIGHTS_addr_read_read_fu_96 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln26_cast_fu_114    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln30_fu_255       |    0    |    0    |
|          |      zext_ln30_1_fu_267      |    0    |    0    |
|   zext   |      zext_ln30_2_fu_277      |    0    |    0    |
|          |      zext_ln30_3_fu_287      |    0    |    0    |
|          |      zext_ln30_4_fu_305      |    0    |    0    |
|          |      zext_ln30_5_fu_315      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_2_fu_259         |    0    |    0    |
|          |          tmp_fu_291          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   181   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|WEIGHTS_addr_read_reg_408|   32   |
|        co_reg_385       |    3   |
|    icmp_ln26_reg_404    |    1   |
| indvar_flatten19_reg_392|    8   |
| indvar_flatten6_reg_378 |    6   |
|        kh_reg_371       |    3   |
|        kw_reg_364       |    3   |
|  sext_ln26_cast_reg_399 |   64   |
+-------------------------+--------+
|          Total          |   120  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   181  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   120  |    -   |
+-----------+--------+--------+
|   Total   |   120  |   181  |
+-----------+--------+--------+
