#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 24 10:51:02 2025
# Process ID: 11640
# Current directory: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33912 C:\Working\VGA_AI_25_2\0924_basys3_Final_merge\0910_VGA_OV7670_pattern_test\0910_VGA_OV7670.xpr
# Log file: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/vivado.log
# Journal file: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.xpr
INFO: [Project 1-313] Project file moved from 'C:/Working/VGA_AI_25_2/0924_3차_backup/0924_3차_backup/0910_VGA_OV7670_pattern_test' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.gen/sources_1', nor could it be found using path 'C:/Working/VGA_AI_25_2/0924_3차_backup/0924_3차_backup/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 10:51:44 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 10:51:44 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/WorkingFPGA_AI_25_2/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/WorkingFPGA_AI_25_2/Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: VGA_Camera_Display
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1496.660 ; gain = 243.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:58]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:88]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:88]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:313]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:645]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:596]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
WARNING: [Synth 8-689] width (3) of port connection 'led' does not match port width (9) of module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:377]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.246 ; gain = 327.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1601.613 ; gain = 348.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1601.613 ; gain = 348.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1601.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1725.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1877.238 ; gain = 624.516
88 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.238 ; gain = 770.848
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.625 ; gain = 16.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:58]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:88]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:88]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:313]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:645]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:596]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
WARNING: [Synth 8-689] width (3) of port connection 'led' does not match port width (9) of module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:377]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.312 ; gain = 82.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.207 ; gain = 106.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.207 ; gain = 106.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2017.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.301 ; gain = 137.148
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 11:04:44 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 11:04:44 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2017.301 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B820D1A
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3608.973 ; gain = 89.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:58]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:88]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:88]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:313]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:645]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:596]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3666.398 ; gain = 146.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3680.094 ; gain = 160.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3680.094 ; gain = 160.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 3698.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3698.520 ; gain = 179.102
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 11:24:11 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 11:24:12 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3698.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:59]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:89]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:89]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:313]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:645]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:596]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3698.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3705.145 ; gain = 6.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3705.145 ; gain = 6.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 3723.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3723.652 ; gain = 25.133
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3723.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:59]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:89]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:89]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:308]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:635]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:587]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3723.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3735.961 ; gain = 12.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3735.961 ; gain = 12.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 3754.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'fsm_led[6]'. [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3754.590 ; gain = 30.938
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 11:46:11 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 11:46:11 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3755.121 ; gain = 0.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:636]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:588]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3759.430 ; gain = 4.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3783.332 ; gain = 28.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3783.332 ; gain = 28.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 3801.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3801.766 ; gain = 47.176
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 12:09:56 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 12:09:56 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 12:24:35 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 12:24:35 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 12:27:33 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 12:27:33 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 12:47:45 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 12:47:45 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3808.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:630]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:582]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3825.793 ; gain = 17.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3850.582 ; gain = 41.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3850.582 ; gain = 41.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3868.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3868.992 ; gain = 60.250
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 14:15:44 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 14:15:44 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 3868.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4171 Unisim elements for replacement
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3868.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:630]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:582]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3868.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3868.992 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3868.992 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 3885.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3885.488 ; gain = 16.496
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 14:29:27 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 14:29:28 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3885.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:583]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3885.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3901.680 ; gain = 16.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3901.680 ; gain = 16.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 3920.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3920.098 ; gain = 34.609
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 14:41:45 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 14:41:45 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3968.430 ; gain = 25.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:583]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3968.430 ; gain = 25.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3968.430 ; gain = 25.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3968.430 ; gain = 25.117
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 3986.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3986.863 ; gain = 43.551
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3986.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:583]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3986.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3986.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3986.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 4002.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4002.664 ; gain = 15.801
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4002.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:583]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4002.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4008.637 ; gain = 5.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4008.637 ; gain = 5.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 4027.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4027.066 ; gain = 24.402
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4027.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:310]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:631]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:583]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:662]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4027.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4027.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4027.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 4036.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4036.668 ; gain = 9.602
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 15:18:27 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 15:18:27 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 15:28:39 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 15:28:39 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4039.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4053.836 ; gain = 14.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4053.836 ; gain = 14.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 4072.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4072.336 ; gain = 32.922
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4072.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
ERROR: [Synth 8-344] instance 'U_Point_In_Polygon' has duplicate port connection for port 'pattern_in_en' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:402]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
ERROR: [Synth 8-6156] failed synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
ERROR: [Synth 8-6156] failed synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4072.336 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4072.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4072.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4079.711 ; gain = 7.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4079.711 ; gain = 7.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 4098.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4098.148 ; gain = 25.812
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 16:43:24 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 16:43:24 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4098.148 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4098.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4099.375 ; gain = 1.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4099.375 ; gain = 1.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 4117.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4117.797 ; gain = 19.648
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 16:53:48 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 16:53:48 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4117.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_Camera_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:27]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:52]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
	Parameter H_Display_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Display_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (3#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Decoder' (4#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Decoder.sv:3]
WARNING: [Synth 8-689] width (9) of port connection 'y_pixel' does not match port width (10) of module 'VGA_Decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:60]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (5#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (6#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_MemController' (7#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_MemController.sv:3]
WARNING: [Synth 8-7071] port 'clk' of module 'VGA_MemController' is unconnected for instance 'U_VGA_MemController' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
WARNING: [Synth 8-7023] instance 'U_VGA_MemController' of module 'VGA_MemController' has 10 connections declared, but only 9 given [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:90]
INFO: [Synth 8-6157] synthesizing module 'delay_1pclk' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_1pclk' (8#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/delay.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (9#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/LineBuffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MedianFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Sort' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6157] synthesizing module 'Sort__parameterized0' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000110 
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:98]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:100]
WARNING: [Synth 8-324] index 9 out of range [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'Sort__parameterized0' (10#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'MedianFilter' (11#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/MedianFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'GrayScale_Filter_9' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'GrayScale_Filter_9' (12#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/GrayScale_Filter_9.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SobelFilter' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
	Parameter threshold bound to: 1500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SobelFilter' (13#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/filter/SobelFilter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_set' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_set' (14#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:257]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controller' (15#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (16#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/SCCB.sv:3]
INFO: [Synth 8-6157] synthesizing module 'chromakey' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'chromakey' (17#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/chromakey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pattern_rom' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'PATTERN.mem' is read successfully [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'pattern_rom' (18#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/pattern_rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'game_main_fsm' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
	Parameter X_BOX1 bound to: 10 - type: integer 
	Parameter X_BOX2 bound to: 10 - type: integer 
	Parameter X_BOX3 bound to: 10 - type: integer 
	Parameter X_BOX4 bound to: 480 - type: integer 
	Parameter X_BOX5 bound to: 480 - type: integer 
	Parameter X_BOX6 bound to: 480 - type: integer 
	Parameter Y_BOX1 bound to: 10 - type: integer 
	Parameter Y_BOX2 bound to: 160 - type: integer 
	Parameter Y_BOX3 bound to: 320 - type: integer 
	Parameter Y_BOX4 bound to: 10 - type: integer 
	Parameter Y_BOX5 bound to: 160 - type: integer 
	Parameter Y_BOX6 bound to: 320 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'game_main_fsm' (19#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'point_in_polygon' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_cross_unit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ray_cross_unit' (20#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/ray_crossing.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'point_in_polygon' (21#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/point_in_polygon.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sender_uart' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
	Parameter F_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (22#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/btn_debounce.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (24#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (25#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_controlunit' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'fifo_controlunit' (26#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo_controlunit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (27#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (28#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/baud_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (29#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/uart_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:184]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:211]
INFO: [Synth 8-6155] done synthesizing module 'sender_uart' (30#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/UART/send_uart.sv:2]
INFO: [Synth 8-6157] synthesizing module 'uart_decoder' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6155] done synthesizing module 'uart_decoder' (31#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/add/game_main_fsm.sv:667]
INFO: [Synth 8-6157] synthesizing module 'Pattern_Detect_Display' [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Pattern_Detect_Display' (32#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/Pattern_Detect_Display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Camera_Display' (33#1) [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/sources_1/new/VGA_Camera_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4117.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4117.832 ; gain = 0.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4117.832 ; gain = 0.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 4136.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.srcs/constrs_1/imports/VGA_AI_25_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4136.262 ; gain = 18.465
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 16:56:06 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 16:56:06 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 17:12:05 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 17:12:05 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 17:15:38 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 17:15:38 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Sep 24 17:19:50 2025] Launched synth_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/synth_1/runme.log
[Wed Sep 24 17:19:50 2025] Launched impl_1...
Run output will be captured here: C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Working/VGA_AI_25_2/0924_basys3_Final_merge/0910_VGA_OV7670_pattern_test/0910_VGA_OV7670.runs/impl_1/VGA_Camera_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 17:42:20 2025...
