

#ifndef INC_STM32F401XX_H_
#define INC_STM32F401XX_H_


//Base Addresses of Flash and SRAM
#define FLASH_BASEADDR				0x08000000U  		//Base Address of Flash Memory, refer datasheet Pg.51
#define SRAM_BASEADDR				0x20000000U			//Base Address of SRAM, refer datasheet Pg.51
#define ROM_BASEADDR				0x1FFF0000U 		//ST factory bootloader location  refer datasheet Pg.51

//AHBx and APBx Bus Peripheral base addresses
#define PERIPH_BASEADDR				0x40000000U
#define APB1PERIPH_BASEADDR			PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR			0x40010000U
#define AHB1PERIPH_BASEADDR			0x40020000U
#define AHB2PERIPH_BASEADDR			0x50000000U



#endif /* INC_STM32F401XX_H_ */
