// Seed: 482750941
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    output logic id_4
);
  wire id_6;
  wire [1 : -1] id_7;
  always @(id_7 or posedge -1 or posedge 1) begin : LABEL_0
    wait ('b0);
    id_4 <= 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output tri0 id_6,
    output logic id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16,
    input uwire id_17,
    output supply1 id_18,
    output wand id_19,
    output wor id_20,
    input supply0 id_21,
    input tri id_22,
    output wire id_23,
    input wand id_24,
    output tri0 id_25,
    input supply1 id_26,
    output supply0 id_27
);
  wire id_29, id_30;
  module_0 modCall_1 (
      id_6,
      id_21,
      id_22,
      id_22,
      id_7
  );
  assign modCall_1.id_0 = 0;
  initial begin : LABEL_0
    id_7 <= 1;
    id_0 <= -1;
  end
endmodule
