

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_s'
================================================================
* Date:           Sun Nov  3 13:41:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_4_VITIS_LOOP_140_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_141_6_VITIS_LOOP_142_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 62 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 
62 --> 63 
63 --> 64 61 
64 --> 65 68 
65 --> 66 
66 --> 67 
67 --> 64 
68 --> 63 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 69 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf_1 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 70 'alloca' 'buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buf_2 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 71 'alloca' 'buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buf_3 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 72 'alloca' 'buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%acc = alloca i64 1" [./../hw_library/pool.h:121]   --->   Operation 73 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 74 [1/1] (3.63ns)   --->   "%valIn_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:70]   --->   Operation 74 'read' 'valIn_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (3.58ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_4" [./../hw_library/pool.h:72]   --->   Operation 75 'write' 'write_ln72' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 76 [1/1] (3.63ns)   --->   "%valIn_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:74]   --->   Operation 76 'read' 'valIn_5' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (3.58ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_5" [./../hw_library/pool.h:76]   --->   Operation 77 'write' 'write_ln76' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 78 [1/1] (3.63ns)   --->   "%valIn_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:78]   --->   Operation 78 'read' 'valIn_6' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (3.58ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_6" [./../hw_library/pool.h:80]   --->   Operation 79 'write' 'write_ln80' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 80 [1/1] (3.63ns)   --->   "%valIn_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:82]   --->   Operation 80 'read' 'valIn_7' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (3.58ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_7" [./../hw_library/pool.h:84]   --->   Operation 81 'write' 'write_ln84' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 82 [1/1] (3.63ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:86]   --->   Operation 82 'read' 'valIn' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (3.58ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn" [./../hw_library/pool.h:88]   --->   Operation 83 'write' 'write_ln88' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 84 [1/1] (3.63ns)   --->   "%valIn_8 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:90]   --->   Operation 84 'read' 'valIn_8' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 85 [1/1] (3.58ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_8" [./../hw_library/pool.h:92]   --->   Operation 85 'write' 'write_ln92' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 86 [1/1] (3.63ns)   --->   "%valIn_9 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:94]   --->   Operation 86 'read' 'valIn_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 87 [1/1] (3.58ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_9" [./../hw_library/pool.h:96]   --->   Operation 87 'write' 'write_ln96' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (3.63ns)   --->   "%valIn_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_5" [./../hw_library/pool.h:98]   --->   Operation 90 'read' 'valIn_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 91 [1/1] (3.58ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_6, i32 %valIn_3" [./../hw_library/pool.h:100]   --->   Operation 91 'write' 'write_ln100' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %valIn_4, i32 2" [./../hw_library/pool.h:109]   --->   Operation 92 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %if.end, void %if.then" [./../hw_library/pool.h:109]   --->   Operation 93 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %valIn_8, i32 %IFMCH_curr" [./../hw_library/pool.h:111]   --->   Operation 94 'store' 'store_ln111' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln112 = store i32 %valIn_9, i32 %IFMDim_curr" [./../hw_library/pool.h:112]   --->   Operation 95 'store' 'store_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end" [./../hw_library/pool.h:114]   --->   Operation 96 'br' 'br_ln114' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [./../hw_library/pool.h:132]   --->   Operation 98 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr" [./../hw_library/pool.h:132]   --->   Operation 99 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_8 : Operation 100 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %valIn_4, i32 0" [./../hw_library/pool.h:137]   --->   Operation 100 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 1" [./../hw_library/pool.h:132]   --->   Operation 102 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_1" [./../hw_library/pool.h:132]   --->   Operation 103 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 2" [./../hw_library/pool.h:132]   --->   Operation 104 'getelementptr' 'acc_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_2" [./../hw_library/pool.h:132]   --->   Operation 105 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 3" [./../hw_library/pool.h:132]   --->   Operation 106 'getelementptr' 'acc_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_3" [./../hw_library/pool.h:132]   --->   Operation 107 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr i32 %acc, i64 0, i64 4" [./../hw_library/pool.h:132]   --->   Operation 108 'getelementptr' 'acc_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_4" [./../hw_library/pool.h:132]   --->   Operation 109 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr i32 %acc, i64 0, i64 5" [./../hw_library/pool.h:132]   --->   Operation 110 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_5" [./../hw_library/pool.h:132]   --->   Operation 111 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr i32 %acc, i64 0, i64 6" [./../hw_library/pool.h:132]   --->   Operation 112 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_6" [./../hw_library/pool.h:132]   --->   Operation 113 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr i32 %acc, i64 0, i64 7" [./../hw_library/pool.h:132]   --->   Operation 114 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_7" [./../hw_library/pool.h:132]   --->   Operation 115 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr i32 %acc, i64 0, i64 8" [./../hw_library/pool.h:132]   --->   Operation 116 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_8" [./../hw_library/pool.h:132]   --->   Operation 117 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr i32 %acc, i64 0, i64 9" [./../hw_library/pool.h:132]   --->   Operation 118 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_9" [./../hw_library/pool.h:132]   --->   Operation 119 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr i32 %acc, i64 0, i64 10" [./../hw_library/pool.h:132]   --->   Operation 120 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_10" [./../hw_library/pool.h:132]   --->   Operation 121 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr i32 %acc, i64 0, i64 11" [./../hw_library/pool.h:132]   --->   Operation 122 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_11" [./../hw_library/pool.h:132]   --->   Operation 123 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr i32 %acc, i64 0, i64 12" [./../hw_library/pool.h:132]   --->   Operation 124 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_12" [./../hw_library/pool.h:132]   --->   Operation 125 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr i32 %acc, i64 0, i64 13" [./../hw_library/pool.h:132]   --->   Operation 126 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_13" [./../hw_library/pool.h:132]   --->   Operation 127 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr i32 %acc, i64 0, i64 14" [./../hw_library/pool.h:132]   --->   Operation 128 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_14" [./../hw_library/pool.h:132]   --->   Operation 129 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr i32 %acc, i64 0, i64 15" [./../hw_library/pool.h:132]   --->   Operation 130 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_15" [./../hw_library/pool.h:132]   --->   Operation 131 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr i32 %acc, i64 0, i64 16" [./../hw_library/pool.h:132]   --->   Operation 132 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_16" [./../hw_library/pool.h:132]   --->   Operation 133 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr i32 %acc, i64 0, i64 17" [./../hw_library/pool.h:132]   --->   Operation 134 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_17" [./../hw_library/pool.h:132]   --->   Operation 135 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr i32 %acc, i64 0, i64 18" [./../hw_library/pool.h:132]   --->   Operation 136 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_18" [./../hw_library/pool.h:132]   --->   Operation 137 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr i32 %acc, i64 0, i64 19" [./../hw_library/pool.h:132]   --->   Operation 138 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_19" [./../hw_library/pool.h:132]   --->   Operation 139 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr i32 %acc, i64 0, i64 20" [./../hw_library/pool.h:132]   --->   Operation 140 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_20" [./../hw_library/pool.h:132]   --->   Operation 141 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr i32 %acc, i64 0, i64 21" [./../hw_library/pool.h:132]   --->   Operation 142 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_21" [./../hw_library/pool.h:132]   --->   Operation 143 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 144 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr i32 %acc, i64 0, i64 22" [./../hw_library/pool.h:132]   --->   Operation 144 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_22" [./../hw_library/pool.h:132]   --->   Operation 145 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 146 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr i32 %acc, i64 0, i64 23" [./../hw_library/pool.h:132]   --->   Operation 146 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_23" [./../hw_library/pool.h:132]   --->   Operation 147 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr i32 %acc, i64 0, i64 24" [./../hw_library/pool.h:132]   --->   Operation 148 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_24" [./../hw_library/pool.h:132]   --->   Operation 149 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr i32 %acc, i64 0, i64 25" [./../hw_library/pool.h:132]   --->   Operation 150 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_25" [./../hw_library/pool.h:132]   --->   Operation 151 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr i32 %acc, i64 0, i64 26" [./../hw_library/pool.h:132]   --->   Operation 152 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_26" [./../hw_library/pool.h:132]   --->   Operation 153 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr i32 %acc, i64 0, i64 27" [./../hw_library/pool.h:132]   --->   Operation 154 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_27" [./../hw_library/pool.h:132]   --->   Operation 155 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr i32 %acc, i64 0, i64 28" [./../hw_library/pool.h:132]   --->   Operation 156 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_28" [./../hw_library/pool.h:132]   --->   Operation 157 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr i32 %acc, i64 0, i64 29" [./../hw_library/pool.h:132]   --->   Operation 158 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_29" [./../hw_library/pool.h:132]   --->   Operation 159 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr i32 %acc, i64 0, i64 30" [./../hw_library/pool.h:132]   --->   Operation 160 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_30" [./../hw_library/pool.h:132]   --->   Operation 161 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr i32 %acc, i64 0, i64 31" [./../hw_library/pool.h:132]   --->   Operation 162 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_31" [./../hw_library/pool.h:132]   --->   Operation 163 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 164 [1/1] (0.00ns)   --->   "%acc_addr_32 = getelementptr i32 %acc, i64 0, i64 32" [./../hw_library/pool.h:132]   --->   Operation 164 'getelementptr' 'acc_addr_32' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_32" [./../hw_library/pool.h:132]   --->   Operation 165 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 166 [1/1] (0.00ns)   --->   "%acc_addr_33 = getelementptr i32 %acc, i64 0, i64 33" [./../hw_library/pool.h:132]   --->   Operation 166 'getelementptr' 'acc_addr_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_33" [./../hw_library/pool.h:132]   --->   Operation 167 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 168 [1/1] (0.00ns)   --->   "%acc_addr_34 = getelementptr i32 %acc, i64 0, i64 34" [./../hw_library/pool.h:132]   --->   Operation 168 'getelementptr' 'acc_addr_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_34" [./../hw_library/pool.h:132]   --->   Operation 169 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 170 [1/1] (0.00ns)   --->   "%acc_addr_35 = getelementptr i32 %acc, i64 0, i64 35" [./../hw_library/pool.h:132]   --->   Operation 170 'getelementptr' 'acc_addr_35' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_35" [./../hw_library/pool.h:132]   --->   Operation 171 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 172 [1/1] (0.00ns)   --->   "%acc_addr_36 = getelementptr i32 %acc, i64 0, i64 36" [./../hw_library/pool.h:132]   --->   Operation 172 'getelementptr' 'acc_addr_36' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_36" [./../hw_library/pool.h:132]   --->   Operation 173 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 174 [1/1] (0.00ns)   --->   "%acc_addr_37 = getelementptr i32 %acc, i64 0, i64 37" [./../hw_library/pool.h:132]   --->   Operation 174 'getelementptr' 'acc_addr_37' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_37" [./../hw_library/pool.h:132]   --->   Operation 175 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 176 [1/1] (0.00ns)   --->   "%acc_addr_38 = getelementptr i32 %acc, i64 0, i64 38" [./../hw_library/pool.h:132]   --->   Operation 176 'getelementptr' 'acc_addr_38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_38" [./../hw_library/pool.h:132]   --->   Operation 177 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 47 <SV = 46> <Delay = 2.32>
ST_47 : Operation 178 [1/1] (0.00ns)   --->   "%acc_addr_39 = getelementptr i32 %acc, i64 0, i64 39" [./../hw_library/pool.h:132]   --->   Operation 178 'getelementptr' 'acc_addr_39' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_39" [./../hw_library/pool.h:132]   --->   Operation 179 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 180 [1/1] (0.00ns)   --->   "%acc_addr_40 = getelementptr i32 %acc, i64 0, i64 40" [./../hw_library/pool.h:132]   --->   Operation 180 'getelementptr' 'acc_addr_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_40" [./../hw_library/pool.h:132]   --->   Operation 181 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 49 <SV = 48> <Delay = 2.32>
ST_49 : Operation 182 [1/1] (0.00ns)   --->   "%acc_addr_41 = getelementptr i32 %acc, i64 0, i64 41" [./../hw_library/pool.h:132]   --->   Operation 182 'getelementptr' 'acc_addr_41' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_41" [./../hw_library/pool.h:132]   --->   Operation 183 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 50 <SV = 49> <Delay = 2.32>
ST_50 : Operation 184 [1/1] (0.00ns)   --->   "%acc_addr_42 = getelementptr i32 %acc, i64 0, i64 42" [./../hw_library/pool.h:132]   --->   Operation 184 'getelementptr' 'acc_addr_42' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_42" [./../hw_library/pool.h:132]   --->   Operation 185 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 51 <SV = 50> <Delay = 2.32>
ST_51 : Operation 186 [1/1] (0.00ns)   --->   "%acc_addr_43 = getelementptr i32 %acc, i64 0, i64 43" [./../hw_library/pool.h:132]   --->   Operation 186 'getelementptr' 'acc_addr_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_43" [./../hw_library/pool.h:132]   --->   Operation 187 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 52 <SV = 51> <Delay = 2.32>
ST_52 : Operation 188 [1/1] (0.00ns)   --->   "%acc_addr_44 = getelementptr i32 %acc, i64 0, i64 44" [./../hw_library/pool.h:132]   --->   Operation 188 'getelementptr' 'acc_addr_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_44" [./../hw_library/pool.h:132]   --->   Operation 189 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 53 <SV = 52> <Delay = 2.32>
ST_53 : Operation 190 [1/1] (0.00ns)   --->   "%acc_addr_45 = getelementptr i32 %acc, i64 0, i64 45" [./../hw_library/pool.h:132]   --->   Operation 190 'getelementptr' 'acc_addr_45' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_45" [./../hw_library/pool.h:132]   --->   Operation 191 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 54 <SV = 53> <Delay = 2.32>
ST_54 : Operation 192 [1/1] (0.00ns)   --->   "%acc_addr_46 = getelementptr i32 %acc, i64 0, i64 46" [./../hw_library/pool.h:132]   --->   Operation 192 'getelementptr' 'acc_addr_46' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_46" [./../hw_library/pool.h:132]   --->   Operation 193 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 55 <SV = 54> <Delay = 2.32>
ST_55 : Operation 194 [1/1] (0.00ns)   --->   "%acc_addr_47 = getelementptr i32 %acc, i64 0, i64 47" [./../hw_library/pool.h:132]   --->   Operation 194 'getelementptr' 'acc_addr_47' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_47" [./../hw_library/pool.h:132]   --->   Operation 195 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 56 <SV = 55> <Delay = 2.32>
ST_56 : Operation 196 [1/1] (0.00ns)   --->   "%acc_addr_48 = getelementptr i32 %acc, i64 0, i64 48" [./../hw_library/pool.h:132]   --->   Operation 196 'getelementptr' 'acc_addr_48' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_48" [./../hw_library/pool.h:132]   --->   Operation 197 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 57 <SV = 56> <Delay = 12.5>
ST_57 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 198 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 199 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 200 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 201 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 202 [1/1] (0.00ns)   --->   "%specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:122]   --->   Operation 202 'specmemcore' 'specmemcore_ln122' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 203 [1/1] (0.00ns)   --->   "%acc_addr_49 = getelementptr i32 %acc, i64 0, i64 49" [./../hw_library/pool.h:132]   --->   Operation 203 'getelementptr' 'acc_addr_49' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i6 %acc_addr_49" [./../hw_library/pool.h:132]   --->   Operation 204 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_57 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %fpga_resource_hint.if.else267.33, void %if.then62" [./../hw_library/pool.h:137]   --->   Operation 205 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 206 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_8, i32 %valIn_6" [./../hw_library/pool.h:188]   --->   Operation 206 'mul' 'KER_size_0' <Predicate = (!icmp_ln137)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 207 [1/1] (0.00ns)   --->   "%specfucore_ln191 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:191]   --->   Operation 207 'specfucore' 'specfucore_ln191' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 208 [1/1] (0.00ns)   --->   "%empty_79 = wait i32 @_ssdm_op_Wait"   --->   Operation 208 'wait' 'empty_79' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 209 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 210 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32 %IFMDim_curr" [./../hw_library/pool.h:138]   --->   Operation 210 'load' 'IFMDim_curr_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_load, i32 1, i32 31" [./../hw_library/pool.h:138]   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 212 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32 %IFMCH_curr"   --->   Operation 212 'load' 'IFMCH_curr_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i31 %trunc_ln" [./../hw_library/pool.h:138]   --->   Operation 213 'zext' 'zext_ln138' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i32 %IFMCH_curr_load" [./../hw_library/pool.h:138]   --->   Operation 214 'zext' 'zext_ln138_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 215 [2/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_1" [./../hw_library/pool.h:138]   --->   Operation 215 'mul' 'mul_ln138' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i32 %valIn_5" [./../hw_library/pool.h:138]   --->   Operation 216 'zext' 'zext_ln138_2' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_57 : Operation 217 [2/2] (6.91ns)   --->   "%mul_ln138_1 = mul i63 %zext_ln138_2, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 217 'mul' 'mul_ln138_1' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 218 'store' 'store_ln0' <Predicate = (icmp_ln137)> <Delay = 1.58>

State 58 <SV = 57> <Delay = 12.5>
ST_58 : Operation 219 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_6, i32 %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 219 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln192 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:192]   --->   Operation 220 'specfucore' 'specfucore_ln192' <Predicate = true> <Delay = 0.00>

State 59 <SV = 58> <Delay = 12.5>
ST_59 : Operation 221 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_7, i32 %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 221 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 222 [1/1] (0.00ns)   --->   "%specfucore_ln193 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:193]   --->   Operation 222 'specfucore' 'specfucore_ln193' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 4.14>
ST_60 : Operation 223 [2/2] (4.14ns)   --->   "%call_ln190 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_5, i32 %connect_6" [./../hw_library/pool.h:190]   --->   Operation 223 'call' 'call_ln190' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 224 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [./../hw_library/pool.h:188]   --->   Operation 224 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 225 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin8" [./../hw_library/pool.h:188]   --->   Operation 225 'specregionend' 'rend9' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 226 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [./../hw_library/pool.h:189]   --->   Operation 226 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 227 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin6" [./../hw_library/pool.h:189]   --->   Operation 227 'specregionend' 'rend7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 228 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [./../hw_library/pool.h:190]   --->   Operation 228 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 229 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin" [./../hw_library/pool.h:190]   --->   Operation 229 'specregionend' 'rend' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln190 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_5, i32 %connect_6" [./../hw_library/pool.h:190]   --->   Operation 230 'call' 'call_ln190' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 231 'br' 'br_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_61 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [./../hw_library/pool.h:201]   --->   Operation 232 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>

State 62 <SV = 57> <Delay = 6.91>
ST_62 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_load, i1 0" [./../hw_library/pool.h:138]   --->   Operation 233 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln, i1 0" [./../hw_library/pool.h:138]   --->   Operation 234 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 235 [1/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_1" [./../hw_library/pool.h:138]   --->   Operation 235 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 236 [1/2] (6.91ns)   --->   "%mul_ln138_1 = mul i63 %zext_ln138_2, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 236 'mul' 'mul_ln138_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:139]   --->   Operation 237 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 63 <SV = 58> <Delay = 3.49>
ST_63 : Operation 238 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 238 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 239 [1/1] (3.49ns)   --->   "%icmp_ln139 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln138_1" [./../hw_library/pool.h:139]   --->   Operation 239 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 240 [1/1] (3.49ns)   --->   "%add_ln139 = add i63 %indvar_flatten20_load, i63 1" [./../hw_library/pool.h:139]   --->   Operation 240 'add' 'add_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc264.loopexit, void %if.end279.loopexit" [./../hw_library/pool.h:139]   --->   Operation 241 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_4_VITIS_LOOP_140_5_str"   --->   Operation 242 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_63 : Operation 243 [1/1] (1.58ns)   --->   "%br_ln141 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:141]   --->   Operation 243 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_63 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 244 'br' 'br_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 64 <SV = 59> <Delay = 5.77>
ST_64 : Operation 245 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc264.loopexit, i32 %add_ln141, void %for.inc171" [./../hw_library/pool.h:141]   --->   Operation 245 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 246 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc264.loopexit, i31 %add_ln142, void %for.inc171" [./../hw_library/pool.h:142]   --->   Operation 246 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 247 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_4" [./../hw_library/pool.h:141]   --->   Operation 247 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 248 [1/1] (2.55ns)   --->   "%add_ln141 = add i32 %indvar_flatten6, i32 1" [./../hw_library/pool.h:141]   --->   Operation 248 'add' 'add_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc171, void %for.inc255.preheader" [./../hw_library/pool.h:141]   --->   Operation 249 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 250 [1/1] (2.52ns)   --->   "%icmp_ln142 = icmp_eq  i31 %xp, i31 %trunc_ln" [./../hw_library/pool.h:142]   --->   Operation 250 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 251 [1/1] (0.73ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i31 0, i31 %xp" [./../hw_library/pool.h:141]   --->   Operation 251 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 252 [1/1] (0.00ns)   --->   "%empty_78 = wait i32 @_ssdm_op_Wait"   --->   Operation 252 'wait' 'empty_78' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_64 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_2, i32 %IFMCH_curr_load, i32 %connect_5, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 253 'call' 'call_ln138' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i31 %select_ln141" [./../hw_library/pool.h:142]   --->   Operation 254 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_64 : Operation 255 [1/1] (2.52ns)   --->   "%add_ln142 = add i31 %select_ln141, i31 1" [./../hw_library/pool.h:142]   --->   Operation 255 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 256 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 256 'wait' 'empty' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_64 : Operation 257 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_load, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_6" [./../hw_library/pool.h:138]   --->   Operation 257 'call' 'call_ln138' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 258 [1/1] (1.58ns)   --->   "%store_ln139 = store i63 %add_ln139, i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 258 'store' 'store_ln139' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 65 <SV = 60> <Delay = 0.00>
ST_65 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_2, i32 %IFMCH_curr_load, i32 %connect_5, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 259 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 61> <Delay = 1.86>
ST_66 : Operation 260 [2/2] (1.86ns)   --->   "%call_ln142 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i2 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 260 'call' 'call_ln142' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 62> <Delay = 0.00>
ST_67 : Operation 261 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_6_VITIS_LOOP_142_7_str"   --->   Operation 261 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 262 [1/2] (0.00ns)   --->   "%call_ln142 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i2 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 262 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln142 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:142]   --->   Operation 263 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 68 <SV = 60> <Delay = 0.00>
ST_68 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_load, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_6" [./../hw_library/pool.h:138]   --->   Operation 264 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:140]   --->   Operation 265 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:70) on port 'connect_5' (./../hw_library/pool.h:70) [12]  (3.634 ns)
	fifo write operation ('write_ln72', ./../hw_library/pool.h:72) on port 'connect_6' (./../hw_library/pool.h:72) [13]  (3.581 ns)

 <State 2>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:74) on port 'connect_5' (./../hw_library/pool.h:74) [14]  (3.634 ns)
	fifo write operation ('write_ln76', ./../hw_library/pool.h:76) on port 'connect_6' (./../hw_library/pool.h:76) [15]  (3.581 ns)

 <State 3>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:78) on port 'connect_5' (./../hw_library/pool.h:78) [16]  (3.634 ns)
	fifo write operation ('write_ln80', ./../hw_library/pool.h:80) on port 'connect_6' (./../hw_library/pool.h:80) [17]  (3.581 ns)

 <State 4>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:82) on port 'connect_5' (./../hw_library/pool.h:82) [18]  (3.634 ns)
	fifo write operation ('write_ln84', ./../hw_library/pool.h:84) on port 'connect_6' (./../hw_library/pool.h:84) [19]  (3.581 ns)

 <State 5>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:86) on port 'connect_5' (./../hw_library/pool.h:86) [20]  (3.634 ns)
	fifo write operation ('write_ln88', ./../hw_library/pool.h:88) on port 'connect_6' (./../hw_library/pool.h:88) [21]  (3.581 ns)

 <State 6>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:90) on port 'connect_5' (./../hw_library/pool.h:90) [22]  (3.634 ns)
	fifo write operation ('write_ln92', ./../hw_library/pool.h:92) on port 'connect_6' (./../hw_library/pool.h:92) [23]  (3.581 ns)

 <State 7>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:94) on port 'connect_5' (./../hw_library/pool.h:94) [24]  (3.634 ns)
	fifo write operation ('write_ln96', ./../hw_library/pool.h:96) on port 'connect_6' (./../hw_library/pool.h:96) [25]  (3.581 ns)

 <State 8>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:98) on port 'connect_5' (./../hw_library/pool.h:98) [26]  (3.634 ns)
	fifo write operation ('write_ln100', ./../hw_library/pool.h:100) on port 'connect_6' (./../hw_library/pool.h:100) [27]  (3.581 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_1', ./../hw_library/pool.h:132) [43]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [44]  (2.322 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_2', ./../hw_library/pool.h:132) [45]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [46]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_3', ./../hw_library/pool.h:132) [47]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [48]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_4', ./../hw_library/pool.h:132) [49]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [50]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_5', ./../hw_library/pool.h:132) [51]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [52]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_6', ./../hw_library/pool.h:132) [53]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [54]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_7', ./../hw_library/pool.h:132) [55]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [56]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_8', ./../hw_library/pool.h:132) [57]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [58]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_9', ./../hw_library/pool.h:132) [59]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [60]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_10', ./../hw_library/pool.h:132) [61]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [62]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_11', ./../hw_library/pool.h:132) [63]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [64]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_12', ./../hw_library/pool.h:132) [65]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [66]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_13', ./../hw_library/pool.h:132) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [68]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_14', ./../hw_library/pool.h:132) [69]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [70]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_15', ./../hw_library/pool.h:132) [71]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [72]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_16', ./../hw_library/pool.h:132) [73]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [74]  (2.322 ns)

 <State 25>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_17', ./../hw_library/pool.h:132) [75]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [76]  (2.322 ns)

 <State 26>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_18', ./../hw_library/pool.h:132) [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [78]  (2.322 ns)

 <State 27>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_19', ./../hw_library/pool.h:132) [79]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [80]  (2.322 ns)

 <State 28>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_20', ./../hw_library/pool.h:132) [81]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [82]  (2.322 ns)

 <State 29>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_21', ./../hw_library/pool.h:132) [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [84]  (2.322 ns)

 <State 30>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_22', ./../hw_library/pool.h:132) [85]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [86]  (2.322 ns)

 <State 31>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_23', ./../hw_library/pool.h:132) [87]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [88]  (2.322 ns)

 <State 32>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_24', ./../hw_library/pool.h:132) [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [90]  (2.322 ns)

 <State 33>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_25', ./../hw_library/pool.h:132) [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [92]  (2.322 ns)

 <State 34>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_26', ./../hw_library/pool.h:132) [93]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [94]  (2.322 ns)

 <State 35>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_27', ./../hw_library/pool.h:132) [95]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [96]  (2.322 ns)

 <State 36>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_28', ./../hw_library/pool.h:132) [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [98]  (2.322 ns)

 <State 37>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_29', ./../hw_library/pool.h:132) [99]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [100]  (2.322 ns)

 <State 38>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_30', ./../hw_library/pool.h:132) [101]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [102]  (2.322 ns)

 <State 39>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_31', ./../hw_library/pool.h:132) [103]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [104]  (2.322 ns)

 <State 40>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_32', ./../hw_library/pool.h:132) [105]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [106]  (2.322 ns)

 <State 41>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_33', ./../hw_library/pool.h:132) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [108]  (2.322 ns)

 <State 42>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_34', ./../hw_library/pool.h:132) [109]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [110]  (2.322 ns)

 <State 43>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_35', ./../hw_library/pool.h:132) [111]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [112]  (2.322 ns)

 <State 44>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_36', ./../hw_library/pool.h:132) [113]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [114]  (2.322 ns)

 <State 45>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_37', ./../hw_library/pool.h:132) [115]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [116]  (2.322 ns)

 <State 46>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_38', ./../hw_library/pool.h:132) [117]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [118]  (2.322 ns)

 <State 47>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_39', ./../hw_library/pool.h:132) [119]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [120]  (2.322 ns)

 <State 48>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_40', ./../hw_library/pool.h:132) [121]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [122]  (2.322 ns)

 <State 49>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_41', ./../hw_library/pool.h:132) [123]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [124]  (2.322 ns)

 <State 50>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_42', ./../hw_library/pool.h:132) [125]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [126]  (2.322 ns)

 <State 51>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_43', ./../hw_library/pool.h:132) [127]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [128]  (2.322 ns)

 <State 52>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_44', ./../hw_library/pool.h:132) [129]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [130]  (2.322 ns)

 <State 53>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_45', ./../hw_library/pool.h:132) [131]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [132]  (2.322 ns)

 <State 54>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_46', ./../hw_library/pool.h:132) [133]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [134]  (2.322 ns)

 <State 55>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_47', ./../hw_library/pool.h:132) [135]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [136]  (2.322 ns)

 <State 56>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('acc_addr_48', ./../hw_library/pool.h:132) [137]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [138]  (2.322 ns)

 <State 57>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [145]  (12.592 ns)

 <State 58>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', ./../hw_library/pool.h:189) [149]  (12.592 ns)

 <State 59>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', ./../hw_library/pool.h:190) [153]  (12.592 ns)

 <State 60>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln190', ./../hw_library/pool.h:190) to 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_194_13' [157]  (4.140 ns)

 <State 61>: 0.000ns
The critical path consists of the following:

 <State 62>: 6.912ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln138', ./../hw_library/pool.h:138) [168]  (6.912 ns)

 <State 63>: 3.494ns
The critical path consists of the following:
	'load' operation 63 bit ('indvar_flatten20_load', ./../hw_library/pool.h:139) on local variable 'indvar_flatten20' [174]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln139', ./../hw_library/pool.h:139) [175]  (3.494 ns)

 <State 64>: 5.778ns
The critical path consists of the following:
	'phi' operation 31 bit ('xp', ./../hw_library/pool.h:142) with incoming values : ('add_ln142', ./../hw_library/pool.h:142) [183]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln142', ./../hw_library/pool.h:142) [189]  (2.522 ns)
	'select' operation 31 bit ('select_ln141', ./../hw_library/pool.h:141) [190]  (0.733 ns)
	'add' operation 31 bit ('add_ln142', ./../hw_library/pool.h:142) [195]  (2.522 ns)

 <State 65>: 0.000ns
The critical path consists of the following:

 <State 66>: 1.860ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln142', ./../hw_library/pool.h:142) to 'pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_153_10' [194]  (1.860 ns)

 <State 67>: 0.000ns
The critical path consists of the following:

 <State 68>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
