<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="421" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="4" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="10" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="17" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="21" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="5">
<![CDATA[
:4  %output_width_cast = zext i5 %output_width_read to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="6">
<![CDATA[
:5  %zext_ln28 = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="6">
<![CDATA[
:6  %zext_ln36 = zext i6 %input_width_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="5">
<![CDATA[
:7  %zext_ln36_5 = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="5">
<![CDATA[
:8  %zext_ln19_cast = zext i5 %output_width_read to i12

]]></Node>
<StgValue><ssdm name="zext_ln19_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="5">
<![CDATA[
:9  %empty = trunc i5 %output_height_read to i4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i7 [ 0, %0 ], [ %add_ln19_100, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i7 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %add_ln19 = add i7 %phi_mul2, %zext_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:4  %add_ln19_100 = add i7 %phi_mul, %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln19_100"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %icmp_ln19 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:6  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:7  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %icmp_ln19, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %zext_ln23 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="4">
<![CDATA[
.preheader5.preheader:2  %zext_ln28_40 = zext i4 %out_d_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28_40"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="4">
<![CDATA[
.preheader5.preheader:3  %trunc_ln28 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader5.preheader:4  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:5  %add_ln28 = add i6 %zext_ln28_40, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="6">
<![CDATA[
.preheader5.preheader:6  %zext_ln28_41 = zext i6 %add_ln28 to i7

]]></Node>
<StgValue><ssdm name="zext_ln28_41"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
.preheader5.preheader:7  %zext_ln28_16 = zext i6 %add_ln28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_16"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:8  %kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_16

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:9  %add_ln28_72 = add i7 1, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_72"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:10  %zext_ln28_17 = zext i7 %add_ln28_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_17"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:11  %kernel_0_addr_1 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_17

]]></Node>
<StgValue><ssdm name="kernel_0_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:12  %add_ln28_73 = add i7 2, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_73"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:13  %zext_ln28_18 = zext i7 %add_ln28_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %kernel_0_addr_2 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_18

]]></Node>
<StgValue><ssdm name="kernel_0_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:15  %add_ln28_74 = add i7 3, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_74"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:16  %zext_ln28_19 = zext i7 %add_ln28_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_19"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:17  %kernel_0_addr_3 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_19

]]></Node>
<StgValue><ssdm name="kernel_0_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:18  %add_ln28_75 = add i7 4, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_75"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:19  %zext_ln28_20 = zext i7 %add_ln28_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_20"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20  %kernel_0_addr_4 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_20

]]></Node>
<StgValue><ssdm name="kernel_0_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:21  %add_ln28_76 = add i7 5, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_76"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:22  %zext_ln28_21 = zext i7 %add_ln28_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_21"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23  %kernel_0_addr_5 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_21

]]></Node>
<StgValue><ssdm name="kernel_0_addr_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:24  %add_ln28_77 = add i7 6, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_77"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:25  %zext_ln28_22 = zext i7 %add_ln28_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_22"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26  %kernel_0_addr_6 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_22

]]></Node>
<StgValue><ssdm name="kernel_0_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:27  %add_ln28_78 = add i7 7, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_78"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:28  %zext_ln28_23 = zext i7 %add_ln28_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_23"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:29  %kernel_0_addr_7 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_23

]]></Node>
<StgValue><ssdm name="kernel_0_addr_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:30  %add_ln28_79 = add i7 8, %zext_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_79"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:31  %zext_ln28_24 = zext i7 %add_ln28_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_24"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:32  %kernel_0_addr_8 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln28_24

]]></Node>
<StgValue><ssdm name="kernel_0_addr_8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:33  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5:0  %out_h_0 = phi i4 [ %out_h, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:1  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:2  %icmp_ln20 = icmp eq i4 %out_h_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln20, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln28_3_cast = zext i4 %out_h_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln28_3_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp_0_0_0 = add i7 %zext_ln28_3_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_0_0_0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:2  %tmp_0_0_0_cast_cast = zext i7 %tmp_0_0_0 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_0_0_cast_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:3  %tmp5_0_0_0 = mul i13 %zext_ln36, %tmp_0_0_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_0_0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:4  %tmp5_0_0_0_cast = zext i13 %tmp5_0_0_0 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_0_0_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5  %tmp_0_1_0 = add i7 %tmp_0_0_0, 1

]]></Node>
<StgValue><ssdm name="tmp_0_1_0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:6  %tmp_0_1_0_cast_cast = zext i7 %tmp_0_1_0 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_1_0_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:7  %tmp5_0_1_0 = mul i13 %zext_ln36, %tmp_0_1_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_1_0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:8  %tmp5_0_1_0_cast = zext i13 %tmp5_0_1_0 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_1_0_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:9  %tmp_0_2_0 = add i7 %tmp_0_0_0, 2

]]></Node>
<StgValue><ssdm name="tmp_0_2_0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:10  %tmp_0_2_0_cast_cast = zext i7 %tmp_0_2_0 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_2_0_cast_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:11  %tmp5_0_2_0 = mul i13 %zext_ln36, %tmp_0_2_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_2_0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:12  %tmp5_0_2_0_cast = zext i13 %tmp5_0_2_0 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_2_0_cast"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:13  %tmp6_0 = add i7 %zext_ln28_3_cast, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp6_0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="7">
<![CDATA[
.preheader.preheader:14  %tmp6_0_cast_cast = zext i7 %tmp6_0 to i12

]]></Node>
<StgValue><ssdm name="tmp6_0_cast_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:15  %tmp7_0 = mul i12 %zext_ln19_cast, %tmp6_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp7_0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="12">
<![CDATA[
.preheader.preheader:16  %tmp7_0_cast = zext i12 %tmp7_0 to i17

]]></Node>
<StgValue><ssdm name="tmp7_0_cast"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:17  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.0:0  %out_w_0_0 = phi i16 [ %add_ln21, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0_0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %icmp_ln21 = icmp eq i16 %out_w_0_0, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %icmp_ln21, label %2, label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:1  %zext_ln28_42 = zext i16 %out_w_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln28_42"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:2  %add_ln28_80 = add i17 %tmp5_0_0_0_cast, %zext_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_80"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:3  %zext_ln28_43 = zext i17 %add_ln28_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_43"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_43

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:11  %or_ln28 = or i16 %out_w_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:12  %zext_ln28_44 = zext i16 %or_ln28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln28_44"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:13  %add_ln28_81 = add i17 %zext_ln28_44, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_81"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:14  %zext_ln28_45 = zext i17 %add_ln28_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_45"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:15  %input_addr_262 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_45

]]></Node>
<StgValue><ssdm name="input_addr_262"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:16  %input_load_217 = load i16* %input_addr_262, align 2

]]></Node>
<StgValue><ssdm name="input_load_217"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:18  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:22  %or_ln28_3 = or i16 %out_w_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln28_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:23  %zext_ln28_46 = zext i16 %or_ln28_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln28_46"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:24  %add_ln28_82 = add i17 %zext_ln28_46, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_82"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:25  %zext_ln28_47 = zext i17 %add_ln28_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_47"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:26  %input_addr_263 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_47

]]></Node>
<StgValue><ssdm name="input_addr_263"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:27  %input_load_218 = load i16* %input_addr_263, align 2

]]></Node>
<StgValue><ssdm name="input_load_218"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:29  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:100  %icmp_ln21_1 = icmp eq i16 %or_ln28, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:16  %input_load_217 = load i16* %input_addr_262, align 2

]]></Node>
<StgValue><ssdm name="input_load_217"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:18  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:27  %input_load_218 = load i16* %input_addr_263, align 2

]]></Node>
<StgValue><ssdm name="input_load_218"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:29  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:33  %add_ln28_83 = add i17 %tmp5_0_1_0_cast, %zext_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_83"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:34  %zext_ln28_48 = zext i17 %add_ln28_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_48"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:35  %input_addr_264 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_48

]]></Node>
<StgValue><ssdm name="input_addr_264"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:36  %input_load_219 = load i16* %input_addr_264, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:38  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:42  %add_ln28_84 = add i17 %zext_ln28_44, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_84"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:43  %zext_ln28_49 = zext i17 %add_ln28_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_49"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:44  %input_addr_265 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_49

]]></Node>
<StgValue><ssdm name="input_addr_265"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:45  %input_load_220 = load i16* %input_addr_265, align 2

]]></Node>
<StgValue><ssdm name="input_load_220"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:47  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:36  %input_load_219 = load i16* %input_addr_264, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:38  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:45  %input_load_220 = load i16* %input_addr_265, align 2

]]></Node>
<StgValue><ssdm name="input_load_220"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:47  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:51  %add_ln28_85 = add i17 %zext_ln28_46, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_85"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:52  %zext_ln28_50 = zext i17 %add_ln28_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_50"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:53  %input_addr_266 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_50

]]></Node>
<StgValue><ssdm name="input_addr_266"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_221 = load i16* %input_addr_266, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:56  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:60  %add_ln28_86 = add i17 %tmp5_0_2_0_cast, %zext_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_86"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:61  %zext_ln28_51 = zext i17 %add_ln28_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_51"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:62  %input_addr_267 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_51

]]></Node>
<StgValue><ssdm name="input_addr_267"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_222 = load i16* %input_addr_267, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:65  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="155" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_221 = load i16* %input_addr_266, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:56  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_222 = load i16* %input_addr_267, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:65  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:69  %add_ln28_87 = add i17 %zext_ln28_44, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_87"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:70  %zext_ln28_52 = zext i17 %add_ln28_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_52"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:71  %input_addr_268 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_52

]]></Node>
<StgValue><ssdm name="input_addr_268"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:72  %input_load_223 = load i16* %input_addr_268, align 2

]]></Node>
<StgValue><ssdm name="input_load_223"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:74  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:78  %add_ln28_88 = add i17 %zext_ln28_46, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_88"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:79  %zext_ln28_53 = zext i17 %add_ln28_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_53"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:80  %input_addr_269 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_53

]]></Node>
<StgValue><ssdm name="input_addr_269"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:81  %input_load_224 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:83  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:6  %sext_ln28 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:8  %sext_ln28_33 = sext i16 %kernel_0_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_33"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %mul_ln28 = mul i30 %sext_ln28_33, %sext_ln28

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:10  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:17  %sext_ln28_34 = sext i16 %input_load_217 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_34"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:19  %sext_ln28_35 = sext i16 %kernel_0_load_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_35"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %mul_ln28_36 = mul i30 %sext_ln28_35, %sext_ln28_34

]]></Node>
<StgValue><ssdm name="mul_ln28_36"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:21  %trunc_ln28_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_36, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_s"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:28  %sext_ln28_36 = sext i16 %input_load_218 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_36"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:30  %sext_ln28_37 = sext i16 %kernel_0_load_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_37"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:31  %mul_ln28_37 = mul i30 %sext_ln28_37, %sext_ln28_36

]]></Node>
<StgValue><ssdm name="mul_ln28_37"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:32  %trunc_ln28_35 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_37, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_35"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:37  %sext_ln28_38 = sext i16 %input_load_219 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_38"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:39  %sext_ln28_39 = sext i16 %kernel_0_load_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_39"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %mul_ln28_38 = mul i30 %sext_ln28_39, %sext_ln28_38

]]></Node>
<StgValue><ssdm name="mul_ln28_38"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:41  %trunc_ln28_36 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_38, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_36"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:46  %sext_ln28_40 = sext i16 %input_load_220 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_40"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:48  %sext_ln28_41 = sext i16 %kernel_0_load_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_41"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:49  %mul_ln28_39 = mul i30 %sext_ln28_41, %sext_ln28_40

]]></Node>
<StgValue><ssdm name="mul_ln28_39"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:50  %trunc_ln28_37 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_39, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_37"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:55  %sext_ln28_42 = sext i16 %input_load_221 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_42"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:57  %sext_ln28_43 = sext i16 %kernel_0_load_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_43"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:58  %mul_ln28_40 = mul i30 %sext_ln28_43, %sext_ln28_42

]]></Node>
<StgValue><ssdm name="mul_ln28_40"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:59  %trunc_ln28_38 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_40, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_38"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:64  %sext_ln28_44 = sext i16 %input_load_222 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_44"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:66  %sext_ln28_45 = sext i16 %kernel_0_load_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_45"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:67  %mul_ln28_41 = mul i30 %sext_ln28_45, %sext_ln28_44

]]></Node>
<StgValue><ssdm name="mul_ln28_41"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:68  %trunc_ln28_39 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_41, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_39"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:72  %input_load_223 = load i16* %input_addr_268, align 2

]]></Node>
<StgValue><ssdm name="input_load_223"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:73  %sext_ln28_46 = sext i16 %input_load_223 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_46"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:74  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:75  %sext_ln28_47 = sext i16 %kernel_0_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_47"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:76  %mul_ln28_42 = mul i30 %sext_ln28_47, %sext_ln28_46

]]></Node>
<StgValue><ssdm name="mul_ln28_42"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:77  %trunc_ln28_40 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_42, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_40"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:81  %input_load_224 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:82  %sext_ln28_48 = sext i16 %input_load_224 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_48"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:83  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:84  %sext_ln28_49 = sext i16 %kernel_0_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_49"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:85  %mul_ln28_43 = mul i30 %sext_ln28_49, %sext_ln28_48

]]></Node>
<StgValue><ssdm name="mul_ln28_43"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:86  %trunc_ln28_41 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_43, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_41"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %add_ln28_90 = add i16 %trunc_ln28_35, %trunc_ln28_36

]]></Node>
<StgValue><ssdm name="add_ln28_90"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %add_ln28_91 = add i16 %add_ln28_90, %trunc_ln28_s

]]></Node>
<StgValue><ssdm name="add_ln28_91"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %add_ln28_94 = add i16 %trunc_ln28_40, %trunc_ln28_41

]]></Node>
<StgValue><ssdm name="add_ln28_94"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %add_ln28_95 = add i16 %add_ln28_94, %trunc_ln28_39

]]></Node>
<StgValue><ssdm name="add_ln28_95"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="214" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %add_ln28_89 = add i16 %bias_load, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln28_89"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %add_ln28_92 = add i16 %add_ln28_91, %add_ln28_89

]]></Node>
<StgValue><ssdm name="add_ln28_92"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %add_ln28_93 = add i16 %trunc_ln28_37, %trunc_ln28_38

]]></Node>
<StgValue><ssdm name="add_ln28_93"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:94  %add_ln28_96 = add i16 %add_ln28_95, %add_ln28_93

]]></Node>
<StgValue><ssdm name="add_ln28_96"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:95  %add_ln28_97 = add i16 %add_ln28_96, %add_ln28_92

]]></Node>
<StgValue><ssdm name="add_ln28_97"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:96  %add_ln36 = add i17 %tmp7_0_cast, %zext_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:97  %zext_ln36_6 = zext i17 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:98  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:99  store i16 %add_ln28_97, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:101  br i1 %icmp_ln21_1, label %2, label %.preheader.2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:0  %mul_ln28_44 = mul i30 %sext_ln28_33, %sext_ln28_34

]]></Node>
<StgValue><ssdm name="mul_ln28_44"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:1  %trunc_ln28_42 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_44, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_42"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:2  %add_ln28_98 = add i17 %zext_ln28_44, 1

]]></Node>
<StgValue><ssdm name="add_ln28_98"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:3  %add_ln28_99 = add i17 %add_ln28_98, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_99"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:4  %zext_ln28_54 = zext i17 %add_ln28_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_54"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:5  %input_addr_270 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_54

]]></Node>
<StgValue><ssdm name="input_addr_270"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_225 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:10  %or_ln28_4 = or i16 %out_w_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln28_4"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="16">
<![CDATA[
.preheader.2:11  %zext_ln28_55 = zext i16 %or_ln28_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln28_55"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:12  %add_ln28_100 = add i17 %zext_ln28_55, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_100"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:13  %zext_ln28_56 = zext i17 %add_ln28_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_56"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:14  %input_addr_271 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_56

]]></Node>
<StgValue><ssdm name="input_addr_271"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:15  %input_load_226 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_226"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:19  %mul_ln28_47 = mul i30 %sext_ln28_39, %sext_ln28_40

]]></Node>
<StgValue><ssdm name="mul_ln28_47"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:20  %trunc_ln28_45 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_47, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_45"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:35  %mul_ln28_50 = mul i30 %sext_ln28_45, %sext_ln28_46

]]></Node>
<StgValue><ssdm name="mul_ln28_50"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:36  %trunc_ln28_48 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_50, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_48"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:64  %icmp_ln21_2 = icmp eq i16 %or_ln28_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="243" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_225 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:7  %sext_ln28_50 = sext i16 %input_load_225 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_50"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:8  %mul_ln28_45 = mul i30 %sext_ln28_35, %sext_ln28_50

]]></Node>
<StgValue><ssdm name="mul_ln28_45"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:9  %trunc_ln28_43 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_45, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_43"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:15  %input_load_226 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_226"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:16  %sext_ln28_51 = sext i16 %input_load_226 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_51"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:17  %mul_ln28_46 = mul i30 %sext_ln28_37, %sext_ln28_51

]]></Node>
<StgValue><ssdm name="mul_ln28_46"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:18  %trunc_ln28_44 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_46, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_44"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:21  %add_ln28_101 = add i17 %add_ln28_98, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_101"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:22  %zext_ln28_57 = zext i17 %add_ln28_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_57"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:23  %input_addr_272 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_57

]]></Node>
<StgValue><ssdm name="input_addr_272"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:24  %input_load_227 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:28  %add_ln28_102 = add i17 %zext_ln28_55, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_102"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:29  %zext_ln28_58 = zext i17 %add_ln28_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_58"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:30  %input_addr_273 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_58

]]></Node>
<StgValue><ssdm name="input_addr_273"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:31  %input_load_228 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:52  %add_ln28_106 = add i16 %trunc_ln28_44, %trunc_ln28_45

]]></Node>
<StgValue><ssdm name="add_ln28_106"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:53  %add_ln28_107 = add i16 %add_ln28_106, %trunc_ln28_43

]]></Node>
<StgValue><ssdm name="add_ln28_107"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="261" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:24  %input_load_227 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:31  %input_load_228 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:37  %add_ln28_103 = add i17 %add_ln28_98, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_103"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:38  %zext_ln28_59 = zext i17 %add_ln28_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_59"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:39  %input_addr_274 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_59

]]></Node>
<StgValue><ssdm name="input_addr_274"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:40  %input_load_229 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_229"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:44  %add_ln28_104 = add i17 %zext_ln28_55, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_104"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:45  %zext_ln28_60 = zext i17 %add_ln28_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_60"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:46  %input_addr_275 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_60

]]></Node>
<StgValue><ssdm name="input_addr_275"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:47  %input_load_230 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_230"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:25  %sext_ln28_52 = sext i16 %input_load_227 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_52"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:26  %mul_ln28_48 = mul i30 %sext_ln28_41, %sext_ln28_52

]]></Node>
<StgValue><ssdm name="mul_ln28_48"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:27  %trunc_ln28_46 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_48, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_46"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:32  %sext_ln28_53 = sext i16 %input_load_228 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_53"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:33  %mul_ln28_49 = mul i30 %sext_ln28_43, %sext_ln28_53

]]></Node>
<StgValue><ssdm name="mul_ln28_49"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:34  %trunc_ln28_47 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_49, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_47"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:40  %input_load_229 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_229"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:41  %sext_ln28_54 = sext i16 %input_load_229 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_54"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:42  %mul_ln28_51 = mul i30 %sext_ln28_47, %sext_ln28_54

]]></Node>
<StgValue><ssdm name="mul_ln28_51"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:43  %trunc_ln28_49 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_51, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_49"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:47  %input_load_230 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_230"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:48  %sext_ln28_55 = sext i16 %input_load_230 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_55"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:49  %mul_ln28_52 = mul i30 %sext_ln28_49, %sext_ln28_55

]]></Node>
<StgValue><ssdm name="mul_ln28_52"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:50  %trunc_ln28_50 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_52, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_50"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:56  %add_ln28_110 = add i16 %trunc_ln28_49, %trunc_ln28_50

]]></Node>
<StgValue><ssdm name="add_ln28_110"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:57  %add_ln28_111 = add i16 %add_ln28_110, %trunc_ln28_48

]]></Node>
<StgValue><ssdm name="add_ln28_111"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="287" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:51  %add_ln28_105 = add i16 %bias_load, %trunc_ln28_42

]]></Node>
<StgValue><ssdm name="add_ln28_105"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:54  %add_ln28_108 = add i16 %add_ln28_107, %add_ln28_105

]]></Node>
<StgValue><ssdm name="add_ln28_108"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:55  %add_ln28_109 = add i16 %trunc_ln28_46, %trunc_ln28_47

]]></Node>
<StgValue><ssdm name="add_ln28_109"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:58  %add_ln28_112 = add i16 %add_ln28_111, %add_ln28_109

]]></Node>
<StgValue><ssdm name="add_ln28_112"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:59  %add_ln28_113 = add i16 %add_ln28_112, %add_ln28_108

]]></Node>
<StgValue><ssdm name="add_ln28_113"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:60  %add_ln36_1 = add i17 %tmp7_0_cast, %zext_ln28_44

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:61  %zext_ln36_7 = zext i17 %add_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_7"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:62  %output_addr_185 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="output_addr_185"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0">
<![CDATA[
.preheader.2:63  store i16 %add_ln28_113, i16* %output_addr_185, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:65  br i1 %icmp_ln21_2, label %2, label %.preheader.3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:0  %mul_ln28_53 = mul i30 %sext_ln28_33, %sext_ln28_36

]]></Node>
<StgValue><ssdm name="mul_ln28_53"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:1  %trunc_ln28_51 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_53, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_51"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:4  %add_ln28_114 = add i17 %zext_ln28_46, 2

]]></Node>
<StgValue><ssdm name="add_ln28_114"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:5  %add_ln28_115 = add i17 %add_ln28_114, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_115"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:6  %zext_ln28_61 = zext i17 %add_ln28_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_61"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:7  %input_addr_276 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_61

]]></Node>
<StgValue><ssdm name="input_addr_276"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:8  %input_load_231 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_231"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:12  %mul_ln28_56 = mul i30 %sext_ln28_39, %sext_ln28_42

]]></Node>
<StgValue><ssdm name="mul_ln28_56"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:13  %trunc_ln28_54 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_56, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_54"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:23  %mul_ln28_59 = mul i30 %sext_ln28_45, %sext_ln28_48

]]></Node>
<StgValue><ssdm name="mul_ln28_59"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:24  %trunc_ln28_57 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_59, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_57"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:47  %icmp_ln21_3 = icmp eq i16 %or_ln28_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="icmp_ln21_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="309" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:2  %mul_ln28_54 = mul i30 %sext_ln28_35, %sext_ln28_51

]]></Node>
<StgValue><ssdm name="mul_ln28_54"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:3  %trunc_ln28_52 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_54, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_52"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:8  %input_load_231 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_231"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:9  %sext_ln28_56 = sext i16 %input_load_231 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_56"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:10  %mul_ln28_55 = mul i30 %sext_ln28_37, %sext_ln28_56

]]></Node>
<StgValue><ssdm name="mul_ln28_55"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:11  %trunc_ln28_53 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_55, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_53"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:16  %add_ln28_116 = add i17 %add_ln28_114, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_116"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:17  %zext_ln28_62 = zext i17 %add_ln28_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_62"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:18  %input_addr_277 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_62

]]></Node>
<StgValue><ssdm name="input_addr_277"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:19  %input_load_232 = load i16* %input_addr_277, align 2

]]></Node>
<StgValue><ssdm name="input_load_232"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:27  %add_ln28_117 = add i17 %add_ln28_114, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_117"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:28  %zext_ln28_63 = zext i17 %add_ln28_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_63"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:29  %input_addr_278 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_63

]]></Node>
<StgValue><ssdm name="input_addr_278"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_233 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_233"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:35  %add_ln28_119 = add i16 %trunc_ln28_53, %trunc_ln28_54

]]></Node>
<StgValue><ssdm name="add_ln28_119"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:36  %add_ln28_120 = add i16 %add_ln28_119, %trunc_ln28_52

]]></Node>
<StgValue><ssdm name="add_ln28_120"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="325" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %mul_ln28_57 = mul i30 %sext_ln28_41, %sext_ln28_53

]]></Node>
<StgValue><ssdm name="mul_ln28_57"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:15  %trunc_ln28_55 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_57, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_55"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:19  %input_load_232 = load i16* %input_addr_277, align 2

]]></Node>
<StgValue><ssdm name="input_load_232"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:20  %sext_ln28_57 = sext i16 %input_load_232 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_57"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:21  %mul_ln28_58 = mul i30 %sext_ln28_43, %sext_ln28_57

]]></Node>
<StgValue><ssdm name="mul_ln28_58"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:22  %trunc_ln28_56 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_58, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_56"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:25  %mul_ln28_60 = mul i30 %sext_ln28_47, %sext_ln28_55

]]></Node>
<StgValue><ssdm name="mul_ln28_60"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:26  %trunc_ln28_58 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_60, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_58"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_233 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_233"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:31  %sext_ln28_58 = sext i16 %input_load_233 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_58"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:32  %mul_ln28_61 = mul i30 %sext_ln28_49, %sext_ln28_58

]]></Node>
<StgValue><ssdm name="mul_ln28_61"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:33  %trunc_ln28_59 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_61, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_59"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:39  %add_ln28_123 = add i16 %trunc_ln28_58, %trunc_ln28_59

]]></Node>
<StgValue><ssdm name="add_ln28_123"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:40  %add_ln28_124 = add i16 %add_ln28_123, %trunc_ln28_57

]]></Node>
<StgValue><ssdm name="add_ln28_124"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="339" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:34  %add_ln28_118 = add i16 %bias_load, %trunc_ln28_51

]]></Node>
<StgValue><ssdm name="add_ln28_118"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:37  %add_ln28_121 = add i16 %add_ln28_120, %add_ln28_118

]]></Node>
<StgValue><ssdm name="add_ln28_121"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:38  %add_ln28_122 = add i16 %trunc_ln28_55, %trunc_ln28_56

]]></Node>
<StgValue><ssdm name="add_ln28_122"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:41  %add_ln28_125 = add i16 %add_ln28_124, %add_ln28_122

]]></Node>
<StgValue><ssdm name="add_ln28_125"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:42  %add_ln28_126 = add i16 %add_ln28_125, %add_ln28_121

]]></Node>
<StgValue><ssdm name="add_ln28_126"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:43  %add_ln36_2 = add i17 %tmp7_0_cast, %zext_ln28_46

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:44  %zext_ln36_8 = zext i17 %add_ln36_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_8"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:45  %output_addr_186 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="output_addr_186"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader.3:46  store i16 %add_ln28_126, i16* %output_addr_186, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:48  br i1 %icmp_ln21_3, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %mul_ln28_62 = mul i30 %sext_ln28_33, %sext_ln28_51

]]></Node>
<StgValue><ssdm name="mul_ln28_62"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln28_60 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_62, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_60"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %add_ln28_127 = add i17 %zext_ln28_55, 1

]]></Node>
<StgValue><ssdm name="add_ln28_127"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln28_128 = add i17 %add_ln28_127, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_128"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="17">
<![CDATA[
:4  %zext_ln28_64 = zext i17 %add_ln28_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_64"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_279 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_64

]]></Node>
<StgValue><ssdm name="input_addr_279"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_234 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_234"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10  %add_ln28_129 = add i17 %zext_ln28_55, 2

]]></Node>
<StgValue><ssdm name="add_ln28_129"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11  %add_ln28_130 = add i17 %add_ln28_129, %tmp5_0_0_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_130"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="17">
<![CDATA[
:12  %zext_ln28_65 = zext i17 %add_ln28_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_65"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_addr_280 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_65

]]></Node>
<StgValue><ssdm name="input_addr_280"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="14">
<![CDATA[
:14  %input_load_235 = load i16* %input_addr_280, align 2

]]></Node>
<StgValue><ssdm name="input_load_235"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %mul_ln28_65 = mul i30 %sext_ln28_39, %sext_ln28_53

]]></Node>
<StgValue><ssdm name="mul_ln28_65"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln28_63 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_65, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_63"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %mul_ln28_68 = mul i30 %sext_ln28_45, %sext_ln28_55

]]></Node>
<StgValue><ssdm name="mul_ln28_68"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %trunc_ln28_66 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_68, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_66"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %add_ln28_135 = add i16 %bias_load, %trunc_ln28_60

]]></Node>
<StgValue><ssdm name="add_ln28_135"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:59  %add_ln36_3 = add i17 %tmp7_0_cast, %zext_ln28_55

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln21_1" val="0"/>
<literal name="icmp_ln21_2" val="0"/>
<literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %add_ln21 = add i16 %out_w_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="369" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_234 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_234"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="30" op_0_bw="16">
<![CDATA[
:7  %sext_ln28_59 = sext i16 %input_load_234 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_59"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %mul_ln28_63 = mul i30 %sext_ln28_35, %sext_ln28_59

]]></Node>
<StgValue><ssdm name="mul_ln28_63"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln28_61 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_63, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_61"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="14">
<![CDATA[
:14  %input_load_235 = load i16* %input_addr_280, align 2

]]></Node>
<StgValue><ssdm name="input_load_235"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="30" op_0_bw="16">
<![CDATA[
:15  %sext_ln28_60 = sext i16 %input_load_235 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_60"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %mul_ln28_64 = mul i30 %sext_ln28_37, %sext_ln28_60

]]></Node>
<StgValue><ssdm name="mul_ln28_64"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln28_62 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_64, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_62"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:20  %add_ln28_131 = add i17 %add_ln28_127, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_131"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="17">
<![CDATA[
:21  %zext_ln28_66 = zext i17 %add_ln28_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_66"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_addr_281 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_66

]]></Node>
<StgValue><ssdm name="input_addr_281"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="14">
<![CDATA[
:23  %input_load_236 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_236"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:27  %add_ln28_132 = add i17 %add_ln28_129, %tmp5_0_1_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_132"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="17">
<![CDATA[
:28  %zext_ln28_67 = zext i17 %add_ln28_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_67"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_282 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_67

]]></Node>
<StgValue><ssdm name="input_addr_282"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_237 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_237"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %add_ln28_133 = add i17 %add_ln28_127, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_133"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %add_ln28_134 = add i17 %add_ln28_129, %tmp5_0_2_0_cast

]]></Node>
<StgValue><ssdm name="add_ln28_134"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %add_ln28_136 = add i16 %trunc_ln28_62, %trunc_ln28_63

]]></Node>
<StgValue><ssdm name="add_ln28_136"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %add_ln28_137 = add i16 %add_ln28_136, %trunc_ln28_61

]]></Node>
<StgValue><ssdm name="add_ln28_137"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="389" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="14">
<![CDATA[
:23  %input_load_236 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_236"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="30" op_0_bw="16">
<![CDATA[
:24  %sext_ln28_61 = sext i16 %input_load_236 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_61"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %mul_ln28_66 = mul i30 %sext_ln28_41, %sext_ln28_61

]]></Node>
<StgValue><ssdm name="mul_ln28_66"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %trunc_ln28_64 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_66, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_64"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_237 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_237"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="16">
<![CDATA[
:31  %sext_ln28_62 = sext i16 %input_load_237 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_62"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %mul_ln28_67 = mul i30 %sext_ln28_43, %sext_ln28_62

]]></Node>
<StgValue><ssdm name="mul_ln28_67"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %trunc_ln28_65 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_67, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_65"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="17">
<![CDATA[
:37  %zext_ln28_68 = zext i17 %add_ln28_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_68"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_addr_283 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_68

]]></Node>
<StgValue><ssdm name="input_addr_283"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="14">
<![CDATA[
:39  %input_load_238 = load i16* %input_addr_283, align 2

]]></Node>
<StgValue><ssdm name="input_load_238"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="17">
<![CDATA[
:44  %zext_ln28_69 = zext i17 %add_ln28_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_69"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %input_addr_284 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_69

]]></Node>
<StgValue><ssdm name="input_addr_284"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="14">
<![CDATA[
:46  %input_load_239 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_239"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="403" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="14">
<![CDATA[
:39  %input_load_238 = load i16* %input_addr_283, align 2

]]></Node>
<StgValue><ssdm name="input_load_238"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="30" op_0_bw="16">
<![CDATA[
:40  %sext_ln28_63 = sext i16 %input_load_238 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_63"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %mul_ln28_69 = mul i30 %sext_ln28_47, %sext_ln28_63

]]></Node>
<StgValue><ssdm name="mul_ln28_69"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %trunc_ln28_67 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_69, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_67"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="14">
<![CDATA[
:46  %input_load_239 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_239"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="30" op_0_bw="16">
<![CDATA[
:47  %sext_ln28_64 = sext i16 %input_load_239 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_64"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %mul_ln28_70 = mul i30 %sext_ln28_49, %sext_ln28_64

]]></Node>
<StgValue><ssdm name="mul_ln28_70"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %trunc_ln28_68 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_70, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_68"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %add_ln28_140 = add i16 %trunc_ln28_67, %trunc_ln28_68

]]></Node>
<StgValue><ssdm name="add_ln28_140"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %add_ln28_141 = add i16 %add_ln28_140, %trunc_ln28_66

]]></Node>
<StgValue><ssdm name="add_ln28_141"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="413" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %add_ln28_138 = add i16 %add_ln28_137, %add_ln28_135

]]></Node>
<StgValue><ssdm name="add_ln28_138"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %add_ln28_139 = add i16 %trunc_ln28_64, %trunc_ln28_65

]]></Node>
<StgValue><ssdm name="add_ln28_139"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %add_ln28_142 = add i16 %add_ln28_141, %add_ln28_139

]]></Node>
<StgValue><ssdm name="add_ln28_142"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %add_ln28_143 = add i16 %add_ln28_142, %add_ln28_138

]]></Node>
<StgValue><ssdm name="add_ln28_143"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="17">
<![CDATA[
:60  %zext_ln36_9 = zext i17 %add_ln36_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_9"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %output_addr_187 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="output_addr_187"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:62  store i16 %add_ln28_143, i16* %output_addr_187, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
