--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1889 paths analyzed, 268 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.210ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (SLICE_X2Y151.A4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/start (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.007ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/start to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y150.AMUX    Tshcko                0.485   cmp_fmc_adc_100Ms_core/read
                                                       cmp_fmc_adc_100Ms_core/start
    SLICE_X0Y150.D2      net (fanout=6)        0.573   cmp_fmc_adc_100Ms_core/start
    SLICE_X0Y150.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X2Y151.B5      net (fanout=2)        0.345   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X2Y151.B       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y151.A4      net (fanout=1)        0.361   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y151.CLK     Tas                   0.033   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.728ns logic, 1.279ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/write (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/write to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y150.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/read
                                                       cmp_fmc_adc_100Ms_core/write
    SLICE_X0Y150.D1      net (fanout=5)        0.599   cmp_fmc_adc_100Ms_core/write
    SLICE_X0Y150.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X2Y151.B5      net (fanout=2)        0.345   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X2Y151.B       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y151.A4      net (fanout=1)        0.361   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y151.CLK     Tas                   0.033   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.622ns logic, 1.305ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/stop (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/stop to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y151.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/stop
                                                       cmp_fmc_adc_100Ms_core/stop
    SLICE_X0Y150.D3      net (fanout=3)        0.519   cmp_fmc_adc_100Ms_core/stop
    SLICE_X0Y150.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X2Y151.B5      net (fanout=2)        0.345   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X2Y151.B       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y151.A4      net (fanout=1)        0.361   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X2Y151.CLK     Tas                   0.033   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.622ns logic, 1.225ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (SLICE_X0Y151.D6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/write (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/write to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y150.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/read
                                                       cmp_fmc_adc_100Ms_core/write
    SLICE_X1Y149.B3      net (fanout=5)        0.677   cmp_fmc_adc_100Ms_core/write
    SLICE_X1Y149.BMUX    Tilo                  0.295   cmp_fmc_adc_100Ms_core/status_iic<10>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In_SW0
    SLICE_X0Y151.D6      net (fanout=1)        0.392   cmp_fmc_adc_100Ms_core/i2c_master_si570/N14
    SLICE_X0Y151.CLK     Tas                   0.072   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.746ns logic, 1.069ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/read (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/read to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y150.DQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/read
                                                       cmp_fmc_adc_100Ms_core/read
    SLICE_X1Y149.B5      net (fanout=7)        0.534   cmp_fmc_adc_100Ms_core/read
    SLICE_X1Y149.BMUX    Tilo                  0.278   cmp_fmc_adc_100Ms_core/status_iic<10>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In_SW0
    SLICE_X0Y151.D6      net (fanout=1)        0.392   cmp_fmc_adc_100Ms_core/i2c_master_si570/N14
    SLICE_X0Y151.CLK     Tas                   0.072   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.729ns logic, 0.926ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.127 - 0.155)
  Source Clock:         sys_clk_c_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y150.BQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    SLICE_X1Y149.B4      net (fanout=12)       0.823   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    SLICE_X1Y149.BMUX    Tilo                  0.296   cmp_fmc_adc_100Ms_core/status_iic<10>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In_SW0
    SLICE_X0Y151.D6      net (fanout=1)        0.392   cmp_fmc_adc_100Ms_core/i2c_master_si570/N14
    SLICE_X0Y151.CLK     Tas                   0.072   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.747ns logic, 1.215ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (SLICE_X0Y150.B6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/start (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/start to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y150.AMUX    Tshcko                0.485   cmp_fmc_adc_100Ms_core/read
                                                       cmp_fmc_adc_100Ms_core/start
    SLICE_X0Y150.D2      net (fanout=6)        0.573   cmp_fmc_adc_100Ms_core/start
    SLICE_X0Y150.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X0Y150.B6      net (fanout=2)        0.529   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X0Y150.CLK     Tas                   0.073   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.663ns logic, 1.102ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/write (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.685ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/write to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y150.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/read
                                                       cmp_fmc_adc_100Ms_core/write
    SLICE_X0Y150.D1      net (fanout=5)        0.599   cmp_fmc_adc_100Ms_core/write
    SLICE_X0Y150.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X0Y150.B6      net (fanout=2)        0.529   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X0Y150.CLK     Tas                   0.073   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.557ns logic, 1.128ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/stop (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.605ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/stop to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y151.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/stop
                                                       cmp_fmc_adc_100Ms_core/stop
    SLICE_X0Y150.D3      net (fanout=3)        0.519   cmp_fmc_adc_100Ms_core/stop
    SLICE_X0Y150.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X0Y150.B6      net (fanout=2)        0.529   cmp_fmc_adc_100Ms_core/i2c_master_si570/N6
    SLICE_X0Y150.CLK     Tas                   0.073   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.557ns logic, 1.048ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd9 (SLICE_X0Y149.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd16 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.280ns (0.931 - 0.651)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd16 to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y151.BQ      Tcko                  0.141   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd17
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd16
    SLICE_X0Y149.A4      net (fanout=15)       0.276   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd16
    SLICE_X0Y149.CLK     Tah         (-Th)     0.046   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd9-In1
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.095ns logic, 0.276ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (SLICE_X0Y150.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd10 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.925 - 0.657)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd10 to cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y149.BMUX    Tshcko                0.181   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd10
    SLICE_X0Y150.B4      net (fanout=6)        0.234   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd10
    SLICE_X0Y150.CLK     Tah         (-Th)     0.047   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd19
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20-In
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.134ns logic, 0.234ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_3 (SLICE_X0Y153.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd7 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.924 - 0.656)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd7 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y146.DQ      Tcko                  0.141   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd7
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd7
    SLICE_X0Y153.D5      net (fanout=12)       0.301   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd7
    SLICE_X0Y153.CLK     Tah         (-Th)     0.047   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mmux__n038551
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_3
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.094ns logic, 0.301ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: sys_clk_c_BUFG/I0
  Logical resource: sys_clk_c_BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTGREFCLK0)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTGREFCLK0
  Clock network: sys_clk_c_BUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd7/CLK
  Logical resource: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd1/CK
  Location pin: SLICE_X1Y146.CLK
  Clock network: sys_clk_c_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6926 paths analyzed, 3401 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.164ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X58Y192.C5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.500ns (1.163 - 1.663)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXVALID Tgtpcko_RXVALID       0.954   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X56Y192.D6           net (fanout=2)        1.670   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid<0>
    SLICE_X56Y192.D            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X56Y192.C5           net (fanout=1)        0.220   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0
    SLICE_X56Y192.C            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X58Y192.C5           net (fanout=1)        0.346   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X58Y192.CLK          Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------------  ---------------------------
    Total                                            3.473ns (1.237ns logic, 2.236ns route)
                                                             (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.677 - 0.720)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y189.BMUX   Tshcko                0.528   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X56Y192.C2     net (fanout=3)        0.791   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X56Y192.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X58Y192.C5     net (fanout=1)        0.346   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X58Y192.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.706ns logic, 1.137ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.677 - 0.721)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y191.BQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2
    SLICE_X56Y192.D5     net (fanout=4)        0.513   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt<2>
    SLICE_X56Y192.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X56Y192.C5     net (fanout=1)        0.220   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0
    SLICE_X56Y192.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X58Y192.C5     net (fanout=1)        0.346   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X58Y192.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx0_valid_gt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.662ns logic, 1.079ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1 (SLICE_X56Y192.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.498ns (1.165 - 1.663)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.TXRESETDONE Tgtpcko_TXRESETDONE   0.916   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                 make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X56Y192.A5               net (fanout=1)        2.351   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txresetdone<0>
    SLICE_X56Y192.CLK              Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                                 make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mmux_USER_TXRESETDONE_GND_472_o_MUX_650_o11
                                                                 make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1
    -----------------------------------------------------------  ---------------------------
    Total                                                3.300ns (0.949ns logic, 2.351ns route)
                                                                 (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q (SLICE_X52Y192.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.497ns (1.166 - 1.663)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.PHYSTATUS Tgtpcko_PHYSTATUS     0.929   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X55Y189.C6             net (fanout=3)        1.762   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_phystatus<0>
    SLICE_X55Y189.C              Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset<0>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_PHYSTATUS_OUT1
    SLICE_X52Y192.AX             net (fanout=1)        0.500   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_phy_status_wire_filter<0>
    SLICE_X52Y192.CLK            Tdick                 0.004   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    ---------------------------------------------------------  ---------------------------
    Total                                              3.300ns (1.038ns logic, 2.262ns route)
                                                               (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.680 - 0.719)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y189.BQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxcdrlock_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2
    SLICE_X55Y189.C3     net (fanout=1)        0.639   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2
    SLICE_X55Y189.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_PHYSTATUS_OUT1
    SLICE_X52Y192.AX     net (fanout=1)        0.500   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_phy_status_wire_filter<0>
    SLICE_X52Y192.CLK    Tdick                 0.004   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    -------------------------------------------------  ---------------------------
    Total                                      1.627ns (0.488ns logic, 1.139ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.680 - 0.720)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y189.BMUX   Tshcko                0.528   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X55Y189.C4     net (fanout=3)        0.477   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X55Y189.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_eyescanreset<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_PHYSTATUS_OUT1
    SLICE_X52Y192.AX     net (fanout=1)        0.500   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_phy_status_wire_filter<0>
    SLICE_X52Y192.CLK    Tdick                 0.004   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.637ns logic, 0.977ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1DATA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_0 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y196.AMUX     Tshcko                0.201   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_data<15>
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_0
    PCIE_X0Y0.PIPERX1DATA0 net (fanout=1)        0.706   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_data<0>
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT1(-Th)     0.512   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.395ns (-0.311ns logic, 0.706ns route)
                                                         (-78.7% logic, 178.7% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX3DATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.393ns (0.924 - 0.531)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_1 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y193.BQ       Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data<3>
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_1
    PCIE_X0Y0.PIPERX3DATA1 net (fanout=1)        0.760   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data<1>
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.526   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.398ns (-0.362ns logic, 0.760ns route)
                                                         (-91.0% logic, 191.0% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX3DATA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.393ns (0.924 - 0.531)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_2 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y193.CQ       Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data<3>
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_rx_data_q_2
    PCIE_X0Y0.PIPERX3DATA2 net (fanout=1)        0.762   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_data<2>
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.528   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.398ns (-0.364ns logic, 0.762ns route)
                                                         (-91.5% logic, 191.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 959 paths analyzed, 896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.029ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X71Y195.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.536ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (2.841 - 3.025)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y194.AQ     Tcko                  0.433   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X88Y195.C1     net (fanout=2)        0.673   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
    SLICE_X88Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1
    SLICE_X71Y195.A1     net (fanout=1)        1.250   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
    SLICE_X71Y195.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_475_o_MUX_780_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (0.613ns logic, 1.923ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X71Y195.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (2.841 - 3.025)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y194.AMUX   Tshcko                0.525   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X88Y195.D5     net (fanout=2)        0.450   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16
    SLICE_X88Y195.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X71Y195.C2     net (fanout=1)        1.244   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X71Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_475_o_MUX_778_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.703ns logic, 1.694ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X91Y196.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.181ns (2.844 - 3.025)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y194.AMUX   Tshcko                0.525   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X88Y195.D5     net (fanout=2)        0.450   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16
    SLICE_X88Y195.DMUX   Tilo                  0.289   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o1
    SLICE_X91Y196.C1     net (fanout=1)        0.688   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o
    SLICE_X91Y196.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_475_o_MUX_778_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.887ns logic, 1.138ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_1 (SLICE_X83Y197.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.777 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y197.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1
    SLICE_X83Y197.B4     net (fanout=1)        0.198   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<1>
    SLICE_X83Y197.CLK    Tah         (-Th)     0.062   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<43>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<1>_rt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.079ns logic, 0.198ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8 (SLICE_X84Y198.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2_8 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.778 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2_8 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y197.DQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2_8
    SLICE_X84Y198.A5     net (fanout=1)        0.226   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2<8>
    SLICE_X84Y198.CLK    Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/index<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_index[2]_GND_478_o_wide_mux_38_OUT151
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_8
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.066ns logic, 0.226ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10 (SLICE_X84Y198.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/crscode_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.778 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/crscode_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y197.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/crscode<5>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/crscode_0
    SLICE_X84Y198.B5     net (fanout=5)        0.233   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/crscode<0>
    SLICE_X84Y198.CLK    Tah         (-Th)     0.076   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/index<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_index[2]_GND_478_o_wide_mux_38_OUT21
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/di_10
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.065ns logic, 0.233ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y4.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 933 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRL14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKL     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRU14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKU     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ENBWRENL   net (fanout=8)        2.524   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y45.CLKBWRCLKL Trcck_WREN            0.387   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.498ns (0.974ns logic, 2.524ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA57  Tpcicko_TXRAM         0.035   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI3     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<57>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.261ns logic, 0.457ns route)
                                                          (-133.2% logic, 233.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA59  Tpcicko_TXRAM         0.042   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI5     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<59>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.203ns (-0.254ns logic, 0.457ns route)
                                                          (-125.1% logic, 225.1% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA66  Tpcicko_TXRAM         0.047   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI12    net (fanout=1)        0.455   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<66>
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.206ns (-0.249ns logic, 0.455ns route)
                                                          (-120.9% logic, 220.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X2Y46.CLKARDCLKL
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X2Y46.CLKARDCLKU
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74366 paths analyzed, 29487 endpoints analyzed, 64 failing endpoints
 64 timing errors detected. (64 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.547ns.
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (SLICE_X107Y180.DX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X79Y140.C1     net (fanout=1)        1.249   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.ram_doutb<0>
    SLICE_X79Y140.CMUX   Tilo                  0.456   eb_dout<55>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_349
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_48
    SLICE_X107Y180.DX    net (fanout=1)        1.643   eb_dout<55>
    SLICE_X107Y180.CLK   Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<55>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (2.620ns logic, 2.892ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y26.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X79Y140.C1     net (fanout=1)        1.249   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.ram_doutb<0>
    SLICE_X79Y140.CMUX   Tilo                  0.456   eb_dout<55>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_349
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_48
    SLICE_X107Y180.DX    net (fanout=1)        1.643   eb_dout<55>
    SLICE_X107Y180.CLK   Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<55>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (2.620ns logic, 2.892ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X79Y140.D1     net (fanout=1)        1.171   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.ram_doutb<0>
    SLICE_X79Y140.CMUX   Topdc                 0.449   eb_dout<55>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_449
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_48
    SLICE_X107Y180.DX    net (fanout=1)        1.643   eb_dout<55>
    SLICE_X107Y180.CLK   Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<55>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (2.613ns logic, 2.814ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (SLICE_X36Y134.DX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y39.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X37Y189.C2     net (fanout=1)        1.210   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<0>
    SLICE_X37Y189.CMUX   Tilo                  0.456   eb_dout<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
    SLICE_X36Y134.DX     net (fanout=1)        1.480   eb_dout<19>
    SLICE_X36Y134.CLK    Tdick                 0.012   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.593ns logic, 2.690ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y39.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X37Y189.C2     net (fanout=1)        1.210   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<0>
    SLICE_X37Y189.CMUX   Tilo                  0.456   eb_dout<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
    SLICE_X36Y134.DX     net (fanout=1)        1.480   eb_dout<19>
    SLICE_X36Y134.CLK    Tdick                 0.012   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.593ns logic, 2.690ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y36.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X37Y189.D4     net (fanout=1)        1.153   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<0>
    SLICE_X37Y189.CMUX   Topdc                 0.449   eb_dout<19>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8
    SLICE_X36Y134.DX     net (fanout=1)        1.480   eb_dout<19>
    SLICE_X36Y134.CLK    Tdick                 0.012   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<19>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (2.586ns logic, 2.633ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45 (SLICE_X81Y171.BX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y29.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X57Y140.C2     net (fanout=1)        1.211   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<8>
    SLICE_X57Y140.CMUX   Tilo                  0.456   eb_dout<45>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_338
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_37
    SLICE_X81Y171.BX     net (fanout=1)        1.407   eb_dout<45>
    SLICE_X81Y171.CLK    Tdick                 0.059   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<45>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (2.640ns logic, 2.618ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y29.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X57Y140.C2     net (fanout=1)        1.211   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<8>
    SLICE_X57Y140.CMUX   Tilo                  0.456   eb_dout<45>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_338
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_37
    SLICE_X81Y171.BX     net (fanout=1)        1.407   eb_dout<45>
    SLICE_X81Y171.CLK    Tdick                 0.059   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<45>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (2.640ns logic, 2.618ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y26.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X57Y140.C4     net (fanout=1)        1.055   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.ram_doutb<8>
    SLICE_X57Y140.CMUX   Tilo                  0.456   eb_dout<45>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_338
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_37
    SLICE_X81Y171.BX     net (fanout=1)        1.407   eb_dout<45>
    SLICE_X81Y171.CLK    Tdick                 0.059   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<45>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_45
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (2.640ns logic, 2.462ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y32.DIBDI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_60 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_60 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y161.BQ        Tcko                  0.304   theTlpControl/tx_Itf/mbuf_Din<62>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_60
    RAMB36_X2Y32.DIBDI24    net (fanout=1)        0.318   theTlpControl/tx_Itf/mbuf_Din<60>
    RAMB36_X2Y32.CLKBWRCLKL Trckd_DIB   (-Th)     0.622   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.000ns (-0.318ns logic, 0.318ns route)
                                                          (-31800.0% logic, 31800.0% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y32.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_62 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_62 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y161.DQ        Tcko                  0.304   theTlpControl/tx_Itf/mbuf_Din<62>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_62
    RAMB36_X2Y32.DIBDI26    net (fanout=1)        0.319   theTlpControl/tx_Itf/mbuf_Din<62>
    RAMB36_X2Y32.CLKBWRCLKL Trckd_DIB   (-Th)     0.622   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.001ns (-0.318ns logic, 0.319ns route)
                                                          (-31800.0% logic, 31900.0% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y32.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_32 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_32 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y164.BQ        Tcko                  0.304   theTlpControl/tx_Itf/mbuf_Din<34>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_32
    RAMB36_X2Y32.DIPADIP0   net (fanout=1)        0.326   theTlpControl/tx_Itf/mbuf_Din<32>
    RAMB36_X2Y32.CLKBWRCLKL Trckd_DIPA  (-Th)     0.622   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.008ns (-0.318ns logic, 0.326ns route)
                                                          (-3975.0% logic, 4075.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Location pin: RAMB36_X2Y32.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Location pin: RAMB36_X2Y32.CLKARDCLKU
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 726 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.300ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X71Y195.C2), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 3)
  Clock Path Skew:      -0.195ns (2.841 - 3.036)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y190.CQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X57Y187.B1     net (fanout=19)       1.007   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X57Y187.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X88Y195.D3     net (fanout=1)        2.121   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X88Y195.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X71Y195.C2     net (fanout=1)        1.244   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X71Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_475_o_MUX_778_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (0.662ns logic, 4.372ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (2.841 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y190.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X57Y187.B3     net (fanout=18)       0.706   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X57Y187.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X88Y195.D3     net (fanout=1)        2.121   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X88Y195.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X71Y195.C2     net (fanout=1)        1.244   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X71Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_475_o_MUX_778_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.662ns logic, 4.071ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (2.841 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y190.BQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X57Y187.B4     net (fanout=17)       0.631   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X57Y187.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X88Y195.D3     net (fanout=1)        2.121   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X88Y195.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X71Y195.C2     net (fanout=1)        1.244   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X71Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_475_o_MUX_778_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.662ns logic, 3.996ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1 (SLICE_X60Y197.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.163 - 1.280)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y196.CQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X90Y195.C1     net (fanout=19)       1.702   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X90Y195.CMUX   Tilo                  0.282   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DONE<3>1
    SLICE_X60Y197.A1     net (fanout=1)        2.246   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_done<2>
    SLICE_X60Y197.CLK    Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mmux_USER_RATE_DONE_GND_472_o_MUX_667_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (0.694ns logic, 3.948ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.163 - 1.280)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y196.AQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X90Y195.C2     net (fanout=12)       1.223   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X90Y195.CMUX   Tilo                  0.282   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DONE<3>1
    SLICE_X60Y197.A1     net (fanout=1)        2.246   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_done<2>
    SLICE_X60Y197.CLK    Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mmux_USER_RATE_DONE_GND_472_o_MUX_667_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.694ns logic, 3.469ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.101ns (1.163 - 1.264)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y195.BQ     Tcko                  0.433   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X90Y195.C4     net (fanout=17)       0.561   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X90Y195.CMUX   Tilo                  0.290   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DONE<3>1
    SLICE_X60Y197.A1     net (fanout=1)        2.246   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_done<2>
    SLICE_X60Y197.CLK    Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mmux_USER_RATE_DONE_GND_472_o_MUX_667_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rate_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (0.756ns logic, 2.807ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X71Y195.A1), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.195ns (2.841 - 3.036)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y190.CQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X54Y190.B2     net (fanout=19)       0.747   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X54Y190.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_473_o_wide_mux_36_OUT511
    SLICE_X88Y195.C2     net (fanout=1)        1.745   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start<0>
    SLICE_X88Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1
    SLICE_X71Y195.A1     net (fanout=1)        1.250   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
    SLICE_X71Y195.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_475_o_MUX_780_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.406ns (0.664ns logic, 3.742ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.194ns (2.841 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y190.BQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X54Y190.B4     net (fanout=17)       0.668   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X54Y190.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_473_o_wide_mux_36_OUT511
    SLICE_X88Y195.C2     net (fanout=1)        1.745   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start<0>
    SLICE_X88Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1
    SLICE_X71Y195.A1     net (fanout=1)        1.250   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
    SLICE_X71Y195.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_475_o_MUX_780_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.664ns logic, 3.663ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.192ns (Levels of Logic = 3)
  Clock Path Skew:      -0.195ns (2.841 - 3.036)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y190.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X54Y190.B5     net (fanout=12)       0.533   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X54Y190.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_473_o_wide_mux_36_OUT511
    SLICE_X88Y195.C2     net (fanout=1)        1.745   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_start<0>
    SLICE_X88Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o1
    SLICE_X71Y195.A1     net (fanout=1)        1.250   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
    SLICE_X71Y195.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_done<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_475_o_MUX_780_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (0.664ns logic, 3.528ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (SLICE_X52Y190.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.072 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y190.CQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X52Y190.A6     net (fanout=19)       0.123   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X52Y190.CLK    Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<1>11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.066ns logic, 0.123ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (SLICE_X52Y190.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.072 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y190.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X52Y190.A5     net (fanout=12)       0.134   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X52Y190.CLK    Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<1>11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.066ns logic, 0.134ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (SLICE_X97Y198.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.071 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y198.CQ     Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X97Y198.A6     net (fanout=19)       0.094   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X97Y198.CLK    Tah         (-Th)     0.046   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/ratedone_glue_set
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.118ns logic, 0.094ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.039ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.605ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.275ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|     10.210ns|     13.868ns|            1|           65|         1889|        83910|
| TS_CLK_250                    |      4.000ns|      4.164ns|          N/A|            1|            0|         6926|            0|
| TS_CLK_125                    |      8.000ns|      6.029ns|          N/A|            0|            0|          959|            0|
| TS_CLK_USERCLK                |      4.000ns|      4.000ns|      2.650ns|            0|            0|          933|          726|
|  TS_PIPE_RATE                 |      8.000ns|      5.300ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      4.000ns|      5.547ns|          N/A|           64|            0|        74366|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    4.695|         |         |         |
sys_clk_p      |    4.695|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    4.695|         |         |         |
sys_clk_p      |    4.695|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 66  Score: 20243  (Setup/Max: 20243, Hold: 0)

Constraints cover 85799 paths, 0 nets, and 38975 connections

Design statistics:
   Minimum period:  10.210ns{1}   (Maximum frequency:  97.943MHz)
   Maximum path delay from/to any node:   5.300ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 14 22:34:11 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 913 MB



