
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.44+4 (git sha1 77b2ae2e3, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:53.5-79.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:82.5-98.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\module_bin_to_bcd'.
../design/module_bin_to_bcd.v:32: Warning: Identifier `\some_condition' is implicitly declared.
../design/module_bin_to_bcd.v:33: Warning: Identifier `\some_value_from_first_source' is implicitly declared.
../design/module_bin_to_bcd.v:35: Warning: Identifier `\some_value_from_second_source' is implicitly declared.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
Successfully finished Verilog frontend.

4. Executing SYNTH_GOWIN pass.

4.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_xtra.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\FLASH128K'.
Generating RTLIL representation for module `\MCU'.
Generating RTLIL representation for module `\USB20_PHY'.
Generating RTLIL representation for module `\ADC'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\EMCU'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.3.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \module_7_segments
Used module:     \module_bin_to_bcd
Parameter 1 (\DISPLAY_REFRESH) = 27000

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\module_7_segments'.
Parameter 1 (\DISPLAY_REFRESH) = 27000
Generating RTLIL representation for module `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:53.5-79.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:82.5-98.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 4

4.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\module_bin_to_bcd'.
Parameter 1 (\WIDTH) = 4
Generating RTLIL representation for module `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100'.
../design/module_bin_to_bcd.v:32: Warning: Identifier `\some_condition' is implicitly declared.
../design/module_bin_to_bcd.v:33: Warning: Identifier `\some_value_from_first_source' is implicitly declared.
../design/module_bin_to_bcd.v:35: Warning: Identifier `\some_value_from_second_source' is implicitly declared.

4.3.4. Analyzing design hierarchy..
Top module:  \module_top
Used module:     $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000
Used module:     $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100

4.3.5. Analyzing design hierarchy..
Top module:  \module_top
Used module:     $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000
Used module:     $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100
Removing unused module `\module_bin_to_bcd'.
Removing unused module `\module_7_segments'.
Removed 2 unused modules.
Warning: Resizing cell port module_top.SUBMODULE_DISPLAY.bcd_i from 8 bits to 16 bits.
Warning: Resizing cell port module_top.SUBMODULE_BIN_BCD.bcd_o from 8 bits to 12 bits.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$253'.
Cleaned up 1 empty switch.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:535$249 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:515$247 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:496$245 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:476$243 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:457$241 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:437$239 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:418$237 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:398$235 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:348$229 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:328$227 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:309$225 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:289$223 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:270$221 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:250$219 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:231$217 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:211$215 in module DFFS.
Marked 2 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:113$391 in module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:39$378 in module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:27$376 in module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:82$375 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:53$374 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:53$374 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:38$370 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:20$366 in module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
Removed a total of 1 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 57 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$358'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$300'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$270'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$250'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$248'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$246'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$244'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$242'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$238'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$236'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$234'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$232'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$228'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$226'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$224'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$220'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$218'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$216'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$214'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$212'.
  Set init value: \Q = 1'0

4.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:535$249'.
Found async reset \CLEAR in `\DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:515$247'.
Found async reset \PRESET in `\DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:496$245'.
Found async reset \PRESET in `\DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:476$243'.
Found async reset \CLEAR in `\DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:348$229'.
Found async reset \CLEAR in `\DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:328$227'.
Found async reset \PRESET in `\DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:309$225'.
Found async reset \PRESET in `\DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:289$223'.
Found async reset \rst_i in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:27$376'.

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~36 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$358'.
Creating decoders for process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
     1/8: $1$lookahead\mem3$312[15:0]$329
     2/8: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1079$304[3:0]$325
     3/8: $1$lookahead\mem2$311[15:0]$328
     4/8: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1078$303[3:0]$324
     5/8: $1$lookahead\mem1$310[15:0]$327
     6/8: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1077$302[3:0]$323
     7/8: $1$lookahead\mem0$309[15:0]$326
     8/8: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1076$301[3:0]$322
Creating decoders for process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$300'.
Creating decoders for process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
     1/4: $1$lookahead\mem1$276[15:0]$285
     2/4: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1032$272[3:0]$283
     3/4: $1$lookahead\mem0$275[15:0]$284
     4/4: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1031$271[3:0]$282
Creating decoders for process `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$270'.
Creating decoders for process `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258'.
     1/2: $1$lookahead\mem$257[15:0]$262
     2/2: $1$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:993$255[3:0]$261
Creating decoders for process `\ALU.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$253'.
Creating decoders for process `\DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$250'.
Creating decoders for process `\DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:535$249'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$248'.
Creating decoders for process `\DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:515$247'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$246'.
Creating decoders for process `\DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:496$245'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$244'.
Creating decoders for process `\DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:476$243'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$242'.
Creating decoders for process `\DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:457$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$240'.
Creating decoders for process `\DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:437$239'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$238'.
Creating decoders for process `\DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:418$237'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$236'.
Creating decoders for process `\DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:398$235'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$234'.
Creating decoders for process `\DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:381$233'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$232'.
Creating decoders for process `\DFFN.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:366$231'.
Creating decoders for process `\DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$230'.
Creating decoders for process `\DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:348$229'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$228'.
Creating decoders for process `\DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:328$227'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$226'.
Creating decoders for process `\DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:309$225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$224'.
Creating decoders for process `\DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:289$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$222'.
Creating decoders for process `\DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:270$221'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$220'.
Creating decoders for process `\DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:250$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$218'.
Creating decoders for process `\DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:231$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$216'.
Creating decoders for process `\DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:211$215'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$214'.
Creating decoders for process `\DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:194$213'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$212'.
Creating decoders for process `\DFF.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:179$211'.
Creating decoders for process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:113$391'.
     1/3: $2\bcd_o[11:0] [11:8]
     2/3: $2\bcd_o[11:0] [3:0]
     3/3: $2\bcd_o[11:0] [7:4]
Creating decoders for process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
     1/10: $0\double_dabble_r[15:0] [15:12]
     2/10: $1\bcd_o[11:0] [7:4]
     3/10: $1\bcd_o[11:0] [3:0]
     4/10: $0\double_dabble_r[15:0] [3:0]
     5/10: $1\bcd_o[11:0] [11:8]
     6/10: $0\double_dabble_r[15:0] [7:4]
     7/10: $0\ready[0:0]
     8/10: $0\shift_count[3:0]
     9/10: $0\state[2:0]
    10/10: $0\double_dabble_r[15:0] [11:8]
Creating decoders for process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:27$376'.
     1/2: $0\bcd_o[11:0] [7]
     2/2: { $0\bcd_o[11:0] [11:8] $0\bcd_o[11:0] [6:0] }
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$375'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$374'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$370'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$366'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\catodo_o' from process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$375'.
No latch inferred for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\anodo_o' from process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$374'.
No latch inferred for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\digito_o' from process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$374'.

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1076$301' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1077$302' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1078$303' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1079$304' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$309' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$310' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$311' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$312' using process `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1031$271' using process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1032$272' using process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$275' using process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$276' using process `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:993$255' using process `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$257' using process `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$253'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$253'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:535$249'.
  created $adff cell `$procdff$666' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:515$247'.
  created $adff cell `$procdff$667' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:496$245'.
  created $adff cell `$procdff$668' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:476$243'.
  created $adff cell `$procdff$669' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:457$241'.
  created $dff cell `$procdff$670' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:437$239'.
  created $dff cell `$procdff$671' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:418$237'.
  created $dff cell `$procdff$672' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:398$235'.
  created $dff cell `$procdff$673' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:381$233'.
  created $dff cell `$procdff$674' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:366$231'.
  created $dff cell `$procdff$675' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:348$229'.
  created $adff cell `$procdff$676' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:328$227'.
  created $adff cell `$procdff$677' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:309$225'.
  created $adff cell `$procdff$678' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:289$223'.
  created $adff cell `$procdff$679' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:270$221'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:250$219'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:231$217'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:211$215'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:194$213'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:179$211'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\bcd_o' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:113$391'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\bcd_o' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\double_dabble_r' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\shift_count' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\ready' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\state' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.\bcd_o' using process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:27$376'.
  created $adff cell `$procdff$692' with positive edge clock and negative level reset.
Creating register for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\contador_digitos' using process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$370'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\cuenta_salida' using process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$366'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.\en_conmutador' using process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$366'.
  created $dff cell `$procdff$695' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$358'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
Removing empty process `RAM16S4.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1074$313'.
Removing empty process `RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$300'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
Removing empty process `RAM16S2.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:1029$277'.
Removing empty process `RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$270'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258'.
Removing empty process `RAM16S1.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:991$258'.
Removing empty process `ALU.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$253'.
Removing empty process `DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$250'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:535$249'.
Removing empty process `DFFNCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:535$249'.
Removing empty process `DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$248'.
Removing empty process `DFFNC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:515$247'.
Removing empty process `DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$246'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:496$245'.
Removing empty process `DFFNPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:496$245'.
Removing empty process `DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$244'.
Removing empty process `DFFNP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:476$243'.
Removing empty process `DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$242'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:457$241'.
Removing empty process `DFFNRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:457$241'.
Removing empty process `DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$240'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:437$239'.
Removing empty process `DFFNR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:437$239'.
Removing empty process `DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$238'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:418$237'.
Removing empty process `DFFNSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:418$237'.
Removing empty process `DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$236'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:398$235'.
Removing empty process `DFFNS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:398$235'.
Removing empty process `DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$234'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:381$233'.
Removing empty process `DFFNE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:381$233'.
Removing empty process `DFFN.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$232'.
Removing empty process `DFFN.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:366$231'.
Removing empty process `DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$230'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:348$229'.
Removing empty process `DFFCE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:348$229'.
Removing empty process `DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$228'.
Removing empty process `DFFC.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:328$227'.
Removing empty process `DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$226'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:309$225'.
Removing empty process `DFFPE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:309$225'.
Removing empty process `DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$224'.
Removing empty process `DFFP.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:289$223'.
Removing empty process `DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$222'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:270$221'.
Removing empty process `DFFRE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:270$221'.
Removing empty process `DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$220'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:250$219'.
Removing empty process `DFFR.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:250$219'.
Removing empty process `DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$218'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:231$217'.
Removing empty process `DFFSE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:231$217'.
Removing empty process `DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$216'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:211$215'.
Removing empty process `DFFS.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:211$215'.
Removing empty process `DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$214'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:194$213'.
Removing empty process `DFFE.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:194$213'.
Removing empty process `DFF.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:0$212'.
Removing empty process `DFF.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:179$211'.
Found and cleaned up 2 empty switches in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:113$391'.
Removing empty process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:113$391'.
Found and cleaned up 7 empty switches in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
Removing empty process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:39$378'.
Found and cleaned up 1 empty switch in `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:27$376'.
Removing empty process `$paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.$proc$../design/module_bin_to_bcd.v:27$376'.
Found and cleaned up 1 empty switch in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$375'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:82$375'.
Found and cleaned up 1 empty switch in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$374'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:53$374'.
Found and cleaned up 2 empty switches in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$370'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:38$370'.
Found and cleaned up 2 empty switches in `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$366'.
Removing empty process `$paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.$proc$../design/module_7_segments.v:20$366'.
Cleaned up 37 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.
<suppressed ~17 debug messages>
Optimizing module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
<suppressed ~7 debug messages>

4.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\module_bin_to_bcd\WIDTH=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\module_7_segments\DISPLAY_REFRESH=s32'00000000000000000110100101111000.
<suppressed ~2 debug messages>

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing SYNTH pass.

4.8.1. Executing PROC pass (convert processes to netlists).

4.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.8.1.4. Executing PROC_INIT pass (extract init attributes).

4.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

4.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 5 unused cells and 64 unused wires.
<suppressed ~7 debug messages>

4.8.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [11]:
    port Q[11] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[11] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[11] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [10]:
    port Q[10] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[10] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[10] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [9]:
    port Q[9] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[9] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[9] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [8]:
    port Q[8] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[8] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[8] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [7]:
    port Q[7] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[7] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[7] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [6]:
    port Q[6] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[6] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[6] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [5]:
    port Q[5] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[5] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[5] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [4]:
    port Q[4] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[4] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[4] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [3]:
    port Q[3] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[3] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[3] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [2]:
    port Q[2] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[2] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[2] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [1]:
    port Q[1] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[1] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[1] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: multiple conflicting drivers for module_top.\SUBMODULE_BIN_BCD.bcd_o [0]:
    port Q[0] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff)
    port Q[0] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff)
    port Q[0] of cell $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff)
Warning: Wire module_top.\SUBMODULE_BIN_BCD.some_condition is used but has no driver.
Warning: Wire module_top.\SUBMODULE_BIN_BCD.some_value_from_first_source is used but has no driver.
Warning: Wire module_top.\SUBMODULE_BIN_BCD.some_value_from_second_source is used but has no driver.
Warning: Wire module_top.\SUBMODULE_BIN_BCD.bin_i [3] is used but has no driver.
Warning: Wire module_top.\SUBMODULE_BIN_BCD.bin_i [2] is used but has no driver.
Warning: Wire module_top.\SUBMODULE_BIN_BCD.bin_i [1] is used but has no driver.
Warning: Wire module_top.\SUBMODULE_BIN_BCD.bin_i [0] is used but has no driver.
Found and reported 19 problems.

4.8.5. Executing OPT pass (performing simple optimizations).

4.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~129 debug messages>
Removed a total of 43 cells.

4.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

4.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$548: { $flatten\SUBMODULE_BIN_BCD.$procmux$507_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $auto$opt_reduce.cc:134:opt_pmux$699 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$561: { $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $auto$opt_reduce.cc:134:opt_pmux$701 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$575: { $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $auto$opt_reduce.cc:134:opt_pmux$703 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$503: { $flatten\SUBMODULE_BIN_BCD.$procmux$511_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $auto$opt_reduce.cc:134:opt_pmux$705 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$601: { $flatten\SUBMODULE_BIN_BCD.$procmux$508_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $auto$opt_reduce.cc:134:opt_pmux$707 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_BIN_BCD.$procmux$528: { $flatten\SUBMODULE_BIN_BCD.$procmux$537_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$506_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $auto$opt_reduce.cc:134:opt_pmux$709 }
    New ctrl vector for $pmux cell $flatten\SUBMODULE_DISPLAY.$procmux$617: { $flatten\SUBMODULE_DISPLAY.$procmux$621_CMP $flatten\SUBMODULE_DISPLAY.$procmux$620_CMP $auto$opt_reduce.cc:134:opt_pmux$711 }
  Optimizing cells in module \module_top.
Performed a total of 7 changes.

4.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).

4.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

4.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

4.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

4.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.5.16. Finished OPT passes. (There is nothing left to do.)

4.8.6. Executing FSM pass (extract and optimize FSM).

4.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register module_top.SUBMODULE_BIN_BCD.state.

4.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\SUBMODULE_BIN_BCD.state' from module `\module_top'.
  found $dff cell for state register: $flatten\SUBMODULE_BIN_BCD.$procdff$691
  root of input selection tree: $flatten\SUBMODULE_BIN_BCD.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst_pi
  found state code: 3'000
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$506_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$507_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$508_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$511_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$procmux$537_CMP
  found ctrl input: $flatten\SUBMODULE_BIN_BCD.$eq$../design/module_bin_to_bcd.v:88$390_Y
  found state code: 3'001
  found state code: 3'110
  found state code: 3'101
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$537_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$511_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$508_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$507_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$506_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP
  found ctrl output: $flatten\SUBMODULE_BIN_BCD.$procmux$504_CMP
  ctrl inputs: { $flatten\SUBMODULE_BIN_BCD.$eq$../design/module_bin_to_bcd.v:88$390_Y \rst_pi }
  ctrl outputs: { $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] $flatten\SUBMODULE_BIN_BCD.$procmux$504_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$506_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$507_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$508_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$511_CMP $flatten\SUBMODULE_BIN_BCD.$procmux$537_CMP }
  transition:      3'000 2'-0 ->      3'000 10'0000000001
  transition:      3'000 2'-1 ->      3'001 10'0010000001
  transition:      3'100 2'-0 ->      3'000 10'0000010000
  transition:      3'100 2'-1 ->      3'101 10'1010010000
  transition:      3'010 2'-0 ->      3'000 10'0000000100
  transition:      3'010 2'-1 ->      3'011 10'0110000100
  transition:      3'110 2'-0 ->      3'000 10'0001000000
  transition:      3'110 2'-1 ->      3'000 10'0001000000
  transition:      3'001 2'-0 ->      3'000 10'0000000010
  transition:      3'001 2'-1 ->      3'010 10'0100000010
  transition:      3'101 2'-0 ->      3'000 10'0000100000
  transition:      3'101 2'01 ->      3'001 10'0010100000
  transition:      3'101 2'11 ->      3'110 10'1100100000
  transition:      3'011 2'-0 ->      3'000 10'0000001000
  transition:      3'011 2'-1 ->      3'100 10'1000001000

4.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\SUBMODULE_BIN_BCD.state$712' from module `\module_top'.
  Merging pattern 2'-0 and 2'-1 from group (3 0 10'0001000000).
  Merging pattern 2'-1 and 2'-0 from group (3 0 10'0001000000).

4.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 11 unused cells and 11 unused wires.
<suppressed ~12 debug messages>

4.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\SUBMODULE_BIN_BCD.state$712' from module `\module_top'.
  Removing unused output signal $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] [0].
  Removing unused output signal $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] [1].
  Removing unused output signal $flatten\SUBMODULE_BIN_BCD.$0\state[2:0] [2].

4.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\SUBMODULE_BIN_BCD.state$712' from module `\module_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------

4.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\SUBMODULE_BIN_BCD.state$712' from module `module_top':
-------------------------------------

  Information on FSM $fsm$\SUBMODULE_BIN_BCD.state$712 (\SUBMODULE_BIN_BCD.state):

  Number of input signals:    2
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \rst_pi
    1: $flatten\SUBMODULE_BIN_BCD.$eq$../design/module_bin_to_bcd.v:88$390_Y

  Output signals:
    0: $flatten\SUBMODULE_BIN_BCD.$procmux$537_CMP
    1: $flatten\SUBMODULE_BIN_BCD.$procmux$511_CMP
    2: $flatten\SUBMODULE_BIN_BCD.$procmux$508_CMP
    3: $flatten\SUBMODULE_BIN_BCD.$procmux$507_CMP
    4: $flatten\SUBMODULE_BIN_BCD.$procmux$506_CMP
    5: $flatten\SUBMODULE_BIN_BCD.$procmux$505_CMP
    6: $flatten\SUBMODULE_BIN_BCD.$procmux$504_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'-0   ->     0 7'0000001
      1:     0 2'-1   ->     4 7'0000001
      2:     1 2'-0   ->     0 7'0010000
      3:     1 2'-1   ->     5 7'0010000
      4:     2 2'-0   ->     0 7'0000100
      5:     2 2'-1   ->     6 7'0000100
      6:     3 2'--   ->     0 7'1000000
      7:     4 2'-0   ->     0 7'0000010
      8:     4 2'-1   ->     2 7'0000010
      9:     5 2'-0   ->     0 7'0100000
     10:     5 2'11   ->     3 7'0100000
     11:     5 2'01   ->     4 7'0100000
     12:     6 2'-0   ->     0 7'0001000
     13:     6 2'-1   ->     1 7'0001000

-------------------------------------

4.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\SUBMODULE_BIN_BCD.state$712' from module `\module_top'.

4.8.7. Executing OPT pass (performing simple optimizations).

4.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~6 debug messages>

4.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

4.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\SUBMODULE_DISPLAY.$procdff$695 ($dff) from module module_top (D = $flatten\SUBMODULE_DISPLAY.$procmux$634_Y, Q = \SUBMODULE_DISPLAY.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\SUBMODULE_DISPLAY.$procdff$694 ($dff) from module module_top (D = $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$369_Y, Q = \SUBMODULE_DISPLAY.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\SUBMODULE_DISPLAY.$procdff$693 ($dff) from module module_top (D = $flatten\SUBMODULE_DISPLAY.$procmux$628_Y, Q = \SUBMODULE_DISPLAY.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$763 ($sdff) from module module_top (D = $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$373_Y, Q = \SUBMODULE_DISPLAY.contador_digitos).
Adding EN signal on $flatten\SUBMODULE_BIN_BCD.$procdff$692 ($adff) from module module_top (D = { \SUBMODULE_BIN_BCD.bcd_o [11:8] \SUBMODULE_BIN_BCD.bcd_o [6:0] }, Q = { \SUBMODULE_BIN_BCD.bcd_o [11:8] \SUBMODULE_BIN_BCD.bcd_o [6:0] }).
Handling D = Q on $auto$ff.cc:266:slice$765 ($adffe) from module module_top (removing D path).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$690 ($dff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$561_Y, Q = \SUBMODULE_BIN_BCD.ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$769 ($sdff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$561_Y, Q = \SUBMODULE_BIN_BCD.ready).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$689 ($dff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$575_Y, Q = \SUBMODULE_BIN_BCD.shift_count, rval = 4'0100).
Adding EN signal on $auto$ff.cc:266:slice$777 ($sdff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$575_Y, Q = \SUBMODULE_BIN_BCD.shift_count).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$688 ($dff) from module module_top (D = { $flatten\SUBMODULE_BIN_BCD.$procmux$503_Y $flatten\SUBMODULE_BIN_BCD.$procmux$601_Y $flatten\SUBMODULE_BIN_BCD.$procmux$548_Y $flatten\SUBMODULE_BIN_BCD.$procmux$528_Y }, Q = \SUBMODULE_BIN_BCD.double_dabble_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$781 ($sdff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$528_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$781 ($sdff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$601_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [11:8]).
Adding EN signal on $auto$ff.cc:266:slice$781 ($sdff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$503_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [15:12]).
Adding EN signal on $auto$ff.cc:266:slice$781 ($sdff) from module module_top (D = $flatten\SUBMODULE_BIN_BCD.$procmux$548_Y, Q = \SUBMODULE_BIN_BCD.double_dabble_r [7:4]).
Adding EN signal on $flatten\SUBMODULE_BIN_BCD.$procdff$687 ($dff) from module module_top (D = \SUBMODULE_BIN_BCD.double_dabble_r [15:4], Q = \SUBMODULE_BIN_BCD.bcd_o).
Adding SRST signal on $flatten\SUBMODULE_BIN_BCD.$procdff$686 ($dff) from module module_top (D = { $flatten\SUBMODULE_BIN_BCD.$procmux$485_Y $flatten\SUBMODULE_BIN_BCD.$procmux$497_Y $flatten\SUBMODULE_BIN_BCD.$procmux$491_Y }, Q = \SUBMODULE_BIN_BCD.bcd_o, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$813 ($sdff) from module module_top (D = \SUBMODULE_BIN_BCD.double_dabble_r [15:4], Q = \SUBMODULE_BIN_BCD.bcd_o).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$765 ($dlatch) from module module_top.

4.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [6] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [6] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [5] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [5] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [4] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [4] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [3] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [3] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [2] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [2] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [1] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [1] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [0] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [0] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Removed 24 unused cells and 32 unused wires.
<suppressed ~25 debug messages>

4.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~7 debug messages>

4.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    New ctrl vector for $pmux cell $flatten\SUBMODULE_DISPLAY.$procmux$617: { $flatten\SUBMODULE_DISPLAY.$procmux$620_CMP $auto$opt_reduce.cc:134:opt_pmux$816 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$815: { $flatten\SUBMODULE_DISPLAY.$procmux$618_CMP $flatten\SUBMODULE_DISPLAY.$procmux$619_CMP $flatten\SUBMODULE_DISPLAY.$procmux$621_CMP }
  Optimizing cells in module \module_top.
Performed a total of 2 changes.

4.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

4.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

4.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

4.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

4.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.7.23. Finished OPT passes. (There is nothing left to do.)

4.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\SUBMODULE_DISPLAY.$auto$mem.cc:328:emit$397 ($flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:155:do_switch$395).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$784 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$772 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$fsm_map.cc:77:implement_pattern_cache$741 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$798 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$805 ($ne).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$389 ($sub).
Removed top 28 bits (of 32) from port Y of cell module_top.$flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$389 ($sub).
Removed top 30 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$387 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$387 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:79$386 ($gt).
Removed top 30 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$385 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$385 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:72$384 ($gt).
Removed top 30 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$383 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$383 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:65$382 ($gt).
Removed top 30 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$381 ($add).
Removed top 28 bits (of 32) from port Y of cell module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$381 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:58$380 ($gt).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$791 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\SUBMODULE_DISPLAY.$procmux$620_CMP0 ($eq).
Removed top 4 bits (of 12) from wire module_top.$flatten\SUBMODULE_BIN_BCD.$0\bcd_o[11:0].
Removed top 28 bits (of 32) from wire module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$381_Y.
Removed top 28 bits (of 32) from wire module_top.$flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$383_Y.

4.8.9. Executing PEEPOPT pass (run peephole optimizers).

4.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$381 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$383 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$385 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$387 ($add).
  creating $macc model for $flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$389 ($sub).
  creating $macc model for $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$373 ($add).
  creating $macc model for $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$369 ($sub).
  creating $alu model for $macc $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$369.
  creating $alu model for $macc $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$373.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$389.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$387.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$385.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$383.
  creating $alu model for $macc $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$381.
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:58$380 ($gt): new $alu
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:65$382 ($gt): new $alu
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:72$384 ($gt): new $alu
  creating $alu model for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:79$386 ($gt): new $alu
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:79$386: $auto$alumacc.cc:485:replace_alu$824
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:72$384: $auto$alumacc.cc:485:replace_alu$829
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:65$382: $auto$alumacc.cc:485:replace_alu$834
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$gt$../design/module_bin_to_bcd.v:58$380: $auto$alumacc.cc:485:replace_alu$839
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:59$381: $auto$alumacc.cc:485:replace_alu$844
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:66$383: $auto$alumacc.cc:485:replace_alu$847
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:73$385: $auto$alumacc.cc:485:replace_alu$850
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$add$../design/module_bin_to_bcd.v:80$387: $auto$alumacc.cc:485:replace_alu$853
  creating $alu cell for $flatten\SUBMODULE_BIN_BCD.$sub$../design/module_bin_to_bcd.v:87$389: $auto$alumacc.cc:485:replace_alu$856
  creating $alu cell for $flatten\SUBMODULE_DISPLAY.$add$../design/module_7_segments.v:44$373: $auto$alumacc.cc:485:replace_alu$859
  creating $alu cell for $flatten\SUBMODULE_DISPLAY.$sub$../design/module_7_segments.v:31$369: $auto$alumacc.cc:485:replace_alu$862
  created 11 $alu and 0 $macc cells.

4.8.12. Executing SHARE pass (SAT-based resource sharing).

4.8.13. Executing OPT pass (performing simple optimizations).

4.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

4.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

4.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.8.13.16. Finished OPT passes. (There is nothing left to do.)

4.8.14. Executing MEMORY pass.

4.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:155:do_switch$395'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:155:do_switch$395'[0] in module `\module_top': no address FF found.

4.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:155:do_switch$395
<suppressed ~26 debug messages>

4.10. Executing TECHMAP pass (map to technology primitives).

4.10.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

4.10.2. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

4.10.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~20 debug messages>

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.11.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$768 ($adff) from module module_top.

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [7] between cell $auto$ff.cc:266:slice$810.Q and constant 1'0 in module_top: Resolved using constant.
Warning: Driver-driver conflict for \SUBMODULE_BIN_BCD.bcd_o [7] between cell $auto$ff.cc:266:slice$814.Q and constant 1'0 in module_top: Resolved using constant.
Removed 61 unused cells and 80 unused wires.
<suppressed ~66 debug messages>

4.11.5. Rerunning OPT passes. (Removed registers in this run.)

4.11.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

4.11.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.11.8. Executing OPT_DFF pass (perform DFF optimizations).

4.11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.11.10. Finished fast OPT passes.

4.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\SUBMODULE_DISPLAY.$auto$proc_rom.cc:155:do_switch$395 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~15 debug messages>

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.13.6. Executing OPT_DFF pass (perform DFF optimizations).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.13.16. Finished OPT passes. (There is nothing left to do.)

4.14. Executing TECHMAP pass (map to technology primitives).

4.14.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.14.2. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

4.14.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~299 debug messages>

4.15. Executing OPT pass (performing simple optimizations).

4.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~78 debug messages>

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.15.3. Executing OPT_DFF pass (perform DFF optimizations).

4.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 16 unused cells and 115 unused wires.
<suppressed ~17 debug messages>

4.15.5. Finished fast OPT passes.

4.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk_pi using IBUF.
Mapping port module_top.rst_pi using IBUF.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~41 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.22. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.23. Executing ABC9 pass.

4.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.23.3. Executing PROC pass (convert processes to netlists).

4.23.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$1473'.
Cleaned up 1 empty switch.

4.23.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.23.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

4.23.3.4. Executing PROC_INIT pass (extract init attributes).

4.23.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.23.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.23.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$1473'.

4.23.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.23.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$1473'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$1473'.
  created direct connection (no actual register cell created).

4.23.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.23.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:917$1473'.
Cleaned up 0 empty switches.

4.23.3.12. Executing OPT_EXPR pass (perform const folding).

4.23.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module module_top.
Found 0 SCCs.

4.23.5. Executing ABC9_OPS pass (helper functions for ABC9).

4.23.6. Executing PROC pass (convert processes to netlists).

4.23.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.23.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.23.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.23.6.4. Executing PROC_INIT pass (extract init attributes).

4.23.6.5. Executing PROC_ARST pass (detect async resets in processes).

4.23.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.23.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.23.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.23.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.23.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.23.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.23.6.12. Executing OPT_EXPR pass (perform const folding).

4.23.7. Executing TECHMAP pass (map to technology primitives).

4.23.7.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.23.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~249 debug messages>

4.23.8. Executing OPT pass (performing simple optimizations).

4.23.8.1. Executing OPT_EXPR pass (perform const folding).

4.23.8.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.23.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

4.23.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

4.23.8.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.23.8.6. Executing OPT_DFF pass (perform DFF optimizations).

4.23.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).

4.23.8.8. Executing OPT_EXPR pass (perform const folding).

4.23.8.9. Finished OPT passes. (There is nothing left to do.)

4.23.9. Executing TECHMAP pass (map to technology primitives).

4.23.9.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.23.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

4.23.10. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.23.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~40 debug messages>

4.23.12. Executing ABC9_OPS pass (helper functions for ABC9).

4.23.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.23.14. Executing TECHMAP pass (map to technology primitives).

4.23.14.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.23.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~258 debug messages>

4.23.15. Executing OPT pass (performing simple optimizations).

4.23.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.23.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.23.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.23.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.23.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.23.15.6. Executing OPT_DFF pass (perform DFF optimizations).

4.23.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.23.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.23.15.9. Rerunning OPT passes. (Maybe there is more to do..)

4.23.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.23.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

4.23.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

4.23.15.13. Executing OPT_DFF pass (perform DFF optimizations).

4.23.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

4.23.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

4.23.15.16. Finished OPT passes. (There is nothing left to do.)

4.23.16. Executing AIGMAP pass (map logic to AIG).
Module module_top: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

4.23.17. Executing AIGMAP pass (map logic to AIG).
Module module_top: replaced 27 cells with 123 new cells, skipped 96 cells.
  replaced 3 cell types:
      22 $_OR_
       1 $_XOR_
       4 $_MUX_
  not replaced 10 cell types:
       2 $scopeinfo
      10 $_NOT_
      10 DFFS
       6 DFFR
       2 DFFRE
       2 IBUF
      11 OBUF
      18 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
      15 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010
      20 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111

4.23.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.23.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.23.17.3. Executing XAIGER backend.
<suppressed ~29 debug messages>
Extracted 37 AND gates and 239 wires from module `module_top' to a netlist network with 33 inputs and 54 outputs.

4.23.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.23.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     33/     54  and =      30  lev =    5 (0.65)  mem = 0.01 MB  box = 53  bb = 38
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     33/     54  and =      34  lev =    5 (0.56)  mem = 0.01 MB  ch =    3  box = 53  bb = 38
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =      34.  Ch =     3.  Total mem =    0.05 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del = 5107.00.  Ar =      39.0.  Edge =       36.  Cut =      227.  T =     0.00 sec
ABC: P:  Del = 5107.00.  Ar =      39.0.  Edge =       36.  Cut =      227.  T =     0.00 sec
ABC: P:  Del = 5107.00.  Ar =      39.0.  Edge =       36.  Cut =      320.  T =     0.00 sec
ABC: F:  Del = 5093.00.  Ar =      22.0.  Edge =       38.  Cut =      266.  T =     0.00 sec
ABC: A:  Del = 5093.00.  Ar =      16.0.  Edge =       36.  Cut =      145.  T =     0.00 sec
ABC: A:  Del = 5093.00.  Ar =      16.0.  Edge =       36.  Cut =      145.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     33/     54  and =      26  lev =    5 (0.56)  mem = 0.01 MB  box = 53  bb = 38
ABC: Mapping (K=6)  :  lut =     12  edge =      36  lev =    2 (0.24)  levB =   16  mem = 0.00 MB
ABC: LUT = 12 : 2=7 58.3 %  3=1 8.3 %  4=2 16.7 %  5=1 8.3 %  6=1 8.3 %  Ave = 3.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.02 seconds, total: 0.02 seconds

4.23.17.6. Executing AIGER frontend.
<suppressed ~186 debug messages>
Removed 32 unused cells and 285 unused wires.

4.23.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       15
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:       15
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       42
Removing temp directory.

4.23.18. Executing TECHMAP pass (map to technology primitives).

4.23.18.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.23.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
No more expansions possible.
<suppressed ~21 debug messages>
Removed 5 unused cells and 452 unused wires.

4.24. Executing TECHMAP pass (map to technology primitives).

4.24.1. Executing Verilog-2005 frontend: /home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/home/estebansega/Downloads/oss-cad-suite-linux-x64-20240809/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.24.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$5c0eb292ef891be47277bee5c25eaa71b34b43e2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$7f3617f4b24dd2e899782b88617aab9578e70e0f\$lut for cells of type $lut.
Using template $paramod$cd1606fc7008c213a2843335192d37e8308296b2\$lut for cells of type $lut.
Using template $paramod$86e4ac392b89fc0cba75f5d7a03d15d56a120fdd\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$2d6ba752084ecb1c9d2b201c8dca948fd708c507\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~267 debug messages>

4.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$2043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$2037$lut$aiger2036$115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$2043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$2043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)

4.26. Executing SETUNDEF pass (replace undef values with defined constants).

4.27. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 52 unused wires.

4.28. Executing AUTONAME pass.
Renamed 321 objects in module module_top (16 iterations).
<suppressed ~116 debug messages>

4.29. Executing HIERARCHY pass (managing design hierarchy).

4.29.1. Analyzing design hierarchy..
Top module:  \module_top

4.29.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

4.30. Printing statistics.

=== module_top ===

   Number of wires:                 67
   Number of wire bits:            146
   Number of public wires:          67
   Number of public wire bits:     146
   Number of ports:                  4
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $scopeinfo                      2
     ALU                            15
     DFFR                            6
     DFFRE                           2
     DFFS                           10
     GND                             1
     IBUF                            2
     LUT1                            7
     LUT2                            7
     LUT3                            1
     LUT4                            4
     MUX2_LUT5                       3
     MUX2_LUT6                       1
     OBUF                           11
     VCC                             1

4.31. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

4.32. Executing JSON backend.

Warnings: 40 unique messages, 43 total
End of script. Logfile hash: 8687bcfa25, CPU: user 1.34s system 0.08s, MEM: 42.50 MB peak
Yosys 0.44+4 (git sha1 77b2ae2e3, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 19% 22x read_verilog (0 sec), 12% 23x opt_clean (0 sec), ...
