<!doctype html>
<html>
<head>
<title>DTCR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DTCR0 (DDR_PHY) Register</p><h1>DTCR0 (DDR_PHY) Register</h1>
<h2>DTCR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DTCR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000200</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080200 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x800091C7</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Data Training Configuration Register 0</td></tr>
</table>
<p></p>
<h2>DTCR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>RFSHDT</td><td class="center">31:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x8</td><td>Refresh During Training: A non-zero value specifies that a burst of<br/>refreshes equal to the number specified in this field should be sent to<br/>the SDRAM after training each rank except the last rank.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27:26</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>DTDRS</td><td class="center">25:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training Debug Rank Select: Selects the rank during training<br/>debug mode.</td></tr>
<tr valign=top><td>DTEXG</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training with Early/Extended Gate: Specifies if set that the DQS<br/>gate training should be performed with an early/extended gate as<br/>specified in DXSL*DQSCTL.DQSGX.</td></tr>
<tr valign=top><td>DTEXD</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training Extended Write DQS: Enables, if set, an extended write<br/>DQS whereby two additional pulses of DQS are added as post-amble to<br/>a burst of writes. Generally this should only be enabled when running<br/>read bit deskew with the intention of performing read eye deskew prior<br/>to running write leveling adjustment.</td></tr>
<tr valign=top><td>DTDSTP</td><td class="center">21</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Data Training Debug Step: A write of '1' to this bit steps the data training<br/>algorithm through a single step. This bit is self clearing.</td></tr>
<tr valign=top><td>DTDEN</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training Debug Enable: Enables, if set, the data training to run in a<br/>single-step debug mode. In this mode, DTDSTP must be repeatedly<br/>asserted to step through the data training.</td></tr>
<tr valign=top><td>DTDBS</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Data Training Debug Byte Select: Selects the byte during data training<br/>debug mode.</td></tr>
<tr valign=top><td>DTRDBITR</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Data Training read DBI deskewing configuration.<br/>Configures the data training read bit deskewing algorithm optional RDBI<br/>deskew functionality.<br/>Valid values are:<br/>2'b00, 2'b10 = RDBI deskewing is not performed<br/>2'b01 = RDBI deskewing is performed. If during RDBI deskewing,<br/>the RDBI BDL is exhausted, the RDBI deskewing algorithm exits and<br/>the normal deskewing algorithm continues<br/>2'b11 = RDBI deskewing is performed. If during RDBI deskewing the<br/>RDBI BDL is exhausted, the RDBI deskewing algorithm proceeds by<br/>moving the RDQS LCDL and RDQ BDLs instead</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">13</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>DTWBDDM</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Data Training Write Bit Deskew Data Mask. If set it enables write bit<br/>deskew of the data mask.</td></tr>
<tr valign=top><td>RFSHEN</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Refreshes Issued During Entry to Training:</td></tr>
<tr valign=top><td>DTCMPD</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Data Training Compare Data: Specifies, if set, that DQS gate training<br/>should also check if the returning read data is correct. Otherwise data-<br/>training only checks if the correct number of DQS edges were returned.</td></tr>
<tr valign=top><td>DTMPR</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Data Training Using MPR: Specifies, if set, that DQS gate training<br/>should use the SDRAM Multi-Purpose Register (MPR) register.<br/>Otherwise data-training is performed by first writing to some locations in<br/>the SDRAM and then reading them back.<br/>Notes:<br/>* DDR4 and DDR3 only<br/>* For initial training, this bit must be set to 1. Prior to write data<br/>training, writes to memory may not be successful<br/>Caution: The value 0x0 is not supported for this field</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 5</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeros on reads.</td></tr>
<tr valign=top><td>INCWEYE</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Incremental WEYE Training using MPC FIFO Commands: This is<br/>applicable in LPDDR4 mode. When this bit is set to 1, incremental<br/>WEYE training is performed with MPC FIFO commands instead of<br/>normal Writes/Reads when controller issues dfi_ctrlupd_req. This<br/>Incremental WEYE training computes new Min and Max for each rank<br/>on each separate dfi_ctrlupd_req.<br/>Note: The WDLVT bit in the 'DATX8 General Configuration Register 3<br/>(DXnGCR3)' register must be set 0 when INCWEYE bit is<br/>set 1.</td></tr>
<tr valign=top><td>DTRPTN</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Data Training Repeat Number: Repeat number used to confirm stability<br/>of DDR write or read. The valid values are 1 to 15.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>