INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lishan/Vivado Projects/3_bit_Adder/3_bit_Adder.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lishan/Vivado Projects/3_bit_Adder/3_bit_Adder.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lishan/Vivado Projects/3_bit_Adder/3_bit_Adder.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lishan/Vivado Projects/3_bit_Adder/3_bit_Adder.srcs/sim_1/new/RCA_3_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3_sim
