module disxx.disasm.decoder.LoadsAndStores.RegisterUnprivileged.SubDecoder;

import disxx.disasm.operand.LoadsAndStoresAddress;
import disxx.disasm.DisassemblyError;
import disxx.disasm.operand.Immediate;
import disxx.disasm.operand.Register;
import disxx.disasm.InstructionIdentifier;
import disxx.disasm.utility.bits;

namespace disxx::disasm::decoder::LoadsAndStores::RegisterUnprivileged
{
	SubDecoder::SubDecoder(void) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{}
	{}

	SubDecoder::SubDecoder(std::uint32_t insn, std::uint64_t addr) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{insn, addr}
	{}

	SubDecoder::SubDecoder(const SubDecoder &other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{other}
	{}

	SubDecoder &SubDecoder::operator=(const SubDecoder &other) noexcept
	{
		if (this != &other)
			[[maybe_unused]] const auto &_{disxx::disasm::decoder::abstract::SubDecoder::operator=(other)};
		return *this;
	}

	SubDecoder::SubDecoder(SubDecoder &&other) noexcept
		: disxx::disasm::decoder::abstract::SubDecoder{std::move(other)}
	{}

	SubDecoder &SubDecoder::operator=(SubDecoder &&other) noexcept
	{
		[[maybe_unused]] const auto &_{disxx::disasm::decoder::abstract::SubDecoder::operator=(std::move(other))};
		return *this;
	}

	std::unique_ptr<disxx::disasm::decoder::abstract::SubDecoder> SubDecoder::Clone(void) const noexcept
	{ return std::make_unique<std::decay_t<decltype(*this)>>(*this); }

	DisassemblyResult SubDecoder::Decode(void) const noexcept
	{
        // +----+---+--+--+---+-+----+--+--+--+
        // |size|111|VR|00|opc|0|imm9|10|Rn|Rt|
        // +----+---+--+--+---+-+----+--+--+--+

        unsigned short int size, VR, opc, Rn, Rt;
        size = utility::bits::extract<unsigned short int, std::uint32_t, 30, 31>(this->m_Insn);
        VR = utility::bits::extract<unsigned short int, std::uint32_t, 26, 26>(this->m_Insn);
        opc = utility::bits::extract<unsigned short int, std::uint32_t, 22, 23>(this->m_Insn);
        Rn = utility::bits::extract<unsigned short int, std::uint32_t, 5, 9>(this->m_Insn);
        Rt = utility::bits::extract<unsigned short int, std::uint32_t, 0, 4>(this->m_Insn);
        const auto imm9
        {
            disxx::disasm::operand::Immediate<signed short int, 9>
            {
                utility::bits::extract<signed short int, std::uint32_t, 12, 20>(this->m_Insn),
                disxx::disasm::operand::Immediate<signed short int, 9>::Option::OPT_SIGNEXTEND
            }
        };

        static const std::unordered_map<unsigned short int, std::pair<InstructionIdentifier, disxx::disasm::operand::Register::Type>> insnTable = {
            {0b00000, {InstructionIdentifier::ID_STTRB, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b00001, {InstructionIdentifier::ID_LDTRB, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b00010, {InstructionIdentifier::ID_LDTRSB, disxx::disasm::operand::Register::Type::TYPE_X}},
            {0b00011, {InstructionIdentifier::ID_LDTRSB, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b01000, {InstructionIdentifier::ID_STTRH, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b01001, {InstructionIdentifier::ID_LDTRH, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b01010, {InstructionIdentifier::ID_LDTRSH, disxx::disasm::operand::Register::Type::TYPE_X}},
            {0b01011, {InstructionIdentifier::ID_LDTRSH, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b10000, {InstructionIdentifier::ID_STTR, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b10001, {InstructionIdentifier::ID_LDTR, disxx::disasm::operand::Register::Type::TYPE_W}},
            {0b10010, {InstructionIdentifier::ID_LDTRSW, disxx::disasm::operand::Register::Type::TYPE_X}},
            {0b11000, {InstructionIdentifier::ID_STTR, disxx::disasm::operand::Register::Type::TYPE_X}},
            {0b11001, {InstructionIdentifier::ID_LDTR, disxx::disasm::operand::Register::Type::TYPE_X}}
        };

        auto encoding{static_cast<unsigned short int>((size << 3) | (VR << 2) | opc)};
        auto it{insnTable.find(encoding)};
        if (it == insnTable.end()) [[unlikely]]
            return std::unexpected{disxx::disasm::DisassemblyError{this->m_Insn}};
        const auto &[insn, rtype]{it->second};
        
        this->m_Operands.emplace_back(std::make_unique<disxx::disasm::operand::Register>(rtype, Rt));
		this->m_Operands.emplace_back
		(
			std::make_unique<disxx::disasm::operand::LoadsAndStoresAddress>
			(
				disxx::disasm::operand::Register
				{
					disxx::disasm::operand::Register::Type::TYPE_X,
					Rn,
					true
				}
			)
		);
        static_cast<disxx::disasm::operand::LoadsAndStoresAddress *>(this->m_Operands.rbegin()->get())
            ->AddImmediatePreIndexedOffset(imm9, disxx::disasm::operand::LoadsAndStoresAddress::PreIndexedOffsetKind::IDX_REGULAR);
        return std::make_pair(insn, std::move(this->m_Operands));
	}
} /* disxx::disasm::decoder::LoadsAndStores::RegisterUnprivileged */
