// Seed: 2206950088
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output wand id_2,
    output wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    input tri1 id_13,
    input wand id_14,
    input supply0 id_15,
    output wor id_16,
    input uwire id_17,
    input wand id_18,
    input tri id_19,
    input wand id_20,
    input tri1 id_21,
    input tri1 id_22,
    input tri id_23,
    output wire id_24
);
  assign id_3 = id_19;
  assign id_24 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  assign id_5 = id_6;
  wire  id_8;
  wire  id_9;
  logic id_10;
  always id_0 <= -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1,
      id_4,
      id_5,
      id_6,
      id_4,
      id_1,
      id_2,
      id_6,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_5,
      id_2,
      id_6,
      id_6,
      id_6,
      id_2,
      id_2,
      id_2,
      id_5
  );
  assign id_1 = -1'h0;
endmodule
