$date
	Sat Oct  8 15:51:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q3_tb $end
$var wire 1 ! y $end
$var reg 3 " inp [2:0] $end
$var integer 32 # i [31:0] $end
$scope module q $end
$var wire 3 $ inp [2:0] $end
$var wire 1 ! y $end
$var wire 8 % temp [7:0] $end
$scope module bruh $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 8 * y [7:0] $end
$scope module one $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) en $end
$var reg 4 + y [3:0] $end
$upscope $end
$scope module two $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 & en $end
$var reg 4 , y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b1 +
b1 *
1)
0(
0'
0&
b1 %
b0 $
b0 #
b0 "
0!
$end
#20
b10 %
b10 *
b10 +
1(
b1 "
b1 $
b1 #
#40
b100 %
b100 *
b100 +
1'
0(
b10 "
b10 $
b10 #
#60
1!
b1000 %
b1000 *
b1000 +
1(
b11 "
b11 $
b11 #
#80
0!
0)
b0 +
b10000 %
b10000 *
b1 ,
1&
0'
0(
b100 "
b100 $
b100 #
#100
1!
b100000 %
b100000 *
b10 ,
1(
b101 "
b101 $
b101 #
#120
b1000000 %
b1000000 *
b100 ,
1'
0(
b110 "
b110 $
b110 #
#140
b10000000 %
b10000000 *
b1000 ,
1(
b111 "
b111 $
b111 #
#160
b1000 #
