A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

A. S�nchez-Maci�n, P. Reviriego, J. Tabero, A. Regad�o, J. A. Maestro. "SEFI Protection for Nanosat 16-Bit Chip Onboard Computer Memories", IEEE Transactions on Device and Materials Reliability, vol. 17, no. 4, p. 698-707, Dec 2017.

C. Ogden, M. Mascagni. "The Impact of Soft Error Event Topography on the Reliability of Computer Memories", IEEE Transactions on Reliability, vol. 66, no. 4, p. 966-979, Dec 2017.

D. P. Oleary. "Computer memory and arithmetic: a look under the hood", Computing in Science Engineering, vol. 8, no. 3, p. 54-59, May 2006.

E. Medina. "Computer Memory, Collective Memory: Recovering History through Chilean Computing", IEEE Annals of the History of Computing, vol. 27, no. 4, p. 104-103, Oct 2005.

S. Fan, H. Ding, A. Kariyawasam, A. M. Gole. "Parallel Electromagnetic Transients Simulation with Shared Memory Architecture Computers", IEEE Transactions on Power Delivery, vol. 33, no. 1, p. 239-247, Feb 2018.

R. Chen, V. K. Prasanna. "Computer Generation of High Throughput and Memory Efficient Sorting Designs on FPGA", IEEE Transactions on Parallel and Distributed Systems, vol. 28, no. 11, p. 3100-3113, Nov 2017.

