# Single-Cycle-MIPS-processor-with-Memory-mapped-IO-unit
A lab project that adds a memory-mapped IO unit to a MIPS datapath VHDL implementation which supports R, I, and J-type instructions. 
