// Seed: 209296088
module module_0 #(
    parameter id_3 = 32'd36
) (
    id_1[1 :-1],
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  wire _id_3;
  wire ["" : id_3] id_4, id_5;
  assign id_1[1'b0] = id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1'b0 : 1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12[-1'h0 : id_13],
    _id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout logic [7:0] id_14;
  output wire _id_13;
  input logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_14,
      id_11
  );
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_16;
  assign id_14[1'd0] = id_5;
  wire id_17;
  or primCall (id_11, id_14, id_8, id_5, id_15, id_1, id_10, id_6, id_3, id_2, id_12);
  wire id_18;
  assign id_16 = id_6;
  parameter id_19 = 1;
  wire id_20;
endmodule
