<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/GlobalISel/InlineAsmLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_6a229f14c730f076cdd0d3393eea743d.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">InlineAsmLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="InlineAsmLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- lib/CodeGen/GlobalISel/InlineAsmLowering.cpp ----------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file implements the lowering from LLVM IR inline asm to MIR INLINEASM</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsmLowering_8h.html">llvm/CodeGen/GlobalISel/InlineAsmLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Module_8h.html">llvm/IR/Module.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   21</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;inline-asm-lowering&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keywordtype">void</span> InlineAsmLowering::anchor() {}</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// GISelAsmOperandInfo - This contains information for each constraint that we</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// are lowering.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span><span class="keyword">class </span>GISelAsmOperandInfo : <span class="keyword">public</span> <a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">TargetLowering::AsmOperandInfo</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// Regs - If this is a register or register class operand, this</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// contains the set of assigned registers corresponding to the operand.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 1&gt;</a> Regs;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">explicit</span> GISelAsmOperandInfo(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">TargetLowering::AsmOperandInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;      : <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a>::AsmOperandInfo(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {}</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">using</span> GISelAsmOperandInfoVector = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;GISelAsmOperandInfo, 16&gt;</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>ExtraFlags {</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> = 0;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">explicit</span> ExtraFlags(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallBase.html">CallBase</a> &amp;CB) {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1InlineAsm.html">InlineAsm</a> *<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a> = cast&lt;InlineAsm&gt;(CB.<a class="code" href="classllvm_1_1CallBase.html#a7ac9329ef7292ee640d87f45ce7ae05c">getCalledOperand</a>());</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>-&gt;hasSideEffects())</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa68a61079919e61d3af1002124c2f1ff9">InlineAsm::Extra_HasSideEffects</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>-&gt;isAlignStack())</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;      <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baada6152484586a08fa711d4b0d44c87e5">InlineAsm::Extra_IsAlignStack</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">if</span> (CB.<a class="code" href="classllvm_1_1CallBase.html#ac32c9ebab7dfd3db749d0ab5e6e58b3e">isConvergent</a>())</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa9921f5d5868939f49675e7fe34d1be70">InlineAsm::Extra_IsConvergent</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>-&gt;getDialect() * <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baabff974c258dde829c1c6b6f32667be3a">InlineAsm::Extra_AsmDialect</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  }</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">void</span> update(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">TargetLowering::AsmOperandInfo</a> &amp;OpInfo) {</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// Ideally, we would only check against memory constraints.  However, the</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">// meaning of an Other constraint can be target-specific and we can&#39;t easily</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">// reason about it.  Therefore, be conservative and set MayLoad/MayStore</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// for Other constraints as well.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a> ||</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">TargetLowering::C_Other</a>) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a3400e49d5c9d94f96aa1117ecd0b799d">Type</a> == <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34a79ca3881430605a6c7da5227cfb115d6">InlineAsm::isInput</a>)</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baaa21b27c3cc4550dcd3ff599dbe76d0c3">InlineAsm::Extra_MayLoad</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a3400e49d5c9d94f96aa1117ecd0b799d">Type</a> == <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f">InlineAsm::isOutput</a>)</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab01e1dce8dabbbb3d14ed5f34c366008">InlineAsm::Extra_MayStore</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a3400e49d5c9d94f96aa1117ecd0b799d">Type</a> == <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34adf39e7f7e158f2ccacae6d4446197322">InlineAsm::isClobber</a>)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a> |= (<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baaa21b27c3cc4550dcd3ff599dbe76d0c3">InlineAsm::Extra_MayLoad</a> | <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab01e1dce8dabbbb3d14ed5f34c366008">InlineAsm::Extra_MayStore</a>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">Flags</a>; }</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} <span class="comment">// namespace</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// Assign virtual/physical registers for the specified register operand.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#a43762e6a22fd0e7b98b8115946fc87b6">   80</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="InlineAsmLowering_8cpp.html#a43762e6a22fd0e7b98b8115946fc87b6">getRegistersForValue</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                 GISelAsmOperandInfo &amp;OpInfo,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                 GISelAsmOperandInfo &amp;RefOpInfo) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">getTargetLowering</a>();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// No work to do for memory operations.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">if</span> (OpInfo.ConstraintType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a>)</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// If this is a constraint for a single physreg, or a constraint for a</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// register class, find it.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> AssignedReg;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  std::tie(AssignedReg, RC) = TLI.<a class="code" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">getRegForInlineAsmConstraint</a>(</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, RefOpInfo.ConstraintCode, RefOpInfo.ConstraintVT);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// RC is unset only on failure. Return immediately.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// No need to allocate a matching input constraint since the constraint it&#39;s</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// matching to has already been allocated.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">if</span> (OpInfo.isMatchingInputConstraint())</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// Initialize NumRegs.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = 1;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">if</span> (OpInfo.ConstraintVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>)</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    NumRegs =</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a42bf7ed3daec395fe644414494888bc6">getNumRegisters</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(), OpInfo.ConstraintVT);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// If this is a constraint for a specific physical register, but the type of</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// the operand requires more than one register to be passed, we allocate the</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// required amount of physical registers, starting from the selected physical</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// register.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// For this, first retrieve a register iterator for the given register class</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classuint16__t.html">TargetRegisterClass::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">begin</a>();</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// Advance the iterator to the assigned register (if set)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span> (AssignedReg) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">for</span> (; *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != AssignedReg; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">end</a>() &amp;&amp; <span class="stringliteral">&quot;AssignedReg should be a member of provided RC&quot;</span>);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// Finally, assign the registers. If the AssignedReg isn&#39;t set, create virtual</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// registers with the provided register class</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">for</span> (; NumRegs; --NumRegs, ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">end</a>() &amp;&amp; <span class="stringliteral">&quot;Ran out of registers to allocate!&quot;</span>);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = AssignedReg ? <a class="code" href="classllvm_1_1Register.html">Register</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) : RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    OpInfo.Regs.push_back(R);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// Return an integer indicating how general CT is.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#a81468a66b43bb8ae17811337afee9984">  137</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="InlineAsmLowering_8cpp.html#a81468a66b43bb8ae17811337afee9984">getConstraintGenerality</a>(<a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">TargetLowering::ConstraintType</a> CT) {</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">switch</span> (CT) {</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">TargetLowering::C_Immediate</a>:</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">TargetLowering::C_Other</a>:</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764">TargetLowering::C_Unknown</a>:</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">TargetLowering::C_Register</a>:</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">TargetLowering::C_RegisterClass</a>:</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a>:</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abd588753884964e239e61d80ebc2f039">TargetLowering::C_Address</a>:</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> 3;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  }</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid constraint type&quot;</span>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#a319ad1dc391c473c05378a8d623ea956">  154</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="InlineAsmLowering_8cpp.html#a319ad1dc391c473c05378a8d623ea956">chooseConstraint</a>(<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">TargetLowering::AsmOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI) {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>.size() &gt; 1 &amp;&amp; <span class="stringliteral">&quot;Doesn&#39;t have multiple constraint options&quot;</span>);</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">unsigned</span> BestIdx = 0;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">TargetLowering::ConstraintType</a> BestType = <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764">TargetLowering::C_Unknown</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordtype">int</span> BestGenerality = -1;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// Loop over the options, keeping track of the most general one.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>.size(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">TargetLowering::ConstraintType</a> CType =</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">getConstraintType</a>(OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Indirect &#39;other&#39; or &#39;immediate&#39; constraints are not allowed.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#acbf697bfd59727faf13eeb80fdf90d79">isIndirect</a> &amp;&amp; !(CType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a> ||</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                               CType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">TargetLowering::C_Register</a> ||</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                               CType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">TargetLowering::C_RegisterClass</a>))</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">// If this is an &#39;other&#39; or &#39;immediate&#39; constraint, see if the operand is</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// valid for it. For example, on X86 we might have an &#39;rI&#39; constraint. If</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// the operand is an integer in the range [0..31] we want to use I (saving a</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// load of a register), otherwise we must use &#39;r&#39;.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">if</span> (CType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">TargetLowering::C_Other</a> ||</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        CType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">TargetLowering::C_Immediate</a>) {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].size() == 1 &amp;&amp;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;             <span class="stringliteral">&quot;Unhandled multi-letter &#39;other&#39; constraint&quot;</span>);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="comment">// FIXME: prefer immediate constraints if the target allows it</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    }</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// Things with matching constraints can only be registers, per gcc</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// documentation.  This mainly affects &quot;g&quot; constraints.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">if</span> (CType == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a> &amp;&amp; OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#af8e8a75156972d158e5d2ad295dc3abd">hasMatchingInput</a>())</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// This constraint letter is more general than the previous one, use it.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordtype">int</span> Generality = <a class="code" href="InlineAsmLowering_8cpp.html#a81468a66b43bb8ae17811337afee9984">getConstraintGenerality</a>(CType);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">if</span> (Generality &gt; BestGenerality) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      BestType = CType;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      BestIdx = <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      BestGenerality = Generality;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    }</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  }</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a> = OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>[BestIdx];</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> = BestType;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#ace43e7f4b3e0e3d46309ffaf8eb07208">  201</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="InlineAsmLowering_8cpp.html#ace43e7f4b3e0e3d46309ffaf8eb07208">computeConstraintToUse</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                   <a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">TargetLowering::AsmOperandInfo</a> &amp;OpInfo) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>.empty() &amp;&amp; <span class="stringliteral">&quot;Must have at least one constraint&quot;</span>);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">// Single-letter constraints (&#39;r&#39;) are very common.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>.size() == 1) {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a> = OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">Codes</a>[0];</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> = TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">getConstraintType</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a>);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="InlineAsmLowering_8cpp.html#a319ad1dc391c473c05378a8d623ea956">chooseConstraint</a>(OpInfo, TLI);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  }</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">// &#39;X&#39; matches anything.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a> == <span class="stringliteral">&quot;X&quot;</span> &amp;&amp; OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>) {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// Labels and constants are handled elsewhere (&#39;X&#39; is the only thing</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// that matches labels).  For Functions, the type here is the type of</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// the result, which is not what we want to look at; leave them alone.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *Val = OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (isa&lt;BasicBlock&gt;(Val) || isa&lt;ConstantInt&gt;(Val) || isa&lt;Function&gt;(Val))</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// Otherwise, try to resolve it to something we know about by looking at</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">// the actual operand type.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keywordtype">char</span> *Repl = TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a7f014d86215983a968bd908b7e40c5c3">LowerXConstraint</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#a7cd6f0fbc0aebaac2019af30a06c7b18">ConstraintVT</a>)) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a> = Repl;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> = TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">getConstraintType</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a>);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#a3fc2ba502a3f669f32b52c06c2bae498">  231</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="InlineAsmLowering_8cpp.html#a3fc2ba502a3f669f32b52c06c2bae498">getNumOpRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">unsigned</span> OpIdx) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(OpIdx).getImm();</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="InlineAsmLowering_8cpp.html#af5f0f04b137494bbf8fb56286dea2762">  236</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="InlineAsmLowering_8cpp.html#af5f0f04b137494bbf8fb56286dea2762">buildAnyextOrCopy</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Dst, <a class="code" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder) {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> =</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keyword">auto</span> SrcTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(Src);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">if</span> (!SrcTy.isValid()) {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Source type for copy is not valid\n&quot;</span>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(Src, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(Dst, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">if</span> (DstSize &lt; SrcSize) {</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Input can&#39;t fit in destination reg class\n&quot;</span>);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">// Attempt to anyext small scalar sources.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">if</span> (DstSize &gt; SrcSize) {</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">if</span> (!SrcTy.isScalar()) {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Can&#39;t extend non-scalar input to size of&quot;</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                           <span class="stringliteral">&quot;destination register class\n&quot;</span>);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    }</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    Src = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(DstSize), Src).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  }</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(Dst, Src);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1InlineAsmLowering.html#a1c9cd272afbe2a9aaca46369f9e61b79">  269</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1InlineAsmLowering.html#a1c9cd272afbe2a9aaca46369f9e61b79">InlineAsmLowering::lowerInlineAsm</a>(</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallBase.html">CallBase</a> &amp;Call,</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">std::function</a>&lt;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> &amp;Val)&gt; GetOrCreateVRegs)<span class="keyword"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">    const </span>{</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InlineAsm.html">InlineAsm</a> *<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a> = cast&lt;InlineAsm&gt;(Call.getCalledOperand());</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// ConstraintOperands - Information about all of the constraints.</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span>  GISelAsmOperandInfoVector ConstraintOperands;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">TargetLowering::AsmOperandInfoVector</a> TargetConstraints =</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#ab37c33cd1796e553461f26aefbf498fa">ParseConstraints</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, Call);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  ExtraFlags ExtraInfo(Call);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordtype">unsigned</span> ArgNo = 0; <span class="comment">// ArgNo - The argument of the CallInst.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">unsigned</span> ResNo = 0; <span class="comment">// ResNo - The result number of the next output.</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="classT.html">T</a> : TargetConstraints) {</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    ConstraintOperands.push_back(GISelAsmOperandInfo(<a class="code" href="classT.html">T</a>));</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    GISelAsmOperandInfo &amp;OpInfo = ConstraintOperands.back();</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// Compute the value type for each operand.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">if</span> (OpInfo.hasArg()) {</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      OpInfo.CallOperandVal = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1Value.html">Value</a> *<span class="keyword">&gt;</span>(Call.getArgOperand(ArgNo));</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">if</span> (isa&lt;BasicBlock&gt;(OpInfo.CallOperandVal)) {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Basic block input operands not supported yet\n&quot;</span>);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      }</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *OpTy = OpInfo.CallOperandVal-&gt;getType();</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="comment">// If this is an indirect operand, the operand is a pointer to the</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="comment">// accessed type.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">if</span> (OpInfo.isIndirect) {</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        OpTy = Call.getParamElementType(ArgNo);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpTy &amp;&amp; <span class="stringliteral">&quot;Indirect operand must have elementtype attribute&quot;</span>);</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      }</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="comment">// FIXME: Support aggregate input operands</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">if</span> (!OpTy-&gt;<a class="code" href="classllvm_1_1Type.html#a5f6edc5246188225b3f49bd5c974c759">isSingleValueType</a>()) {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Aggregate input operands are not supported yet\n&quot;</span>);</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      }</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      OpInfo.ConstraintVT =</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;          TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#aee7335adfdf89d9bc00d567a1e53db23">getAsmOperandValueType</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, OpTy, <span class="keyword">true</span>).<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      ++ArgNo;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpInfo.Type == <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f">InlineAsm::isOutput</a> &amp;&amp; !OpInfo.isIndirect) {</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Call.getType()-&gt;isVoidTy() &amp;&amp; <span class="stringliteral">&quot;Bad inline asm!&quot;</span>);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1StructType.html">StructType</a> *STy = dyn_cast&lt;StructType&gt;(Call.getType())) {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        OpInfo.ConstraintVT =</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a795c61cf1031636a1f7d90056da39afc">getSimpleValueType</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, STy-&gt;getElementType(ResNo));</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ResNo == 0 &amp;&amp; <span class="stringliteral">&quot;Asm only has one result!&quot;</span>);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        OpInfo.ConstraintVT =</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#aee7335adfdf89d9bc00d567a1e53db23">getAsmOperandValueType</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Call.getType()).<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      }</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      ++ResNo;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpInfo.Type != <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34a2903cfed1fe44719f76b46abcac40955">InlineAsm::isLabel</a> &amp;&amp;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;             <span class="stringliteral">&quot;GlobalISel currently doesn&#39;t support callbr&quot;</span>);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      OpInfo.ConstraintVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    }</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">if</span> (OpInfo.ConstraintVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a198b78119d9c3afce5c7854210a876f8">MVT::i64x8</a>)</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="comment">// Compute the constraint code and ConstraintType to use.</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="InlineAsmLowering_8cpp.html#ace43e7f4b3e0e3d46309ffaf8eb07208">computeConstraintToUse</a>(TLI, OpInfo);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">// The selected constraint type might expose new sideeffects</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    ExtraInfo.update(OpInfo);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">// At this point, all operand types are decided.</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">// Create the MachineInstr, but don&#39;t insert it yet since input</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">// operands still need to insert instructions before this one</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keyword">auto</span> Inst = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">TargetOpcode::INLINEASM</a>)</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">addExternalSymbol</a>(<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>-&gt;getAsmString().c_str())</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                  .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ExtraInfo.get());</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="comment">// Starting from this operand: flag followed by register(s) will be added as</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// operands to Inst for each constraint. Used for matching input constraints.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordtype">unsigned</span> StartIdx = Inst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// Collects the output operands for later processing</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  GISelAsmOperandInfoVector OutputOperands;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;OpInfo : ConstraintOperands) {</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    GISelAsmOperandInfo &amp;RefOpInfo =</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#afd6e275c2987abf718d772b908b06557">isMatchingInputConstraint</a>()</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            ? ConstraintOperands[OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#af95c6ddf8fb7d70a4d3f25fd996433ec">getMatchedOperand</a>()]</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            : OpInfo;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// Assign registers for register operands</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="InlineAsmLowering_8cpp.html#a43762e6a22fd0e7b98b8115946fc87b6">getRegistersForValue</a>(MF, MIRBuilder, OpInfo, RefOpInfo);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">switch</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a3400e49d5c9d94f96aa1117ecd0b799d">Type</a>) {</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f">InlineAsm::isOutput</a>:</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a>) {</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keywordtype">unsigned</span> ConstraintID =</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">getInlineAsmMemConstraint</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a>);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ConstraintID != <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa5a356e717b92d28434b1154117b09b59">InlineAsm::Constraint_Unknown</a> &amp;&amp;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;               <span class="stringliteral">&quot;Failed to convert memory constraint code to constraint id.&quot;</span>);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="comment">// Add information to the INLINEASM instruction to know about this</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="comment">// output.</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <span class="keywordtype">unsigned</span> OpFlags = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab0e1673a8cfccd30c66a4beaf1dd6368">InlineAsm::Kind_Mem</a>, 1);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        OpFlags = <a class="code" href="classllvm_1_1InlineAsm.html#a56714b14640d04422c171db5fedbe012">InlineAsm::getFlagWordForMem</a>(OpFlags, ConstraintID);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        Inst.addImm(OpFlags);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> SourceRegs =</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            GetOrCreateVRegs(*OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            SourceRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            <span class="stringliteral">&quot;Expected the memory output to fit into a single virtual register&quot;</span>);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        Inst.addReg(SourceRegs[0]);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="comment">// Otherwise, this outputs to a register (directly for C_Register /</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="comment">// C_RegisterClass. Find a register that we can use.</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">TargetLowering::C_Register</a> ||</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;               OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">TargetLowering::C_RegisterClass</a>);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">if</span> (OpInfo.Regs.empty()) {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                     &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t allocate output register for constraint\n&quot;</span>);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        }</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="comment">// Add information to the INLINEASM instruction to know that this</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="comment">// register is set.</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#ad8d69e9e180e95d3db75d01a377c4f7b">isEarlyClobber</a> ? <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa3b5d231420c0849846d3cf123aa29e4c">InlineAsm::Kind_RegDefEarlyClobber</a></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                  : <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa58bd17e96db00a428e371f768f6e24d6">InlineAsm::Kind_RegDef</a>,</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            OpInfo.Regs.size());</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <span class="keywordflow">if</span> (OpInfo.Regs.front().isVirtual()) {</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;          <span class="comment">// Put the register class of the virtual registers in the flag word.</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;          <span class="comment">// That way, later passes can recompute register class constraints for</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;          <span class="comment">// inline assembly as well as normal instructions. Don&#39;t do this for</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;          <span class="comment">// tied operands that can use the regclass information from the def.</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(OpInfo.Regs.front());</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;          <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">InlineAsm::getFlagWordForRegClass</a>(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>, RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>());</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        }</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        Inst.addImm(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : OpInfo.Regs) {</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;          Inst.addReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                      <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical()) |</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                          (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#ad8d69e9e180e95d3db75d01a377c4f7b">isEarlyClobber</a> ? <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dacf55f329675ba5045a4863c7a018209b">RegState::EarlyClobber</a> : 0));</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        }</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <span class="comment">// Remember this output operand for later processing</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        OutputOperands.push_back(OpInfo);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      }</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34a79ca3881430605a6c7da5227cfb115d6">InlineAsm::isInput</a>:</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34a2903cfed1fe44719f76b46abcac40955">InlineAsm::isLabel</a>: {</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#afd6e275c2987abf718d772b908b06557">isMatchingInputConstraint</a>()) {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordtype">unsigned</span> DefIdx = OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#af95c6ddf8fb7d70a4d3f25fd996433ec">getMatchedOperand</a>();</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="comment">// Find operand with register def that corresponds to DefIdx.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        <span class="keywordtype">unsigned</span> InstFlagIdx = StartIdx;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; DefIdx; ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;          InstFlagIdx += <a class="code" href="InlineAsmLowering_8cpp.html#a3fc2ba502a3f669f32b52c06c2bae498">getNumOpRegs</a>(*Inst, InstFlagIdx) + 1;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="InlineAsmLowering_8cpp.html#a3fc2ba502a3f669f32b52c06c2bae498">getNumOpRegs</a>(*Inst, InstFlagIdx) == 1 &amp;&amp; <span class="stringliteral">&quot;Wrong flag&quot;</span>);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <span class="keywordtype">unsigned</span> MatchedOperandFlag = Inst-&gt;getOperand(InstFlagIdx).getImm();</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1InlineAsm.html#a20a6d489de78da41c6032c7651f405a6">InlineAsm::isMemKind</a>(MatchedOperandFlag)) {</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Matching input constraint to mem operand not &quot;</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                               <span class="stringliteral">&quot;supported. This should be target specific.\n&quot;</span>);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1InlineAsm.html#a32c5c5c8245b02828882d927c6cc4163">InlineAsm::isRegDefKind</a>(MatchedOperandFlag) &amp;&amp;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;            !<a class="code" href="classllvm_1_1InlineAsm.html#ad1192da842e9cc239677b7963863b7a2">InlineAsm::isRegDefEarlyClobberKind</a>(MatchedOperandFlag)) {</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unknown matching constraint\n&quot;</span>);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="comment">// We want to tie input to register in next operand.</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <span class="keywordtype">unsigned</span> DefRegIdx = InstFlagIdx + 1;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = Inst-&gt;getOperand(DefRegIdx).getReg();</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> SrcRegs = GetOrCreateVRegs(*OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp; <span class="stringliteral">&quot;Single register is expected here&quot;</span>);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="comment">// When Def is physreg: use given input.</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a> = SrcRegs[0];</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="comment">// When Def is vreg: copy input to new vreg with same reg class as Def.</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.isVirtual()) {</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;          <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>));</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;          <span class="keywordflow">if</span> (!<a class="code" href="InlineAsmLowering_8cpp.html#af5f0f04b137494bbf8fb56286dea2762">buildAnyextOrCopy</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>, SrcRegs[0], MIRBuilder))</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        }</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="comment">// Add Flag and input register operand (In) to Inst. Tie In to Def.</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="keywordtype">unsigned</span> UseFlag = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa0ff8c93595b64f062d0462190886d5d7">InlineAsm::Kind_RegUse</a>, 1);</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="classllvm_1_1InlineAsm.html#ae3ddbf9f1afac4946d59e5a03ffb396f">InlineAsm::getFlagWordForMatchingOp</a>(UseFlag, DefIdx);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        Inst.addImm(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        Inst.addReg(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        Inst-&gt;tieOperands(DefRegIdx, Inst-&gt;getNumOperands() - 1);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      }</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160; </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">TargetLowering::C_Other</a> &amp;&amp;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;          OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#acbf697bfd59727faf13eeb80fdf90d79">isIndirect</a>) {</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Indirect input operands with unknown constraint &quot;</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                             <span class="stringliteral">&quot;not supported yet\n&quot;</span>);</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      }</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">TargetLowering::C_Immediate</a> ||</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;          OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">TargetLowering::C_Other</a>) {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        std::vector&lt;MachineOperand&gt; Ops;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1InlineAsmLowering.html#adaff9002688c9185afc9e8b0e2a46f88">lowerAsmOperandForConstraint</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>,</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                          OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a>, Ops,</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                          MIRBuilder)) {</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Don&#39;t support constraint: &quot;</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                            &lt;&lt; OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a> &lt;&lt; <span class="stringliteral">&quot; yet\n&quot;</span>);</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        }</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160; </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ops.size() &gt; 0 &amp;&amp;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;               <span class="stringliteral">&quot;Expected constraint to be lowered to at least one operand&quot;</span>);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <span class="comment">// Add information to the INLINEASM node to know about this input.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <span class="keywordtype">unsigned</span> OpFlags =</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;            <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baae2f53b879eee452fe6d66ae04df1530b">InlineAsm::Kind_Imm</a>, Ops.size());</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        Inst.addImm(OpFlags);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        Inst.add(Ops);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      }</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a>) {</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="keywordflow">if</span> (!OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#acbf697bfd59727faf13eeb80fdf90d79">isIndirect</a>) {</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                     &lt;&lt; <span class="stringliteral">&quot;Cannot indirectify memory input operands yet\n&quot;</span>);</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        }</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#acbf697bfd59727faf13eeb80fdf90d79">isIndirect</a> &amp;&amp; <span class="stringliteral">&quot;Operand must be indirect to be a mem!&quot;</span>);</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordtype">unsigned</span> ConstraintID =</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            TLI-&gt;<a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">getInlineAsmMemConstraint</a>(OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a>);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        <span class="keywordtype">unsigned</span> OpFlags = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab0e1673a8cfccd30c66a4beaf1dd6368">InlineAsm::Kind_Mem</a>, 1);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        OpFlags = <a class="code" href="classllvm_1_1InlineAsm.html#a56714b14640d04422c171db5fedbe012">InlineAsm::getFlagWordForMem</a>(OpFlags, ConstraintID);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        Inst.addImm(OpFlags);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> SourceRegs =</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            GetOrCreateVRegs(*OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            SourceRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 &amp;&amp;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="stringliteral">&quot;Expected the memory input to fit into a single virtual register&quot;</span>);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        Inst.addReg(SourceRegs[0]);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      }</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">TargetLowering::C_RegisterClass</a> ||</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;              OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">ConstraintType</a> == <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">TargetLowering::C_Register</a>) &amp;&amp;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;             <span class="stringliteral">&quot;Unknown constraint type!&quot;</span>);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <span class="keywordflow">if</span> (OpInfo.<a class="code" href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#acbf697bfd59727faf13eeb80fdf90d79">isIndirect</a>) {</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Can&#39;t handle indirect register inputs yet &quot;</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                             <span class="stringliteral">&quot;for constraint &#39;&quot;</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                          &lt;&lt; OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">ConstraintCode</a> &lt;&lt; <span class="stringliteral">&quot;&#39;\n&quot;</span>);</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      }</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <span class="comment">// Copy the input into the appropriate registers.</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <span class="keywordflow">if</span> (OpInfo.Regs.empty()) {</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;            &lt;&lt; <span class="stringliteral">&quot;Couldn&#39;t allocate input register for register constraint\n&quot;</span>);</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      }</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      <span class="keywordtype">unsigned</span> NumRegs = OpInfo.Regs.size();</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> SourceRegs = GetOrCreateVRegs(*OpInfo.<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">CallOperandVal</a>);</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumRegs == SourceRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &amp;&amp;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;             <span class="stringliteral">&quot;Expected the number of input registers to match the number of &quot;</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;             <span class="stringliteral">&quot;source registers&quot;</span>);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">if</span> (NumRegs &gt; 1) {</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Input operands with multiple input registers are &quot;</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                             <span class="stringliteral">&quot;not supported yet\n&quot;</span>);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      }</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa0ff8c93595b64f062d0462190886d5d7">InlineAsm::Kind_RegUse</a>, NumRegs);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="keywordflow">if</span> (OpInfo.Regs.front().isVirtual()) {</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="comment">// Put the register class of the virtual registers in the flag word.</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(OpInfo.Regs.front());</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> = <a class="code" href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">InlineAsm::getFlagWordForRegClass</a>(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>, RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>());</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      }</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      Inst.addImm(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="InlineAsmLowering_8cpp.html#af5f0f04b137494bbf8fb56286dea2762">buildAnyextOrCopy</a>(OpInfo.Regs[0], SourceRegs[0], MIRBuilder))</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      Inst.addReg(OpInfo.Regs[0]);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    }</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34adf39e7f7e158f2ccacae6d4446197322">InlineAsm::isClobber</a>: {</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordtype">unsigned</span> NumRegs = OpInfo.Regs.size();</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">if</span> (NumRegs &gt; 0) {</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a> =</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;            <a class="code" href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">InlineAsm::getFlagWord</a>(<a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa6cb34802ef5bc1245d2dac7edb2838be">InlineAsm::Kind_Clobber</a>, NumRegs);</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        Inst.addImm(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : OpInfo.Regs) {</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;          Inst.addReg(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dacf55f329675ba5045a4863c7a018209b">RegState::EarlyClobber</a> |</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                               <a class="code" href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">getImplRegState</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.isPhysical()));</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        }</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      }</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    }</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    }</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  }</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *SrcLoc = Call.getMetadata(<span class="stringliteral">&quot;srcloc&quot;</span>))</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    Inst.addMetadata(SrcLoc);</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160; </div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// All inputs are handled, insert the instruction now</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(Inst);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// Finally, copy the output operands into the output registers</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> ResRegs = GetOrCreateVRegs(Call);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (ResRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != OutputOperands.size()) {</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expected the number of output registers to match the &quot;</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                         <span class="stringliteral">&quot;number of destination registers\n&quot;</span>);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  }</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = ResRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    GISelAsmOperandInfo &amp;OpInfo = OutputOperands[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">if</span> (OpInfo.Regs.empty())</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">switch</span> (OpInfo.ConstraintType) {</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">TargetLowering::C_Register</a>:</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">TargetLowering::C_RegisterClass</a>: {</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">if</span> (OpInfo.Regs.size() &gt; 1) {</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Output operands with multiple defining &quot;</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                             <span class="stringliteral">&quot;registers are not supported yet\n&quot;</span>);</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      }</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = OpInfo.Regs[0];</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(SrcReg, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> ResTy = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(ResRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <span class="keywordflow">if</span> (ResTy.<a class="code" href="classllvm_1_1LLT.html#a3989251b1a714fc8296685f77eac6e87">isScalar</a>() &amp;&amp; ResTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() &lt; SrcSize) {</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <span class="comment">// First copy the non-typed virtual register into a generic virtual</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        <span class="comment">// register</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> Tmp1Reg =</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;            <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(SrcSize));</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(Tmp1Reg, SrcReg);</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="comment">// Need to truncate the result of the register</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a>(ResRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], Tmp1Reg);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ResTy.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == SrcSize) {</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(ResRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], SrcReg);</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled output operand with &quot;</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                             <span class="stringliteral">&quot;mismatched register size\n&quot;</span>);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      }</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160; </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    }</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">TargetLowering::C_Immediate</a>:</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">TargetLowering::C_Other</a>:</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cannot lower target specific output constraints yet\n&quot;</span>);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">TargetLowering::C_Memory</a>:</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="keywordflow">break</span>; <span class="comment">// Already handled.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abd588753884964e239e61d80ebc2f039">TargetLowering::C_Address</a>:</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="keywordflow">break</span>; <span class="comment">// Silence warning.</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764">TargetLowering::C_Unknown</a>:</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unexpected unknown constraint\n&quot;</span>);</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    }</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  }</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="classllvm_1_1InlineAsmLowering.html#adaff9002688c9185afc9e8b0e2a46f88">  662</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1InlineAsmLowering.html#adaff9002688c9185afc9e8b0e2a46f88">InlineAsmLowering::lowerAsmOperandForConstraint</a>(</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, std::vector&lt;MachineOperand&gt; &amp;Ops,</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">if</span> (Constraint.<a class="code" href="classllvm_1_1StringRef.html#a5db9240c74644c67759dd0f901fc3c7d">size</a>() &gt; 1)</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160; </div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordtype">char</span> ConstraintLetter = Constraint[0];</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">switch</span> (ConstraintLetter) {</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;i&#39;</span>: <span class="comment">// Simple Integer or Relocatable Constant</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;n&#39;</span>: <span class="comment">// immediate integer with a known value.</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *CI = dyn_cast&lt;ConstantInt&gt;(Val)) {</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI-&gt;getBitWidth() &lt;= 64 &amp;&amp;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;             <span class="stringliteral">&quot;expected immediate to fit into 64-bits&quot;</span>);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="comment">// Boolean constants should be zero-extended, others are sign-extended</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      <span class="keywordtype">bool</span> IsBool = CI-&gt;getBitWidth() == 1;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      int64_t ExtVal = IsBool ? CI-&gt;getZExtValue() : CI-&gt;getSExtValue();</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      Ops.push_back(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(ExtVal));</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    }</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  }</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baabff974c258dde829c1c6b6f32667be3a"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baabff974c258dde829c1c6b6f32667be3a">llvm::InlineAsm::Extra_AsmDialect</a></div><div class="ttdeci">@ Extra_AsmDialect</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00232">InlineAsm.h:232</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baae2f53b879eee452fe6d66ae04df1530b"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baae2f53b879eee452fe6d66ae04df1530b">llvm::InlineAsm::Kind_Imm</a></div><div class="ttdeci">@ Kind_Imm</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00244">InlineAsm.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00074">TargetRegisterInfo.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00157">MachineRegisterInfo.cpp:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8cpp_html_a43762e6a22fd0e7b98b8115946fc87b6"><div class="ttname"><a href="InlineAsmLowering_8cpp.html#a43762e6a22fd0e7b98b8115946fc87b6">getRegistersForValue</a></div><div class="ttdeci">static void getRegistersForValue(MachineFunction &amp;MF, MachineIRBuilder &amp;MIRBuilder, GISelAsmOperandInfo &amp;OpInfo, GISelAsmOperandInfo &amp;RefOpInfo)</div><div class="ttdoc">Assign virtual/physical registers for the specified register operand.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00080">InlineAsmLowering.cpp:80</a></div></div>
<div class="ttc" id="astructllvm_1_1InlineAsm_1_1ConstraintInfo_html_acbf697bfd59727faf13eeb80fdf90d79"><div class="ttname"><a href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#acbf697bfd59727faf13eeb80fdf90d79">llvm::InlineAsm::ConstraintInfo::isIndirect</a></div><div class="ttdeci">bool isIndirect</div><div class="ttdoc">isIndirect - True if this operand is an indirect operand.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00149">InlineAsm.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00291">MachineIRBuilder.h:291</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsmLowering_html_a1c9cd272afbe2a9aaca46369f9e61b79"><div class="ttname"><a href="classllvm_1_1InlineAsmLowering.html#a1c9cd272afbe2a9aaca46369f9e61b79">llvm::InlineAsmLowering::lowerInlineAsm</a></div><div class="ttdeci">bool lowerInlineAsm(MachineIRBuilder &amp;MIRBuilder, const CallBase &amp;CB, std::function&lt; ArrayRef&lt; Register &gt;(const Value &amp;Val)&gt; GetOrCreateVRegs) const</div><div class="ttdoc">Lower the given inline asm call instruction GetOrCreateVRegs is a callback to materialize a register ...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00269">InlineAsmLowering.cpp:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00127">TargetSubtargetInfo.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa68a61079919e61d3af1002124c2f1ff9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa68a61079919e61d3af1002124c2f1ff9">llvm::InlineAsm::Extra_HasSideEffects</a></div><div class="ttdeci">@ Extra_HasSideEffects</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00230">InlineAsm.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">llvm::TargetLowering::C_Memory</a></div><div class="ttdeci">@ C_Memory</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04623">TargetLowering.h:4623</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00315">Function.cpp:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aModule_8h_html"><div class="ttname"><a href="Module_8h.html">Module.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa58bd17e96db00a428e371f768f6e24d6"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa58bd17e96db00a428e371f768f6e24d6">llvm::InlineAsm::Kind_RegDef</a></div><div class="ttdeci">@ Kind_RegDef</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00241">InlineAsm.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae04499daa8807ddb4d00e7ed18b1698f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">llvm::MachineIRBuilder::buildInstrNoInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInstrNoInsert(unsigned Opcode)</div><div class="ttdoc">Build but don't insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00039">MachineIRBuilder.cpp:39</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8cpp_html_a319ad1dc391c473c05378a8d623ea956"><div class="ttname"><a href="InlineAsmLowering_8cpp.html#a319ad1dc391c473c05378a8d623ea956">chooseConstraint</a></div><div class="ttdeci">static void chooseConstraint(TargetLowering::AsmOperandInfo &amp;OpInfo, const TargetLowering *TLI)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00154">InlineAsmLowering.cpp:154</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa3b5d231420c0849846d3cf123aa29e4c"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa3b5d231420c0849846d3cf123aa29e4c">llvm::InlineAsm::Kind_RegDefEarlyClobber</a></div><div class="ttdeci">@ Kind_RegDefEarlyClobber</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00242">InlineAsm.h:242</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae35d57f3c020672748fcc95607348986">llvm::ISD::INLINEASM</a></div><div class="ttdeci">@ INLINEASM</div><div class="ttdoc">INLINEASM - Represents an inline asm block.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01024">ISDOpcodes.h:1024</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00234">PointerIntPair.h:234</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants.</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00078">Constants.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html_a5f6edc5246188225b3f49bd5c974c759"><div class="ttname"><a href="classllvm_1_1Type.html#a5f6edc5246188225b3f49bd5c974c759">llvm::Type::isSingleValueType</a></div><div class="ttdeci">bool isSingleValueType() const</div><div class="ttdoc">Return true if the type is a valid type for a register in codegen.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00280">Type.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baab01e1dce8dabbbb3d14ed5f34c366008"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab01e1dce8dabbbb3d14ed5f34c366008">llvm::InlineAsm::Extra_MayStore</a></div><div class="ttdeci">@ Extra_MayStore</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00234">InlineAsm.h:234</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8h_html"><div class="ttname"><a href="InlineAsmLowering_8h.html">InlineAsmLowering.h</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html_ab6af857f66a2fc271535a12203d7dad6"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#ab6af857f66a2fc271535a12203d7dad6">llvm::TargetLowering::AsmOperandInfo::ConstraintType</a></div><div class="ttdeci">TargetLowering::ConstraintType ConstraintType</div><div class="ttdoc">Information about the constraint code, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04655">TargetLowering.h:4655</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00815">MachineOperand.h:815</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html_aeea750ec380d5c1514f57df90dbd6c3d"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#aeea750ec380d5c1514f57df90dbd6c3d">llvm::TargetLowering::AsmOperandInfo::CallOperandVal</a></div><div class="ttdeci">Value * CallOperandVal</div><div class="ttdoc">If this is the result output operand or a clobber, this is null, otherwise it is the incoming operand...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04660">TargetLowering.h:4660</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a511f48809ad14f13e50b957a137a9d34a79ca3881430605a6c7da5227cfb115d6"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34a79ca3881430605a6c7da5227cfb115d6">llvm::InlineAsm::isInput</a></div><div class="ttdeci">@ isInput</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00095">InlineAsm.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallBase_html_ac32c9ebab7dfd3db749d0ab5e6e58b3e"><div class="ttname"><a href="classllvm_1_1CallBase.html#ac32c9ebab7dfd3db749d0ab5e6e58b3e">llvm::CallBase::isConvergent</a></div><div class="ttdeci">bool isConvergent() const</div><div class="ttdoc">Determine if the invoke is convergent.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01920">InstrTypes.h:1920</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a32c5c5c8245b02828882d927c6cc4163"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a32c5c5c8245b02828882d927c6cc4163">llvm::InlineAsm::isRegDefKind</a></div><div class="ttdeci">static bool isRegDefKind(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00299">InlineAsm.h:299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00273">MachineIRBuilder.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a3989251b1a714fc8296685f77eac6e87"><div class="ttname"><a href="classllvm_1_1LLT.html#a3989251b1a714fc8296685f77eac6e87">llvm::LLT::isScalar</a></div><div class="ttdeci">constexpr bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00123">LowLevelTypeImpl.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a85f9b8131f0608c03c58e4e23d875dfc">llvm::TargetLowering::C_Register</a></div><div class="ttdeci">@ C_Register</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04621">TargetLowering.h:4621</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">llvm::TargetLowering::C_Immediate</a></div><div class="ttdeci">@ C_Immediate</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04625">TargetLowering.h:4625</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">llvm::AArch64PACKey::IA</a></div><div class="ttdeci">@ IA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00791">AArch64BaseInfo.h:791</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ac6672df14319c2e931c3b2c583ea837c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ac6672df14319c2e931c3b2c583ea837c">llvm::MachineInstrBuilder::addExternalSymbol</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addExternalSymbol(const char *FnName, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00184">MachineInstrBuilder.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116ad4cd486b7360ed34c9553b6c9056b764">llvm::TargetLowering::C_Unknown</a></div><div class="ttdeci">@ C_Unknown</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04627">TargetLowering.h:4627</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00094">MachineInstrBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00159">LowLevelTypeImpl.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a20a6d489de78da41c6032c7651f405a6"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a20a6d489de78da41c6032c7651f405a6">llvm::InlineAsm::isMemKind</a></div><div class="ttdeci">static bool isMemKind(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00301">InlineAsm.h:301</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8cpp_html_a81468a66b43bb8ae17811337afee9984"><div class="ttname"><a href="InlineAsmLowering_8cpp.html#a81468a66b43bb8ae17811337afee9984">getConstraintGenerality</a></div><div class="ttdeci">static unsigned getConstraintGenerality(TargetLowering::ConstraintType CT)</div><div class="ttdoc">Return an integer indicating how general CT is.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00137">InlineAsmLowering.cpp:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00661">MachineRegisterInfo.h:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html"><div class="ttname"><a href="classllvm_1_1InlineAsm.html">llvm::InlineAsm</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00033">InlineAsm.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdeci">@ In</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00051">TGLexer.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">llvm::TargetLowering::C_Other</a></div><div class="ttdeci">@ C_Other</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04626">TargetLowering.h:4626</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a42bf7ed3daec395fe644414494888bc6"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a42bf7ed3daec395fe644414494888bc6">llvm::TargetLoweringBase::getNumRegisters</a></div><div class="ttdeci">virtual unsigned getNumRegisters(LLVMContext &amp;Context, EVT VT, std::optional&lt; MVT &gt; RegisterVT=std::nullopt) const</div><div class="ttdoc">Return the number of registers that this ValueType will eventually require.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01586">TargetLowering.h:1586</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a198b78119d9c3afce5c7854210a876f8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a198b78119d9c3afce5c7854210a876f8">llvm::MVT::i64x8</a></div><div class="ttdeci">@ i64x8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00293">MachineValueType.h:293</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_ad1192da842e9cc239677b7963863b7a2"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ad1192da842e9cc239677b7963863b7a2">llvm::InlineAsm::isRegDefEarlyClobberKind</a></div><div class="ttdeci">static bool isRegDefEarlyClobberKind(unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00303">InlineAsm.h:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baada6152484586a08fa711d4b0d44c87e5"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baada6152484586a08fa711d4b0d44c87e5">llvm::InlineAsm::Extra_IsAlignStack</a></div><div class="ttdeci">@ Extra_IsAlignStack</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00231">InlineAsm.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320dacf55f329675ba5045a4863c7a018209b"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320dacf55f329675ba5045a4863c7a018209b">llvm::RegState::EarlyClobber</a></div><div class="ttdeci">@ EarlyClobber</div><div class="ttdoc">Register definition happens before uses.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00031">MathExtras.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_ab37c33cd1796e553461f26aefbf498fa"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#ab37c33cd1796e553461f26aefbf498fa">llvm::TargetLowering::ParseConstraints</a></div><div class="ttdeci">virtual AsmOperandInfoVector ParseConstraints(const DataLayout &amp;DL, const TargetRegisterInfo *TRI, const CallBase &amp;Call) const</div><div class="ttdoc">Split up the constraint string from the inline assembly value into the specific constraints and their...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l05377">TargetLowering.cpp:5377</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="astructllvm_1_1InlineAsm_1_1ConstraintInfo_html_ad8d69e9e180e95d3db75d01a377c4f7b"><div class="ttname"><a href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#ad8d69e9e180e95d3db75d01a377c4f7b">llvm::InlineAsm::ConstraintInfo::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber</div><div class="ttdoc">isEarlyClobber - &quot;&amp;&quot;: output operand writes result before inputs are all read.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00129">InlineAsm.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa9921f5d5868939f49675e7fe34d1be70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa9921f5d5868939f49675e7fe34d1be70">llvm::InlineAsm::Extra_IsConvergent</a></div><div class="ttdeci">@ Extra_IsConvergent</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00235">InlineAsm.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa0ff8c93595b64f062d0462190886d5d7"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa0ff8c93595b64f062d0462190886d5d7">llvm::InlineAsm::Kind_RegUse</a></div><div class="ttdeci">@ Kind_RegUse</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00240">InlineAsm.h:240</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">llvm::TargetLowering::AsmOperandInfo</a></div><div class="ttdoc">This contains information for each constraint that we are lowering.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04647">TargetLowering.h:4647</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="astructllvm_1_1InlineAsm_1_1ConstraintInfo_html_a45da89271c079571aad8d046b1e612b9"><div class="ttname"><a href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a45da89271c079571aad8d046b1e612b9">llvm::InlineAsm::ConstraintInfo::Codes</a></div><div class="ttdeci">ConstraintCodeVector Codes</div><div class="ttdoc">Code - The constraint code, either the register name (in braces) or the constraint letter/number.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00153">InlineAsm.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdeci">@ Other</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="aMemDepPrinter_8cpp_html_a470d8721ad7c3b718e9daeabdaeb4700"><div class="ttname"><a href="MemDepPrinter_8cpp.html#a470d8721ad7c3b718e9daeabdaeb4700">function</a></div><div class="ttdeci">print Print MemDeps of function</div><div class="ttdef"><b>Definition:</b> <a href="MemDepPrinter_8cpp_source.html#l00082">MemDepPrinter.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1InlineAsm_1_1ConstraintInfo_html_a3400e49d5c9d94f96aa1117ecd0b799d"><div class="ttname"><a href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#a3400e49d5c9d94f96aa1117ecd0b799d">llvm::InlineAsm::ConstraintInfo::Type</a></div><div class="ttdeci">ConstraintPrefix Type</div><div class="ttdoc">Type - The basic type of the constraint: input/output/clobber/label.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00125">InlineAsm.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00185">MachineRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node.</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00943">Metadata.h:943</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html_acaa17aeb01534f4ef06085783d0cd065"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#acaa17aeb01534f4ef06085783d0cd065">llvm::TargetLowering::AsmOperandInfo::ConstraintCode</a></div><div class="ttdeci">std::string ConstraintCode</div><div class="ttdoc">This contains the actual string for the code, like &quot;m&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04651">TargetLowering.h:4651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_af053c0d415074d8ab6817bc5fcd38f00"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#af053c0d415074d8ab6817bc5fcd38f00">llvm::InlineAsm::getFlagWordForRegClass</a></div><div class="ttdeci">static unsigned getFlagWordForRegClass(unsigned InputFlag, unsigned RC)</div><div class="ttdoc">getFlagWordForRegClass - Augment an existing flag word returned by getFlagWord with the required regi...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00325">InlineAsm.h:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a795c61cf1031636a1f7d90056da39afc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a795c61cf1031636a1f7d90056da39afc">llvm::TargetLoweringBase::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const</div><div class="ttdoc">Return the MVT corresponding to this LLVM type. See getValueType.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01540">TargetLowering.h:1540</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1StructType_html"><div class="ttname"><a href="classllvm_1_1StructType.html">llvm::StructType</a></div><div class="ttdoc">Class to represent struct types.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00213">DerivedTypes.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a06dc2f24e1f4dea357bf6c646f5b2607"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">llvm::MachineIRBuilder::insertInstr</a></div><div class="ttdeci">MachineInstrBuilder insertInstr(MachineInstrBuilder MIB)</div><div class="ttdoc">Insert an existing instruction at the insertion point.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a14fae851fdfe0477b8017dfde555e083"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a14fae851fdfe0477b8017dfde555e083">llvm::InlineAsm::getFlagWord</a></div><div class="ttdeci">static unsigned getFlagWord(unsigned Kind, unsigned NumOps)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00293">InlineAsm.h:293</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00297">MachineIRBuilder.cpp:297</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html_af95c6ddf8fb7d70a4d3f25fd996433ec"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#af95c6ddf8fb7d70a4d3f25fd996433ec">llvm::TargetLowering::AsmOperandInfo::getMatchedOperand</a></div><div class="ttdeci">unsigned getMatchedOperand() const</div><div class="ttdoc">If this is an input matching constraint, this method returns the output operand it matches.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l05366">TargetLowering.cpp:5366</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_aa6212c76af6dce96dfd1b788278f7239"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">llvm::TargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l05315">TargetLowering.cpp:5315</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00461">MachineIRBuilder.cpp:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">llvm::TargetLowering::C_RegisterClass</a></div><div class="ttdeci">@ C_RegisterClass</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04622">TargetLowering.h:4622</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a56714b14640d04422c171db5fedbe012"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a56714b14640d04422c171db5fedbe012">llvm::InlineAsm::getFlagWordForMem</a></div><div class="ttdeci">static unsigned getFlagWordForMem(unsigned InputFlag, unsigned Constraint)</div><div class="ttdoc">Augment an existing flag word returned by getFlagWord with the constraint code for a memory constrain...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00337">InlineAsm.h:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_ae3ddbf9f1afac4946d59e5a03ffb396f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#ae3ddbf9f1afac4946d59e5a03ffb396f">llvm::InlineAsm::getFlagWordForMatchingOp</a></div><div class="ttdeci">static unsigned getFlagWordForMatchingOp(unsigned InputFlag, unsigned MatchedOperandNo)</div><div class="ttdoc">getFlagWordForMatchingOp - Augment an existing flag word returned by getFlagWord with information ind...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00313">InlineAsm.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a5db9240c74644c67759dd0f901fc3c7d"><div class="ttname"><a href="classllvm_1_1StringRef.html#a5db9240c74644c67759dd0f901fc3c7d">llvm::StringRef::size</a></div><div class="ttdeci">constexpr size_t size() const</div><div class="ttdoc">size - Get the string size.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00137">StringRef.h:137</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8cpp_html_ace43e7f4b3e0e3d46309ffaf8eb07208"><div class="ttname"><a href="InlineAsmLowering_8cpp.html#ace43e7f4b3e0e3d46309ffaf8eb07208">computeConstraintToUse</a></div><div class="ttdeci">static void computeConstraintToUse(const TargetLowering *TLI, TargetLowering::AsmOperandInfo &amp;OpInfo)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00201">InlineAsmLowering.cpp:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad57555369f2dd451dd46e10cb3e4f1e9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">llvm::MachineIRBuilder::buildTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_TRUNC Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00794">MachineIRBuilder.cpp:794</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_ae39f39f7451b8556a479efc27ad2a149"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae39f39f7451b8556a479efc27ad2a149">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdoc">begin/end - Return all of the registers in this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00078">TargetRegisterInfo.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00279">TargetRegisterInfo.h:279</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a511f48809ad14f13e50b957a137a9d34adf39e7f7e158f2ccacae6d4446197322"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34adf39e7f7e158f2ccacae6d4446197322">llvm::InlineAsm::isClobber</a></div><div class="ttdeci">@ isClobber</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00097">InlineAsm.h:97</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html_afd6e275c2987abf718d772b908b06557"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#afd6e275c2987abf718d772b908b06557">llvm::TargetLowering::AsmOperandInfo::isMatchingInputConstraint</a></div><div class="ttdeci">bool isMatchingInputConstraint() const</div><div class="ttdoc">Return true of this is an input operand that is a matching constraint like &quot;4&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l05359">TargetLowering.cpp:5359</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa5a356e717b92d28434b1154117b09b59"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa5a356e717b92d28434b1154117b09b59">llvm::InlineAsm::Constraint_Unknown</a></div><div class="ttdeci">@ Constraint_Unknown</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00255">InlineAsm.h:255</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1AsmOperandInfo_html_a7cd6f0fbc0aebaac2019af30a06c7b18"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html#a7cd6f0fbc0aebaac2019af30a06c7b18">llvm::TargetLowering::AsmOperandInfo::ConstraintVT</a></div><div class="ttdeci">MVT ConstraintVT</div><div class="ttdoc">The ValueType for the operand value.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04663">TargetLowering.h:4663</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallBase_html_a7ac9329ef7292ee640d87f45ce7ae05c"><div class="ttname"><a href="classllvm_1_1CallBase.html#a7ac9329ef7292ee640d87f45ce7ae05c">llvm::CallBase::getCalledOperand</a></div><div class="ttdeci">Value * getCalledOperand() const</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01399">InstrTypes.h:1399</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34aabfa616f81b4833fdf462b07aabfa53f">llvm::InlineAsm::isOutput</a></div><div class="ttdeci">@ isOutput</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00096">InlineAsm.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html_a129ede6f18326075504d4bd0439fd517"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">llvm::TargetSubtargetInfo::getTargetLowering</a></div><div class="ttdeci">virtual const TargetLowering * getTargetLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00099">TargetSubtargetInfo.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdoc">getNumOperandRegisters - Extract the number of registers field from the inline asm operand flag.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00363">InlineAsm.h:363</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00519">MachineInstr.h:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04722">TargetLowering.h:4722</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8cpp_html_a3fc2ba502a3f669f32b52c06c2bae498"><div class="ttname"><a href="InlineAsmLowering_8cpp.html#a3fc2ba502a3f669f32b52c06c2bae498">getNumOpRegs</a></div><div class="ttdeci">static unsigned getNumOpRegs(const MachineInstr &amp;I, unsigned OpIdx)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00231">InlineAsmLowering.cpp:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallBase_html"><div class="ttname"><a href="classllvm_1_1CallBase.html">llvm::CallBase</a></div><div class="ttdoc">Base class for all callable instructions (InvokeInst and CallInst) Holds everything related to callin...</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01184">InstrTypes.h:1184</a></div></div>
<div class="ttc" id="anamespacellvm_1_1omp_html_a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443"><div class="ttname"><a href="namespacellvm_1_1omp.html#a16d7c5f77008a84ae20bf4a5c41e51f0a4ea7801f17a4e5485e8b050c052fb443">llvm::omp::RTLDependInfoFields::Flags</a></div><div class="ttdeci">@ Flags</div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa6cb34802ef5bc1245d2dac7edb2838be"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa6cb34802ef5bc1245d2dac7edb2838be">llvm::InlineAsm::Kind_Clobber</a></div><div class="ttdeci">@ Kind_Clobber</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00243">InlineAsm.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsmLowering_html_adaff9002688c9185afc9e8b0e2a46f88"><div class="ttname"><a href="classllvm_1_1InlineAsmLowering.html#adaff9002688c9185afc9e8b0e2a46f88">llvm::InlineAsmLowering::lowerAsmOperandForConstraint</a></div><div class="ttdeci">virtual bool lowerAsmOperandForConstraint(Value *Val, StringRef Constraint, std::vector&lt; MachineOperand &gt; &amp;Ops, MachineIRBuilder &amp;MIRBuilder) const</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00662">InlineAsmLowering.cpp:662</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a511f48809ad14f13e50b957a137a9d34a2903cfed1fe44719f76b46abcac40955"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a511f48809ad14f13e50b957a137a9d34a2903cfed1fe44719f76b46abcac40955">llvm::InlineAsm::isLabel</a></div><div class="ttdeci">@ isLabel</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00098">InlineAsm.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baaa21b27c3cc4550dcd3ff599dbe76d0c3"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baaa21b27c3cc4550dcd3ff599dbe76d0c3">llvm::InlineAsm::Extra_MayLoad</a></div><div class="ttdeci">@ Extra_MayLoad</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00233">InlineAsm.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_html_a664166c0f38130d62cc5de72934946ae"><div class="ttname"><a href="namespacellvm.html#a664166c0f38130d62cc5de72934946ae">llvm::getImplRegState</a></div><div class="ttdeci">unsigned getImplRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00528">MachineInstrBuilder.h:528</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a881bc79908403b2d42dc1c4377e5cbb6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a881bc79908403b2d42dc1c4377e5cbb6">llvm::TargetRegisterClass::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00079">TargetRegisterInfo.h:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdeci">@ Define</div><div class="ttdoc">Register definition.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aee7335adfdf89d9bc00d567a1e53db23"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aee7335adfdf89d9bc00d567a1e53db23">llvm::TargetLoweringBase::getAsmOperandValueType</a></div><div class="ttdeci">virtual EVT getAsmOperandValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01491">TargetLowering.h:1491</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f014d86215983a968bd908b7e40c5c3"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f014d86215983a968bd908b7e40c5c3">llvm::TargetLowering::LowerXConstraint</a></div><div class="ttdeci">virtual const char * LowerXConstraint(EVT ConstraintVT) const</div><div class="ttdoc">Try to replace an X constraint, which matches anything, with another that has more specific requireme...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l05216">TargetLowering.cpp:5216</a></div></div>
<div class="ttc" id="astructllvm_1_1InlineAsm_1_1ConstraintInfo_html_af8e8a75156972d158e5d2ad295dc3abd"><div class="ttname"><a href="structllvm_1_1InlineAsm_1_1ConstraintInfo.html#af8e8a75156972d158e5d2ad295dc3abd">llvm::InlineAsm::ConstraintInfo::hasMatchingInput</a></div><div class="ttdeci">bool hasMatchingInput() const</div><div class="ttdoc">hasMatchingInput - Return true if this is an output constraint that has a matching input constraint.</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00139">InlineAsm.h:139</a></div></div>
<div class="ttc" id="aInlineAsmLowering_8cpp_html_af5f0f04b137494bbf8fb56286dea2762"><div class="ttname"><a href="InlineAsmLowering_8cpp.html#af5f0f04b137494bbf8fb56286dea2762">buildAnyextOrCopy</a></div><div class="ttdeci">static bool buildAnyextOrCopy(Register Dst, Register Src, MachineIRBuilder &amp;MIRBuilder)</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsmLowering_8cpp_source.html#l00236">InlineAsmLowering.cpp:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a5ef5081d01bdfeac5defece3566fe14c"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">llvm::TargetLowering::getConstraintType</a></div><div class="ttdeci">virtual ConstraintType getConstraintType(StringRef Constraint) const</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l05170">TargetLowering.cpp:5170</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a3db162658a7687e8a5df34f5a6aaa840"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a3db162658a7687e8a5df34f5a6aaa840">llvm::TargetLowering::AsmOperandInfoVector</a></div><div class="ttdeci">std::vector&lt; AsmOperandInfo &gt; AsmOperandInfoVector</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04678">TargetLowering.h:4678</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baab0e1673a8cfccd30c66a4beaf1dd6368"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baab0e1673a8cfccd30c66a4beaf1dd6368">llvm::InlineAsm::Kind_Mem</a></div><div class="ttdeci">@ Kind_Mem</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00245">InlineAsm.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116abd588753884964e239e61d80ebc2f039"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abd588753884964e239e61d80ebc2f039">llvm::TargetLowering::C_Address</a></div><div class="ttdeci">@ C_Address</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04624">TargetLowering.h:4624</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00288">ValueTypes.h:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:52:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
