Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'ethernet_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o ethernet_test_map.ncd ethernet_test.ngd
ethernet_test.pcf 
Target Device  : xc6slx150
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Nov 28 20:49:06 2016

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_ddr_con_c3_myddr3_memc3_infrastructure | SETUP       |    -0.330ns|    12.640ns|       1|         330
  _inst_mcb_drp_clk_bufg_in = PERIOD TIMEGR | HOLD        |     0.060ns|            |       0|           0
  P "ddr_con_c3_myddr3_memc3_infrastructure |             |            |            |        |            
  _inst_mcb_drp_clk_bufg_in" TS_sys_clk_pin |             |            |            |        |            
   / 2 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_ddr_con_c3_myddr3_memc3_infrastructure | SETUP       |     6.708ns|     3.292ns|       0|           0
  _inst_clk0_bufg_in = PERIOD TIMEGRP "ddr_ | HOLD        |    -0.061ns|            |      52|        2533
  con_c3_myddr3_memc3_infrastructure_inst_c | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  lk0_bufg_in" TS_sys_clk_pin / 2 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr_con_c3_myddr3_memc3_infrastructure | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  _inst_clk_2x_180 = PERIOD TIMEGRP "ddr_co |             |            |            |        |            
  n_c3_myddr3_memc3_infrastructure_inst_clk |             |            |            |        |            
  _2x_180" TS_sys_clk_pin / 8 PHASE 1.25 ns |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ddr_con_c3_myddr3_memc3_infrastructure | MINPERIOD   |     0.901ns|     1.599ns|       0|           0
  _inst_clk_2x_0 = PERIOD TIMEGRP "ddr_con_ |             |            |            |        |            
  c3_myddr3_memc3_infrastructure_inst_clk_2 |             |            |            |        |            
  x_0" TS_sys_clk_pin / 8 HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  pin" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtxc_clk_pin = PERIOD TIMEGRP "gtxc_cl | SETUP       |     4.079ns|     3.921ns|       0|           0
  k_pin" 8 ns HIGH 50%                      | HOLD        |     0.066ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_cl | SETUP       |     5.102ns|     2.898ns|       0|           0
  k_pin" 8 ns HIGH 50%                      | HOLD        |     0.098ns|            |       0|           0
                                            | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    26.168ns|     3.832ns|       0|           0
  IGH 50%                                   | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     1.500ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | MAXDELAY    |         N/A|     1.026ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     2.362ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.535ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|     25.280ns|            0|           53|            0|   
    30982|
| TS_ddr_con_c3_myddr3_memc3_inf|     10.000ns|     12.640ns|          N/A|            1|            0|        27023|   
        0|
| rastructure_inst_mcb_drp_clk_b|             |             |             |             |             |             |   
         |
| ufg_in                        |             |             |             |             |             |             |   
         |
| TS_ddr_con_c3_myddr3_memc3_inf|      2.500ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| rastructure_inst_clk_2x_180   |             |             |             |             |             |             |   
         |
| TS_ddr_con_c3_myddr3_memc3_inf|      2.500ns|      1.599ns|          N/A|            0|            0|            0|   
        0|
| rastructure_inst_clk_2x_0     |             |             |             |             |             |             |   
         |
| TS_ddr_con_c3_myddr3_memc3_inf|     10.000ns|      3.570ns|          N/A|           52|            0|         3959|   
        0|
| rastructure_inst_clk0_bufg_in |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 15 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2e98cfb4) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2e98cfb4) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6c19ac6c) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:566464bf) REAL time: 43 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:566464bf) REAL time: 43 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:566464bf) REAL time: 43 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:566464bf) REAL time: 44 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:566464bf) REAL time: 44 secs 

Phase 9.8  Global Placement
......................................................
..............................................................................................................................................................................................
.....................................
.............................................................
Phase 9.8  Global Placement (Checksum:9ebe3561) REAL time: 1 mins 2 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9ebe3561) REAL time: 1 mins 2 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c2fb19e8) REAL time: 1 mins 14 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c2fb19e8) REAL time: 1 mins 14 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:98ef69e0) REAL time: 1 mins 14 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 28 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net contro/_n0144 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <contro/etx_din1<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 2,833 out of 184,304    1%
    Number used as Flip Flops:               2,817
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               14
  Number of Slice LUTs:                      3,039 out of  92,152    3%
    Number used as logic:                    2,512 out of  92,152    2%
      Number using O6 output only:           1,671
      Number using O5 output only:             305
      Number using O5 and O6:                  536
      Number used as ROM:                        0
    Number used as Memory:                     281 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           281
        Number using O6 output only:           264
        Number using O5 output only:             2
        Number using O5 and O6:                 15
    Number used exclusively as route-thrus:    246
      Number with same-slice register load:    217
      Number with same-slice carry load:        29
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,382 out of  23,038    5%
  Number of MUXCYs used:                       900 out of  46,076    1%
  Number of LUT Flip Flop pairs used:        3,899
    Number with an unused Flip Flop:         1,440 out of   3,899   36%
    Number with an unused LUT:                 860 out of   3,899   22%
    Number of fully used LUT-FF pairs:       1,599 out of   3,899   41%
    Number of unique control sets:             248
    Number of slice register sites lost
      to control set restrictions:             973 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       129 out of     338   38%
    Number of LOCed IOBs:                      129 out of     129  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                       131 out of     268   48%
  Number of RAMB8BWERs:                          3 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      10 out of      16   62%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     586    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     586    4%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  49 out of     586    8%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       4   25%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           21
Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  726 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 31 secs 

Mapping completed.
See MAP report file "ethernet_test_map.mrp" for details.
