# RISC-VV
- ISA name format:
  - RV[###][abc......xyz]
    - RV64GC
    - RV, indicates a RISC-V architecutre.
    - [###], indicates the width of the intergerfile 
             and th esize of the user address space.
    - [abc......xyz], indicates the set of extensions
                      supported by an implementation.

- The standard externsions:
  - Externsions define instructions
    - I, integer
    - M, integer multiplicaion and division
    - A, Atomics
    - F, single-precision floating point
    - D, double-precision floating point
    - G, general purpose, IMAFD
    - C, 16-bit compressed instructions
    - Non-standard user-level extensions
    - Xext, non-standard extwension "ext"

- RV32I/64I have 32 integer registers
  - Optional 32 FP registers with F and D externsion.
  - RV32E reduces the register file to 16 integer registers 
    for area constrained embedded devices.
- Width of registers is determined by ISA
- RISC-V application binary interface, ABI.

- x0    , zero , hard-wired zero
- x1    , ra   , return address
- x2    , sp   , stack pointer
- x3    , gp   , global pointer
- x4    , tp   , thread pointer
- x5-7  , t0-2 , temporaries
- x8    , s0/fp, saved register/ frame pointer
- x9    , s1   , saved register
- x10-11, a0-1 , function arguments/return values
- x12-17, a2-7 , function arguments
- x18-27, s2-11, saved resigers
- x28-31, t3-6 , temporaries

- RISC-V modes
  - RISC-C privileged specification defines 3 levels of privilege
  - 0, user/application, U
  - 1, supervisor      , S
  - 2, hypervisor      , HS
  - 3, machine         , M


- echo -e ${PATH//:/\\n}
