Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  3 17:02:10 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.036     -120.634                     99                 1174        0.079        0.000                      0                 1174        3.000        0.000                       0                   528  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.036     -120.634                     99                 1174        0.079        0.000                      0                 1174        6.712        0.000                       0                   524  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           99  Failing Endpoints,  Worst Slack       -2.036ns,  Total Violation     -120.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.036ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.346ns  (logic 9.414ns (57.594%)  route 6.932ns (42.406%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.021 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.021    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.350 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.181    15.531    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.529    13.893    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.130    14.243    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.495    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                 -2.036    

Slack (VIOLATED) :        -2.020ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.333ns  (logic 9.419ns (57.669%)  route 6.914ns (42.331%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.021 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.021    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.163    15.518    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.529    13.893    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.130    14.243    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.498    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.498    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                 -2.020    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.597ns  (logic 9.720ns (58.563%)  route 6.877ns (41.437%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.021 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.021    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.350 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          0.795    15.144    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    SLICE_X63Y102        LUT2 (Prop_lut2_I0_O)        0.306    15.450 r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.332    15.783    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.531    13.895    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.802    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.296ns  (logic 9.414ns (57.767%)  route 6.882ns (42.233%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.021 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.021    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.350 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.132    15.482    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y22         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.610    13.974    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.455    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.576    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.576    
                         arrival time                         -15.482    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.886ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.235ns  (logic 9.283ns (57.178%)  route 6.952ns (42.822%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.706    -0.834    xvga1/clk_out1
    SLICE_X78Y101        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          1.018     0.702    xvga1/vcount_out[5]
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.154     0.856 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.546    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.873 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.873    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.274 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.274    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.608 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.695    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.027 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.707    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.038 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.038    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.414 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.414    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.571 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.045    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.377 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.566    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.690 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.974    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.098 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.098    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.648 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.648    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.870 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.557    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.573 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.380    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.504 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.504    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.036 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.036    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.365 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.036    15.401    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.549    13.913    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.393    
                         clock uncertainty           -0.130    14.263    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.515    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -1.886    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.236ns  (logic 9.288ns (57.206%)  route 6.948ns (42.794%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.706    -0.834    xvga1/clk_out1
    SLICE_X78Y101        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          1.018     0.702    xvga1/vcount_out[5]
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.154     0.856 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.546    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.873 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.873    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.274 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.274    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.608 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.695    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.027 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.707    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.038 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.038    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.414 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.414    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.571 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.045    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.377 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.566    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.690 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.974    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.098 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.098    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.648 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.648    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.870 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.557    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.573 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.380    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.504 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.504    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.036 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.036    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.370 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.032    15.402    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.549    13.913    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.393    
                         clock uncertainty           -0.130    14.263    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.518    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.873ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 9.176ns (56.540%)  route 7.053ns (43.460%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 13.913 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.706    -0.834    xvga1/clk_out1
    SLICE_X78Y101        FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDRE (Prop_fdre_C_Q)         0.518    -0.316 r  xvga1/vcount_out_reg[5]/Q
                         net (fo=25, routed)          1.018     0.702    xvga1/vcount_out[5]
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.154     0.856 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.546    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.873 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.873    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.274 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.274    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.608 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.695    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.027 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.707    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.038 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.038    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.414 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.414    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.571 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.045    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.377 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.566    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.690 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.974    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.098 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.098    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.648 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.648    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.870 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.557    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.573 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.380    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.504 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.504    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.036 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.036    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.258 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.137    15.395    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.549    13.913    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.393    
                         clock uncertainty           -0.130    14.263    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.522    minesweeper/td/four_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.522    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -1.873    

Slack (VIOLATED) :        -1.852ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.166ns  (logic 9.100ns (56.291%)  route 7.066ns (43.709%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.036 r  minesweeper/td/image_addr_carry/O[2]
                         net (fo=10, routed)          1.316    15.351    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.529    13.893    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.374    
                         clock uncertainty           -0.130    14.243    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744    13.499    minesweeper/td/zero_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 -1.852    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.240ns  (logic 9.419ns (57.998%)  route 6.821ns (42.002%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 13.974 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.021 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.021    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.071    15.425    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y22         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.610    13.974    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    14.455    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.579    minesweeper/td/three_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.156ns  (logic 9.419ns (58.300%)  route 6.737ns (41.700%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.725    -0.815    xvga1/clk_out1
    SLICE_X80Y98         FDRE                                         r  xvga1/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.337 r  xvga1/vcount_out_reg[7]/Q
                         net (fo=26, routed)          0.853     0.516    xvga1/vcount_out[7]
    SLICE_X81Y98         LUT3 (Prop_lut3_I2_O)        0.325     0.841 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.531    xvga1/vcount_out_reg[5]_0[3]
    SLICE_X81Y98         LUT4 (Prop_lut4_I3_O)        0.327     1.858 r  xvga1/image_addr3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.858    minesweeper/td/image_addr3_carry__1_0[3]
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.259 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.259    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.593 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          1.087     3.680    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X76Y99         LUT4 (Prop_lut4_I1_O)        0.332     4.012 r  minesweeper/td/image_addr3__17_carry_i_1/O
                         net (fo=2, routed)           0.679     4.692    minesweeper/td/image_addr3__17_carry_i_1_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.331     5.023 r  minesweeper/td/image_addr3__17_carry_i_4/O
                         net (fo=1, routed)           0.000     5.023    minesweeper/td/image_addr3__17_carry_i_4_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.399 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.001     5.399    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.556 f  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.474     6.030    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y103        LUT3 (Prop_lut3_I0_O)        0.332     6.362 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.189     6.551    minesweeper/td/image_addr_i_12_n_0
    SLICE_X75Y103        LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.284     6.959    xvga1/image_addr_2
    SLICE_X77Y103        LUT2 (Prop_lut2_I1_O)        0.124     7.083 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     7.083    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.633 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.633    xvga1/image_addr_i_2_n_0
    SLICE_X77Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.855 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.687     8.542    minesweeper/td/A[11]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.016    12.558 r  minesweeper/td/image_addr/P[4]
                         net (fo=2, routed)           0.807    13.365    minesweeper/td/image_addr__0[4]
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.124    13.489 r  minesweeper/td/image_addr_carry_i_5/O
                         net (fo=1, routed)           0.000    13.489    minesweeper/td/image_addr_carry_i_5_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.021 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    14.021    minesweeper/td/image_addr_carry_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.355 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          0.987    15.341    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         1.531    13.895    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y41         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    14.376    
                         clock uncertainty           -0.130    14.245    
    RAMB18_X1Y41         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.500    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 -1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.558    -0.606    xvga1/clk_out1
    SLICE_X71Y114        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.068    -0.397    mouse_renderer/vsync
    SLICE_X70Y114        SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.829    -0.844    mouse_renderer/clk_out1
    SLICE_X70Y114        SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl6/CLK
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.476    mouse_renderer/vsync_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/hsync_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.068%)  route 0.110ns (43.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.553    -0.611    xvga1/clk_out1
    SLICE_X69Y120        FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.110    -0.360    mouse_renderer/hsync
    SLICE_X70Y121        SRL16E                                       r  mouse_renderer/hsync_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.822    -0.851    mouse_renderer/clk_out1
    SLICE_X70Y121        SRL16E                                       r  mouse_renderer/hsync_reg[0]_srl6/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X70Y121        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.481    mouse_renderer/hsync_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MouseCtl/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.556    -0.608    MouseCtl/clk_out1
    SLICE_X71Y132        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  MouseCtl/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.109    -0.358    MouseCtl/Inst_Ps2Interface/Q[2]
    SLICE_X70Y132        LUT5 (Prop_lut5_I4_O)        0.045    -0.313 r  MouseCtl/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    MouseCtl/Inst_Ps2Interface_n_45
    SLICE_X70Y132        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.826    -0.847    MouseCtl/clk_out1
    SLICE_X70Y132        FDCE                                         r  MouseCtl/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X70Y132        FDCE (Hold_fdce_C_D)         0.120    -0.475    MouseCtl/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.577    -0.587    minesweeper/td/clk_out1
    SLICE_X73Y123        FDRE                                         r  minesweeper/td/pixel_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  minesweeper/td/pixel_out_reg[11]/Q
                         net (fo=1, routed)           0.119    -0.327    mouse_renderer/pixel_reg[11]_0[11]
    SLICE_X72Y123        FDRE                                         r  mouse_renderer/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.845    -0.827    mouse_renderer/clk_out1
    SLICE_X72Y123        FDRE                                         r  mouse_renderer/pixel_reg[11]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X72Y123        FDRE (Hold_fdre_C_D)         0.072    -0.502    mouse_renderer/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.584    -0.580    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X78Y128        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y128        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]/Q
                         net (fo=3, routed)           0.073    -0.343    MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[6]
    SLICE_X79Y128        LUT5 (Prop_lut5_I3_O)        0.045    -0.298 r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000    -0.298    MouseCtl/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X79Y128        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.854    -0.819    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X79Y128        FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism              0.252    -0.567    
    SLICE_X79Y128        FDRE (Hold_fdre_C_D)         0.091    -0.476    MouseCtl/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.579    -0.585    mouse_renderer/clk_out1
    SLICE_X75Y126        FDRE                                         r  mouse_renderer/pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mouse_renderer/pixel_reg[9]/Q
                         net (fo=1, routed)           0.103    -0.341    mouse_renderer/pixel[9]
    SLICE_X75Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  mouse_renderer/pixel_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    mouse_renderer/pixel_out[9]_i_1__0_n_0
    SLICE_X75Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.848    -0.825    mouse_renderer/clk_out1
    SLICE_X75Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[9]/C
                         clock pessimism              0.252    -0.573    
    SLICE_X75Y125        FDRE (Hold_fdre_C_D)         0.092    -0.481    mouse_renderer/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MouseCtl/right_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.555    -0.609    MouseCtl/clk_out1
    SLICE_X66Y131        FDCE                                         r  MouseCtl/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y131        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  MouseCtl/right_down_reg/Q
                         net (fo=1, routed)           0.105    -0.340    MouseCtl/right_down_reg_n_0
    SLICE_X64Y130        FDRE                                         r  MouseCtl/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.824    -0.849    MouseCtl/clk_out1
    SLICE_X64Y130        FDRE                                         r  MouseCtl/right_reg/C
                         clock pessimism              0.253    -0.596    
    SLICE_X64Y130        FDRE (Hold_fdre_C_D)         0.070    -0.526    MouseCtl/right_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.526%)  route 0.127ns (47.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.555    -0.609    MouseCtl/clk_out1
    SLICE_X63Y131        FDRE                                         r  MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           0.127    -0.341    MouseCtl/x_pos[3]
    SLICE_X63Y129        FDRE                                         r  MouseCtl/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.822    -0.851    MouseCtl/clk_out1
    SLICE_X63Y129        FDRE                                         r  MouseCtl/xpos_reg[3]/C
                         clock pessimism              0.254    -0.597    
    SLICE_X63Y129        FDRE (Hold_fdre_C_D)         0.070    -0.527    MouseCtl/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MouseCtl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.372%)  route 0.112ns (37.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.583    -0.581    MouseCtl/clk_out1
    SLICE_X73Y132        FDRE                                         r  MouseCtl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  MouseCtl/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.328    MouseCtl/Inst_Ps2Interface/frame_reg[8]_0[1]
    SLICE_X73Y131        LUT4 (Prop_lut4_I1_O)        0.045    -0.283 r  MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.283    MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X73Y131        FDRE                                         r  MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.852    -0.821    MouseCtl/Inst_Ps2Interface/clk_out1
    SLICE_X73Y131        FDRE                                         r  MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.253    -0.568    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.092    -0.476    MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.057%)  route 0.165ns (46.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.578    -0.586    mouse_renderer/clk_out1
    SLICE_X75Y124        FDRE                                         r  mouse_renderer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  mouse_renderer/pixel_reg[5]/Q
                         net (fo=1, routed)           0.165    -0.281    mouse_renderer/pixel[5]
    SLICE_X76Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  mouse_renderer/pixel_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.236    mouse_renderer/pixel_out[5]_i_1__0_n_0
    SLICE_X76Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=523, routed)         0.848    -0.825    mouse_renderer/clk_out1
    SLICE_X76Y125        FDRE                                         r  mouse_renderer/pixel_out_reg[5]/C
                         clock pessimism              0.275    -0.550    
    SLICE_X76Y125        FDRE (Hold_fdre_C_D)         0.121    -0.429    mouse_renderer/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y44     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y44     minesweeper/td/fd_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y44     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y44     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y50     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y50     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y50     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y50     minesweeper/td/five_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y46     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y46     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y120    mouse_renderer/blank_reg[0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y120    mouse_renderer/blank_reg[0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y114    mouse_renderer/vsync_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y114    mouse_renderer/vsync_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y122    minesweeper/vcount_reg[1][4]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



