

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sat Nov  2 18:43:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_padding2d_fix16_fu_506         |padding2d_fix16         |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_3_fu_519       |padding2d_fix16_3       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_1_fu_532       |padding2d_fix16_1       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_2_fu_545       |padding2d_fix16_2       |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_558  |depthwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_573  |depthwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_3_fu_588  |depthwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_4_fu_603  |depthwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_fu_618    |depthwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_633   |max_pooling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_646  |pointwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_660  |pointwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_674    |pointwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_4_fu_688  |pointwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_fu_702     |max_pooling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_1_fu_715  |pointwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_fu_727     |up_sampling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_740   |up_sampling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_4_fu_753       |padding2d_fix16_4       |  1773|  1773|  1773|  1773|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    719|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|     96|   10382|  13775|
|Memory           |       98|      -|       4|     26|
|Multiplexer      |        -|      -|       -|   1391|
|Register         |        -|      -|     506|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      101|     96|   10892|  15911|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       36|     43|      10|     29|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |grp_depthwise_conv2d_fix_fu_618    |depthwise_conv2d_fix    |        0|      5|  592|   733|
    |grp_depthwise_conv2d_fix_1_fu_558  |depthwise_conv2d_fix_1  |        1|      5|  580|   730|
    |grp_depthwise_conv2d_fix_2_fu_573  |depthwise_conv2d_fix_2  |        1|      5|  578|   730|
    |grp_depthwise_conv2d_fix_3_fu_588  |depthwise_conv2d_fix_3  |        1|      5|  578|   730|
    |grp_depthwise_conv2d_fix_4_fu_603  |depthwise_conv2d_fix_4  |        0|      5|  589|   746|
    |grp_max_pooling2d_fix16_fu_702     |max_pooling2d_fix16     |        0|      4|  509|   666|
    |grp_max_pooling2d_fix16_1_fu_633   |max_pooling2d_fix16_1   |        0|      4|  512|   666|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   36|    40|
    |grp_padding2d_fix16_fu_506         |padding2d_fix16         |        0|      7|  639|  1044|
    |grp_padding2d_fix16_1_fu_532       |padding2d_fix16_1       |        0|      7|  639|  1044|
    |grp_padding2d_fix16_2_fu_545       |padding2d_fix16_2       |        0|      7|  639|  1044|
    |grp_padding2d_fix16_3_fu_519       |padding2d_fix16_3       |        0|      7|  639|  1044|
    |grp_padding2d_fix16_4_fu_753       |padding2d_fix16_4       |        0|      2|  112|   435|
    |grp_pointwise_conv2d_fix_fu_674    |pointwise_conv2d_fix    |        0|      5|  578|   640|
    |grp_pointwise_conv2d_fix_1_fu_715  |pointwise_conv2d_fix_1  |        0|      5|  518|   634|
    |grp_pointwise_conv2d_fix_2_fu_660  |pointwise_conv2d_fix_2  |        0|      5|  578|   639|
    |grp_pointwise_conv2d_fix_3_fu_646  |pointwise_conv2d_fix_3  |        0|      5|  581|   641|
    |grp_pointwise_conv2d_fix_4_fu_688  |pointwise_conv2d_fix_4  |        0|      5|  577|   639|
    |grp_up_sampling2d_fix16_fu_727     |up_sampling2d_fix16     |        0|      4|  454|   465|
    |grp_up_sampling2d_fix16_1_fu_740   |up_sampling2d_fix16_1   |        0|      4|  454|   465|
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |Total                              |                        |        3|     96|10382| 13775|
    +-----------------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |MaxPooling2D_0_array_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_1_m_s_U  |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_3_ar_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |MaxPooling2D_1_array_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_m_s_U  |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_ar_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |Padding2D_0_array_U      |network_Padding2D_0_array      |        1|  0|   0|    900|   16|     1|        14400|
    |Padding2D_1_array_U      |network_Padding2D_1_array      |        4|  0|   0|   4096|   16|     1|        65536|
    |Padding2D_2_array_U      |network_Padding2D_2_array      |        1|  0|   0|    648|   16|     1|        10368|
    |Padding2D_3_array_U      |network_Padding2D_3_array      |        2|  0|   0|   2048|   16|     1|        32768|
    |Padding2D_4_array_U      |network_Padding2D_4_array      |       16|  0|   0|  14400|   16|     1|       230400|
    |SeparableConv2D_0_ar_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |UpSampling2D_1_array_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_4_m_s_U  |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_0_m_s_U  |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_4_ar_U   |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_ar_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |UpSampling2D_0_array_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |SeparableConv2D_3_m_s_U  |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |input_0_array_0_U        |network_input_0_array_0        |        1|  0|   0|    784|   16|     1|        12544|
    |out_0_id_V_U             |network_out_0_id_V             |        0|  2|  13|    784|    1|     1|          784|
    |out_0_dest_V_U           |network_out_0_id_V             |        0|  2|  13|    784|    1|     1|          784|
    |out_0_keep_V_U           |network_out_0_keep_V           |        1|  0|   0|    784|    2|     1|         1568|
    |out_0_strb_V_U           |network_out_0_keep_V           |        1|  0|   0|    784|    2|     1|         1568|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                               |       98|  4|  26|  80500|  326|    24|      1242528|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |depth_fu_1289_p2                       |     +    |      0|  0|  39|          32|           1|
    |height_3_fu_1335_p2                    |     +    |      0|  0|  39|          32|           1|
    |height_4_fu_1138_p2                    |     +    |      0|  0|  15|           5|           1|
    |tmp_15_fu_1434_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_16_fu_1444_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_7_fu_1215_p2                       |     +    |      0|  0|  13|          11|          11|
    |tmp_8_fu_1345_p2                       |     +    |      0|  0|  45|          38|          38|
    |tmp_93_fu_1471_p2                      |     +    |      0|  0|  10|           2|           1|
    |tmp_95_fu_1498_p2                      |     +    |      0|  0|  15|           5|           2|
    |tmp_97_fu_1514_p2                      |     +    |      0|  0|  15|           5|           2|
    |width_6_fu_1180_p2                     |     +    |      0|  0|  15|           5|           1|
    |width_7_fu_1424_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_11_fu_1374_p2                      |     -    |      0|  0|  13|          11|          11|
    |tmp_14_fu_1404_p2                      |     -    |      0|  0|  13|          11|          11|
    |tmp_3_fu_1168_p2                       |     -    |      0|  0|  13|          11|          11|
    |tmp_6_fu_1319_p2                       |     -    |      0|  0|  45|          38|          38|
    |ap_block_state3                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1872                      |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_1132_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_1174_p2                    |   icmp   |      0|  0|  11|           5|           4|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_86_fu_1283_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_89_fu_1329_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_91_fu_1418_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_94_fu_1481_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_96_fu_1508_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_98_fu_1523_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_user_V_fu_1461_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state47                       |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1866                      |    or    |      0|  0|   2|           1|           1|
    |tmp_92_fu_1455_p2                      |    or    |      0|  0|  32|          32|          32|
    |tmp_fu_1449_p2                         |    or    |      0|  0|  32|          32|          32|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 719|         610|         287|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MaxPooling2D_0_array_address0    |   15|          3|   12|         36|
    |MaxPooling2D_0_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_0_array_we0         |    9|          2|    1|          2|
    |MaxPooling2D_1_array_address0    |   15|          3|    9|         27|
    |MaxPooling2D_1_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_1_array_we0         |    9|          2|    1|          2|
    |Padding2D_0_array_address0       |   15|          3|   10|         30|
    |Padding2D_0_array_ce0            |   15|          3|    1|          3|
    |Padding2D_0_array_we0            |    9|          2|    1|          2|
    |Padding2D_1_array_address0       |   15|          3|   12|         36|
    |Padding2D_1_array_ce0            |   15|          3|    1|          3|
    |Padding2D_1_array_we0            |    9|          2|    1|          2|
    |Padding2D_2_array_address0       |   15|          3|   10|         30|
    |Padding2D_2_array_ce0            |   15|          3|    1|          3|
    |Padding2D_2_array_we0            |    9|          2|    1|          2|
    |Padding2D_3_array_address0       |   15|          3|   11|         33|
    |Padding2D_3_array_ce0            |   15|          3|    1|          3|
    |Padding2D_3_array_we0            |    9|          2|    1|          2|
    |Padding2D_4_array_address0       |   15|          3|   14|         42|
    |Padding2D_4_array_ce0            |   15|          3|    1|          3|
    |Padding2D_4_array_we0            |    9|          2|    1|          2|
    |SeparableConv2D_0_ar_address0    |   15|          3|   14|         42|
    |SeparableConv2D_0_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_0_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_0_m_s_address0   |   15|          3|   10|         30|
    |SeparableConv2D_0_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_0_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_1_ar_address0    |   15|          3|   11|         33|
    |SeparableConv2D_1_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_1_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_1_m_s_address0   |   15|          3|   12|         36|
    |SeparableConv2D_1_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_1_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_2_ar_address0    |   15|          3|    9|         27|
    |SeparableConv2D_2_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_2_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_2_m_s_address0   |   15|          3|    9|         27|
    |SeparableConv2D_2_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_2_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_3_ar_address0    |   15|          3|   12|         36|
    |SeparableConv2D_3_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_3_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_3_m_s_address0   |   15|          3|   11|         33|
    |SeparableConv2D_3_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_3_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_4_ar_address0    |   15|          3|   10|         30|
    |SeparableConv2D_4_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_4_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_4_m_s_address0   |   15|          3|   14|         42|
    |SeparableConv2D_4_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_4_m_s_we0        |    9|          2|    1|          2|
    |UpSampling2D_0_array_address0    |   15|          3|   11|         33|
    |UpSampling2D_0_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_0_array_we0         |    9|          2|    1|          2|
    |UpSampling2D_1_array_address0    |   15|          3|   14|         42|
    |UpSampling2D_1_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_1_array_we0         |    9|          2|    1|          2|
    |ap_NS_fsm                        |  209|         48|    1|         48|
    |depth7_reg_454                   |    9|          2|   32|         64|
    |height8_reg_466                  |    9|          2|   32|         64|
    |height_reg_432                   |    9|          2|    5|         10|
    |input_0_array_0_address0         |   15|          3|   10|         30|
    |input_0_array_0_ce0              |   15|          3|    1|          3|
    |input_data_TDATA_blk_n           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_data_out   |    9|          2|    1|          2|
    |input_data_V_dest_V_0_state      |   15|          3|    2|          6|
    |input_data_V_id_V_0_data_out     |    9|          2|    1|          2|
    |input_data_V_id_V_0_state        |   15|          3|    2|          6|
    |input_data_V_keep_V_0_data_out   |    9|          2|    2|          4|
    |input_data_V_keep_V_0_state      |   15|          3|    2|          6|
    |input_data_V_strb_V_0_data_out   |    9|          2|    2|          4|
    |input_data_V_strb_V_0_state      |   15|          3|    2|          6|
    |out_0_dest_V_address0            |   15|          3|   10|         30|
    |out_0_id_V_address0              |   15|          3|   10|         30|
    |out_0_keep_V_address0            |   15|          3|   10|         30|
    |out_0_strb_V_address0            |   15|          3|   10|         30|
    |output_data_TDATA_blk_n          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_dest_V_1_state     |   15|          3|    2|          6|
    |output_data_V_id_V_1_data_out    |    9|          2|    1|          2|
    |output_data_V_id_V_1_state       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_data_out  |    9|          2|    2|          4|
    |output_data_V_keep_V_1_state     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_data_out  |    9|          2|    2|          4|
    |output_data_V_strb_V_1_state     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state     |   15|          3|    2|          6|
    |width9_reg_478                   |    9|          2|   32|         64|
    |width_reg_443                    |    9|          2|    5|         10|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1391|        292|  483|       1321|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |MaxPooling2D_0_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_0_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_0_width                            |   0|   0|   16|         16|
    |MaxPooling2D_1_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_1_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_1_width                            |   0|   0|   16|         16|
    |Padding2D_0_depth                               |   0|   0|   16|         16|
    |Padding2D_0_height                              |   0|   0|   16|         16|
    |Padding2D_0_width                               |   0|   0|   16|         16|
    |Padding2D_1_depth                               |   0|   0|   16|         16|
    |Padding2D_1_height                              |   0|   0|   16|         16|
    |Padding2D_1_width                               |   0|   0|   16|         16|
    |Padding2D_2_depth                               |   0|   0|   16|         16|
    |Padding2D_2_height                              |   0|   0|   16|         16|
    |Padding2D_2_width                               |   0|   0|   16|         16|
    |Padding2D_3_depth                               |   0|   0|   16|         16|
    |Padding2D_3_height                              |   0|   0|   16|         16|
    |Padding2D_3_width                               |   0|   0|   16|         16|
    |Padding2D_4_depth                               |   0|   0|   16|         16|
    |Padding2D_4_height                              |   0|   0|   16|         16|
    |Padding2D_4_width                               |   0|   0|   16|         16|
    |SeparableConv2D_0_de                            |   0|   0|   16|         16|
    |SeparableConv2D_0_he                            |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_1_de                            |   0|   0|   16|         16|
    |SeparableConv2D_1_he                            |   0|   0|   16|         16|
    |SeparableConv2D_1_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_2_de                            |   0|   0|   16|         16|
    |SeparableConv2D_2_he                            |   0|   0|   16|         16|
    |SeparableConv2D_2_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_3_de                            |   0|   0|   16|         16|
    |SeparableConv2D_3_he                            |   0|   0|   16|         16|
    |SeparableConv2D_3_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_4_de                            |   0|   0|   16|         16|
    |SeparableConv2D_4_he                            |   0|   0|   16|         16|
    |SeparableConv2D_4_wi                            |   0|   0|   16|         16|
    |UpSampling2D_0_depth                            |   0|   0|   16|         16|
    |UpSampling2D_0_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_0_width                            |   0|   0|   16|         16|
    |UpSampling2D_1_depth                            |   0|   0|   16|         16|
    |UpSampling2D_1_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_1_width                            |   0|   0|   16|         16|
    |ap_CS_fsm                                       |  47|   0|   47|          0|
    |depth7_reg_454                                  |  32|   0|   32|          0|
    |depth_reg_1625                                  |  32|   0|   32|          0|
    |grp_depthwise_conv2d_fix_1_fu_558_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_573_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_3_fu_588_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_4_fu_603_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_618_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_1_fu_633_ap_start_reg   |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_702_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_1_fu_532_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_2_fu_545_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_3_fu_519_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_4_fu_753_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_506_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_715_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_660_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_646_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_688_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_674_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_1_fu_740_ap_start_reg   |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_727_ap_start_reg     |   1|   0|    1|          0|
    |height8_reg_466                                 |  32|   0|   32|          0|
    |height_3_reg_1638                               |  32|   0|   32|          0|
    |height_4_reg_1532                               |   5|   0|    5|          0|
    |height_reg_432                                  |   5|   0|    5|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_payload_A                 |   1|   0|    1|          0|
    |input_data_V_dest_V_0_payload_B                 |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_id_V_0_payload_A                   |   1|   0|    1|          0|
    |input_data_V_id_V_0_payload_B                   |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_rd                      |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_wr                      |   1|   0|    1|          0|
    |input_data_V_id_V_0_state                       |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_A                 |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_B                 |   2|   0|    2|          0|
    |input_data_V_keep_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_keep_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_keep_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_A                 |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_B                 |   2|   0|    2|          0|
    |input_data_V_strb_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_strb_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_strb_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_dest_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_payload_A                  |   1|   0|    1|          0|
    |output_data_V_id_V_1_payload_B                  |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_wr                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_A                |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_B                |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_A                |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_B                |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |reg_1000                                        |   0|   0|   16|         16|
    |reg_1007                                        |   0|   0|   16|         16|
    |reg_1014                                        |   0|   0|   16|         16|
    |reg_1020                                        |   0|   0|   16|         16|
    |reg_1026                                        |   0|   0|   16|         16|
    |reg_1032                                        |   0|   0|   16|         16|
    |reg_1038                                        |   0|   0|   16|         16|
    |reg_1044                                        |   0|   0|   16|         16|
    |reg_1051                                        |   0|   0|   16|         16|
    |reg_1058                                        |   0|   0|   16|         16|
    |reg_1064                                        |   0|   0|   16|         16|
    |reg_1070                                        |   0|   0|   16|         16|
    |reg_1076                                        |   0|   0|   16|         16|
    |reg_1082                                        |   0|   0|   16|         16|
    |reg_1088                                        |   0|   0|   16|         16|
    |reg_1095                                        |   0|   0|   16|         16|
    |reg_1102                                        |   0|   0|   16|         16|
    |reg_1108                                        |   0|   0|   16|         16|
    |reg_1114                                        |   0|   0|   16|         16|
    |reg_1120                                        |   0|   0|   16|         16|
    |reg_1126                                        |   0|   0|   16|         16|
    |reg_950                                         |   0|   0|   16|         16|
    |reg_956                                         |   0|   0|   16|         16|
    |reg_963                                         |   0|   0|   16|         16|
    |reg_970                                         |   0|   0|   16|         16|
    |reg_976                                         |   0|   0|   16|         16|
    |reg_982                                         |   0|   0|   16|         16|
    |reg_988                                         |   0|   0|   16|         16|
    |reg_994                                         |   0|   0|   16|         16|
    |tmp_11_reg_1643                                 |   9|   0|   11|          2|
    |tmp_14_reg_1648                                 |   9|   0|   11|          2|
    |tmp_16_reg_1671                                 |  11|   0|   11|          0|
    |tmp_3_reg_1537                                  |   9|   0|   11|          2|
    |tmp_6_reg_1630                                  |  36|   0|   38|          2|
    |tmp_93_cast_reg_1653                            |   0|   0|   17|         17|
    |tmp_94_reg_1681                                 |   1|   0|    1|          0|
    |tmp_data_V_1_reg_1705                           |  16|   0|   16|          0|
    |tmp_last_V_reg_490                              |   1|   0|    1|          0|
    |tmp_user_V_reg_1676                             |   1|   0|    1|          0|
    |width9_reg_478                                  |  32|   0|   32|          0|
    |width_7_reg_1661                                |  32|   0|   32|          0|
    |width_reg_443                                   |   5|   0|    5|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 506|   0| 1667|       1161|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	47  / (!tmp_86)
	42  / (tmp_86)
42 --> 
	43  / (tmp_89)
	41  / (!tmp_89)
43 --> 
	44  / (tmp_91)
	42  / (!tmp_91)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	43  / true
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !489"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !493"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !497"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !501"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !505"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !509"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !513"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !517"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !521"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !525"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !529"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !533"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !537"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !541"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%input_0_array_0 = alloca [784 x i16], align 2" [mnist_AXI_Stream.cpp:28]   --->   Operation 63 'alloca' 'input_0_array_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 64 [1/1] (3.25ns)   --->   "%out_0_keep_V = alloca [784 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 64 'alloca' 'out_0_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%out_0_strb_V = alloca [784 x i2], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 65 'alloca' 'out_0_strb_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 66 [1/1] (2.56ns)   --->   "%out_0_id_V = alloca [784 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 66 'alloca' 'out_0_id_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 67 [1/1] (2.56ns)   --->   "%out_0_dest_V = alloca [784 x i1], align 1" [mnist_AXI_Stream.cpp:31]   --->   Operation 67 'alloca' 'out_0_dest_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:23]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:24]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader60.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%height = phi i5 [ 0, %.preheader61.preheader ], [ %height_4, %.preheader60.0.loopexit ]" [mnist_AXI_Stream.cpp:34]   --->   Operation 72 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %height, -4" [mnist_AXI_Stream.cpp:34]   --->   Operation 73 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.78ns)   --->   "%height_4 = add i5 %height, 1" [mnist_AXI_Stream.cpp:34]   --->   Operation 75 'add' 'height_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader61.1, label %.preheader59.preheader.0" [mnist_AXI_Stream.cpp:34]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height, i5 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 77 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_1 to i11" [mnist_AXI_Stream.cpp:34]   --->   Operation 78 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height, i2 0)" [mnist_AXI_Stream.cpp:34]   --->   Operation 79 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_2 to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 80 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.73ns)   --->   "%tmp_3 = sub i11 %p_shl_cast, %p_shl1_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 81 'sub' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 82 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:47]   --->   Operation 83 'load' 'Padding2D_0_width_lo' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:47]   --->   Operation 84 'call' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_6, %0 ], [ 0, %.preheader59.preheader.0 ]" [mnist_AXI_Stream.cpp:35]   --->   Operation 85 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %width, -4" [mnist_AXI_Stream.cpp:35]   --->   Operation 86 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 87 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.78ns)   --->   "%width_6 = add i5 %width, 1" [mnist_AXI_Stream.cpp:35]   --->   Operation 88 'add' 'width_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader60.0.loopexit, label %0" [mnist_AXI_Stream.cpp:35]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_29 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:36]   --->   Operation 90 'read' 'empty_29' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 0" [mnist_AXI_Stream.cpp:36]   --->   Operation 91 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 92 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 2" [mnist_AXI_Stream.cpp:36]   --->   Operation 93 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 5" [mnist_AXI_Stream.cpp:36]   --->   Operation 94 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 6" [mnist_AXI_Stream.cpp:36]   --->   Operation 95 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i5 %width to i11" [mnist_AXI_Stream.cpp:37]   --->   Operation 96 'zext' 'tmp_88_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%tmp_7 = add i11 %tmp_3, %tmp_88_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 97 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i11 %tmp_7 to i64" [mnist_AXI_Stream.cpp:37]   --->   Operation 98 'sext' 'tmp_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%input_0_array_0_add = getelementptr [784 x i16]* %input_0_array_0, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:37]   --->   Operation 99 'getelementptr' 'input_0_array_0_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 100 'getelementptr' 'out_0_keep_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:41]   --->   Operation 101 'getelementptr' 'out_0_strb_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%out_0_id_V_addr = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 102 'getelementptr' 'out_0_id_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:38]   --->   Operation 103 'getelementptr' 'out_0_dest_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_0_add, align 2" [mnist_AXI_Stream.cpp:37]   --->   Operation 104 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 105 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %out_0_dest_V_addr, align 1" [mnist_AXI_Stream.cpp:38]   --->   Operation 105 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 106 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %out_0_id_V_addr, align 2" [mnist_AXI_Stream.cpp:39]   --->   Operation 106 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "store i2 %tmp_keep_V, i2* %out_0_keep_V_addr, align 2" [mnist_AXI_Stream.cpp:40]   --->   Operation 107 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "store i2 %tmp_strb_V, i2* %out_0_strb_V_addr, align 1" [mnist_AXI_Stream.cpp:41]   --->   Operation 108 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:35]   --->   Operation 109 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader60.0"   --->   Operation 110 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 111 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:47]   --->   Operation 111 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 112 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 113 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo_1 = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 114 'load' 'Padding2D_0_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_1 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 115 'load' 'SeparableConv2D_0_he_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_1 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 116 'load' 'SeparableConv2D_0_wi_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo_1, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:51]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix(i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo_1, i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, [784 x i16]* @SeparableConv2D_0_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:51]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_de_1 = load i16* @SeparableConv2D_0_de, align 2" [mnist_AXI_Stream.cpp:51]   --->   Operation 119 'load' 'SeparableConv2D_0_de_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:51]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix(i16 %Padding2D_0_depth_lo, i16 %SeparableConv2D_0_he_1, i16 %SeparableConv2D_0_wi_1, i16 %SeparableConv2D_0_de_1, [12544 x i16]* @SeparableConv2D_0_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:51]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_he_2 = load i16* @SeparableConv2D_0_he, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 122 'load' 'SeparableConv2D_0_he_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_wi_2 = load i16* @SeparableConv2D_0_wi, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 123 'load' 'SeparableConv2D_0_wi_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_1 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 124 'load' 'MaxPooling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_1 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 125 'load' 'MaxPooling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_1 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:61]   --->   Operation 126 'load' 'MaxPooling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 zeroext %SeparableConv2D_0_he_2, i16 zeroext %SeparableConv2D_0_wi_2, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)" [mnist_AXI_Stream.cpp:61]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 zeroext %SeparableConv2D_0_he_2, i16 zeroext %SeparableConv2D_0_wi_2, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)" [mnist_AXI_Stream.cpp:61]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 2.07>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_2 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 129 'load' 'MaxPooling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_2 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 130 'load' 'MaxPooling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_2 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 131 'load' 'MaxPooling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 132 'load' 'Padding2D_1_height_l' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 133 'load' 'Padding2D_1_width_lo' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:66]   --->   Operation 134 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:66]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%Padding2D_1_depth_lo = load i16* @Padding2D_1_depth, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 136 'load' 'Padding2D_1_depth_lo' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l_1 = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 137 'load' 'Padding2D_1_height_l_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo_1 = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 138 'load' 'Padding2D_1_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_1 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 139 'load' 'SeparableConv2D_1_he_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_1 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 140 'load' 'SeparableConv2D_1_wi_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 %Padding2D_1_height_l_1, i16 %Padding2D_1_width_lo_1, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:71]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i16 %Padding2D_1_height_l_1, i16 %Padding2D_1_width_lo_1, i16 %Padding2D_1_depth_lo, i16 %SeparableConv2D_1_he_1, i16 %SeparableConv2D_1_wi_1, [3136 x i16]* @SeparableConv2D_1_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:71]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_de_1 = load i16* @SeparableConv2D_1_de, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 143 'load' 'SeparableConv2D_1_de_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:71]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %SeparableConv2D_1_he_1, i16 zeroext %SeparableConv2D_1_wi_1, i16 zeroext %SeparableConv2D_1_de_1)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:71]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_he_2 = load i16* @SeparableConv2D_1_he, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 146 'load' 'SeparableConv2D_1_he_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_wi_2 = load i16* @SeparableConv2D_1_wi, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 147 'load' 'SeparableConv2D_1_wi_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_1 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 148 'load' 'MaxPooling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_1 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 149 'load' 'MaxPooling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_1 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:81]   --->   Operation 150 'load' 'MaxPooling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)" [mnist_AXI_Stream.cpp:81]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 152 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %SeparableConv2D_1_he_2, i16 %SeparableConv2D_1_wi_2, [1568 x i16]* @SeparableConv2D_1_ar, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)" [mnist_AXI_Stream.cpp:81]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 2.07>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_2 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 153 'load' 'MaxPooling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_2 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 154 'load' 'MaxPooling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_2 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 155 'load' 'MaxPooling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 156 'load' 'Padding2D_2_height_l' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:86]   --->   Operation 157 'load' 'Padding2D_2_width_lo' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:86]   --->   Operation 158 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:86]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%Padding2D_2_depth_lo = load i16* @Padding2D_2_depth, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 160 'load' 'Padding2D_2_depth_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l_1 = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 161 'load' 'Padding2D_2_height_l_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo_1 = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 162 'load' 'Padding2D_2_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_1 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 163 'load' 'SeparableConv2D_2_he_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_1 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 164 'load' 'SeparableConv2D_2_wi_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_2_height_l_1, i16 %Padding2D_2_width_lo_1, i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:91]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 166 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.4(i16 %Padding2D_2_height_l_1, i16 %Padding2D_2_width_lo_1, i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, [392 x i16]* @SeparableConv2D_2_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:91]   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_de_1 = load i16* @SeparableConv2D_2_de, align 2" [mnist_AXI_Stream.cpp:91]   --->   Operation 167 'load' 'SeparableConv2D_2_de_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:91]   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 22> <Delay = 0.00>
ST_24 : Operation 169 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4(i16 %Padding2D_2_depth_lo, i16 %SeparableConv2D_2_he_1, i16 %SeparableConv2D_2_wi_1, i16 %SeparableConv2D_2_de_1, [392 x i16]* @SeparableConv2D_2_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:91]   --->   Operation 169 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_he_2 = load i16* @SeparableConv2D_2_he, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 170 'load' 'SeparableConv2D_2_he_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_wi_2 = load i16* @SeparableConv2D_2_wi, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 171 'load' 'SeparableConv2D_2_wi_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_1 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 172 'load' 'UpSampling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_1 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 173 'load' 'UpSampling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_1 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 174 'load' 'UpSampling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:101]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 24> <Delay = 0.00>
ST_26 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %SeparableConv2D_2_he_2, i16 zeroext %SeparableConv2D_2_wi_2, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:101]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 25> <Delay = 2.07>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_2 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 177 'load' 'UpSampling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_2 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 178 'load' 'UpSampling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_2 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 179 'load' 'UpSampling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 180 'load' 'Padding2D_3_height_l' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:106]   --->   Operation 181 'load' 'Padding2D_3_width_lo' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:106]   --->   Operation 182 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 26> <Delay = 0.00>
ST_28 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:106]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 27> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.00ns)   --->   "%Padding2D_3_depth_lo = load i16* @Padding2D_3_depth, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 184 'load' 'Padding2D_3_depth_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l_1 = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 185 'load' 'Padding2D_3_height_l_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo_1 = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 186 'load' 'Padding2D_3_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_1 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 187 'load' 'SeparableConv2D_3_he_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_1 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 188 'load' 'SeparableConv2D_3_wi_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 189 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_3_height_l_1, i16 %Padding2D_3_width_lo_1, i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:111]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 28> <Delay = 0.00>
ST_30 : Operation 190 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.3(i16 %Padding2D_3_height_l_1, i16 %Padding2D_3_width_lo_1, i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, [1568 x i16]* @SeparableConv2D_3_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:111]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 29> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_de_1 = load i16* @SeparableConv2D_3_de, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 191 'load' 'SeparableConv2D_3_de_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:111]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 30> <Delay = 0.00>
ST_32 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3(i16 %Padding2D_3_depth_lo, i16 %SeparableConv2D_3_he_1, i16 %SeparableConv2D_3_wi_1, i16 %SeparableConv2D_3_de_1, [3136 x i16]* @SeparableConv2D_3_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:111]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 31> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_he_2 = load i16* @SeparableConv2D_3_he, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 194 'load' 'SeparableConv2D_3_he_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_wi_2 = load i16* @SeparableConv2D_3_wi, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 195 'load' 'SeparableConv2D_3_wi_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_1 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 196 'load' 'UpSampling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_1 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 197 'load' 'UpSampling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_1 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:121]   --->   Operation 198 'load' 'UpSampling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:121]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 32> <Delay = 0.00>
ST_34 : Operation 200 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %SeparableConv2D_3_he_2, i16 zeroext %SeparableConv2D_3_wi_2, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:121]   --->   Operation 200 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 33> <Delay = 2.07>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_2 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 201 'load' 'UpSampling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_2 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 202 'load' 'UpSampling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 203 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_2 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 203 'load' 'UpSampling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 204 'load' 'Padding2D_4_height_l' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:126]   --->   Operation 205 'load' 'Padding2D_4_width_lo' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 206 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:126]   --->   Operation 206 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 34> <Delay = 0.00>
ST_36 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:126]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 35> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%Padding2D_4_depth_lo = load i16* @Padding2D_4_depth, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 208 'load' 'Padding2D_4_depth_lo' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l_1 = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 209 'load' 'Padding2D_4_height_l_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo_1 = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 210 'load' 'Padding2D_4_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_1 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 211 'load' 'SeparableConv2D_4_he_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_1 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 212 'load' 'SeparableConv2D_4_wi_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l_1, i16 %Padding2D_4_width_lo_1, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:131]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 36> <Delay = 0.00>
ST_38 : Operation 214 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i16 %Padding2D_4_height_l_1, i16 %Padding2D_4_width_lo_1, i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, [12544 x i16]* @SeparableConv2D_4_m_s)" [layers_c/separable_conv2d.cpp:12->mnist_AXI_Stream.cpp:131]   --->   Operation 214 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 37> <Delay = 0.00>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_1 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 215 'load' 'SeparableConv2D_4_de_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 216 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, i16 %SeparableConv2D_4_de_1, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:131]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 38> <Delay = 1.76>
ST_40 : Operation 217 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1(i16 %Padding2D_4_depth_lo, i16 %SeparableConv2D_4_he_1, i16 %SeparableConv2D_4_wi_1, i16 %SeparableConv2D_4_de_1, [784 x i16]* @SeparableConv2D_4_ar)" [layers_c/separable_conv2d.cpp:17->mnist_AXI_Stream.cpp:131]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 218 [1/1] (1.76ns)   --->   "br label %.loopexit" [mnist_AXI_Stream.cpp:141]   --->   Operation 218 'br' <Predicate = true> <Delay = 1.76>

State 41 <SV = 39> <Delay = 2.75>
ST_41 : Operation 219 [1/1] (0.00ns)   --->   "%depth7 = phi i32 [ 0, %.preheader61.1 ], [ %depth, %.loopexit.loopexit ]"   --->   Operation 219 'phi' 'depth7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 220 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_2 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:141]   --->   Operation 220 'load' 'SeparableConv2D_4_de_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %SeparableConv2D_4_de_2 to i32" [mnist_AXI_Stream.cpp:141]   --->   Operation 221 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 222 [1/1] (2.47ns)   --->   "%tmp_86 = icmp slt i32 %depth7, %tmp_s" [mnist_AXI_Stream.cpp:141]   --->   Operation 222 'icmp' 'tmp_86' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 223 [1/1] (2.55ns)   --->   "%depth = add nsw i32 %depth7, 1" [mnist_AXI_Stream.cpp:141]   --->   Operation 223 'add' 'depth' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %.preheader58.preheader, label %5" [mnist_AXI_Stream.cpp:141]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %depth7, i5 0)" [mnist_AXI_Stream.cpp:141]   --->   Operation 225 'bitconcatenate' 'tmp_4' <Predicate = (tmp_86)> <Delay = 0.00>
ST_41 : Operation 226 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i37 %tmp_4 to i38" [mnist_AXI_Stream.cpp:141]   --->   Operation 226 'sext' 'p_shl2_cast' <Predicate = (tmp_86)> <Delay = 0.00>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_5 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %depth7, i2 0)" [mnist_AXI_Stream.cpp:141]   --->   Operation 227 'bitconcatenate' 'tmp_5' <Predicate = (tmp_86)> <Delay = 0.00>
ST_41 : Operation 228 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i34 %tmp_5 to i38" [mnist_AXI_Stream.cpp:145]   --->   Operation 228 'sext' 'p_shl3_cast' <Predicate = (tmp_86)> <Delay = 0.00>
ST_41 : Operation 229 [1/1] (2.75ns)   --->   "%tmp_6 = sub i38 %p_shl2_cast, %p_shl3_cast" [mnist_AXI_Stream.cpp:145]   --->   Operation 229 'sub' 'tmp_6' <Predicate = (tmp_86)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 230 [1/1] (1.76ns)   --->   "br label %.preheader58" [mnist_AXI_Stream.cpp:142]   --->   Operation 230 'br' <Predicate = (tmp_86)> <Delay = 1.76>
ST_41 : Operation 231 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:169]   --->   Operation 231 'ret' <Predicate = (!tmp_86)> <Delay = 0.00>

State 42 <SV = 40> <Delay = 4.43>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%height8 = phi i32 [ 0, %.preheader58.preheader ], [ %height_3, %.preheader58.loopexit ]"   --->   Operation 232 'phi' 'height8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_2 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:142]   --->   Operation 233 'load' 'SeparableConv2D_4_he_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_88 = zext i16 %SeparableConv2D_4_he_2 to i32" [mnist_AXI_Stream.cpp:142]   --->   Operation 234 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 235 [1/1] (2.47ns)   --->   "%tmp_89 = icmp slt i32 %height8, %tmp_88" [mnist_AXI_Stream.cpp:142]   --->   Operation 235 'icmp' 'tmp_89' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (2.55ns)   --->   "%height_3 = add nsw i32 %height8, 1" [mnist_AXI_Stream.cpp:142]   --->   Operation 236 'add' 'height_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %.preheader.preheader, label %.loopexit.loopexit" [mnist_AXI_Stream.cpp:142]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_91_cast = sext i32 %height8 to i38" [mnist_AXI_Stream.cpp:145]   --->   Operation 238 'sext' 'tmp_91_cast' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (2.79ns)   --->   "%tmp_8 = add i38 %tmp_91_cast, %tmp_6" [mnist_AXI_Stream.cpp:145]   --->   Operation 239 'add' 'tmp_8' <Predicate = (tmp_89)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i38 %tmp_8 to i6" [mnist_AXI_Stream.cpp:145]   --->   Operation 240 'trunc' 'tmp_12' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_12, i5 0)" [mnist_AXI_Stream.cpp:145]   --->   Operation 241 'bitconcatenate' 'p_shl6_cast' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i38 %tmp_8 to i9" [mnist_AXI_Stream.cpp:145]   --->   Operation 242 'trunc' 'tmp_13' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_13, i2 0)" [mnist_AXI_Stream.cpp:145]   --->   Operation 243 'bitconcatenate' 'p_shl7_cast' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (1.63ns)   --->   "%tmp_11 = sub i11 %p_shl6_cast, %p_shl7_cast" [mnist_AXI_Stream.cpp:145]   --->   Operation 244 'sub' 'tmp_11' <Predicate = (tmp_89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %height8 to i6" [mnist_AXI_Stream.cpp:142]   --->   Operation 245 'trunc' 'tmp_17' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_17, i5 0)" [mnist_AXI_Stream.cpp:142]   --->   Operation 246 'bitconcatenate' 'p_shl4_cast' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i32 %height8 to i9" [mnist_AXI_Stream.cpp:142]   --->   Operation 247 'trunc' 'tmp_18' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 248 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_18, i2 0)" [mnist_AXI_Stream.cpp:162]   --->   Operation 248 'bitconcatenate' 'p_shl5_cast' <Predicate = (tmp_89)> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (1.63ns)   --->   "%tmp_14 = sub i11 %p_shl4_cast, %p_shl5_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 249 'sub' 'tmp_14' <Predicate = (tmp_89)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 250 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:143]   --->   Operation 250 'br' <Predicate = (tmp_89)> <Delay = 1.76>
ST_42 : Operation 251 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 251 'br' <Predicate = (!tmp_89)> <Delay = 0.00>

State 43 <SV = 41> <Delay = 4.89>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%width9 = phi i32 [ %width_7, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 252 'phi' 'width9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_wi_2 = load i16* @SeparableConv2D_4_wi, align 2" [mnist_AXI_Stream.cpp:143]   --->   Operation 253 'load' 'SeparableConv2D_4_wi_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_90 = zext i16 %SeparableConv2D_4_wi_2 to i32" [mnist_AXI_Stream.cpp:143]   --->   Operation 254 'zext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i16 %SeparableConv2D_4_wi_2 to i17" [mnist_AXI_Stream.cpp:143]   --->   Operation 255 'zext' 'tmp_93_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (2.47ns)   --->   "%tmp_91 = icmp slt i32 %width9, %tmp_90" [mnist_AXI_Stream.cpp:143]   --->   Operation 256 'icmp' 'tmp_91' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 257 [1/1] (2.55ns)   --->   "%width_7 = add nsw i32 %width9, 1" [mnist_AXI_Stream.cpp:143]   --->   Operation 257 'add' 'width_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %tmp_91, label %1, label %.preheader58.loopexit" [mnist_AXI_Stream.cpp:143]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %width9 to i11" [mnist_AXI_Stream.cpp:145]   --->   Operation 259 'trunc' 'tmp_19' <Predicate = (tmp_91)> <Delay = 0.00>
ST_43 : Operation 260 [1/1] (1.63ns)   --->   "%tmp_15 = add i11 %tmp_11, %tmp_19" [mnist_AXI_Stream.cpp:145]   --->   Operation 260 'add' 'tmp_15' <Predicate = (tmp_91)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i11 %tmp_15 to i64" [mnist_AXI_Stream.cpp:145]   --->   Operation 261 'zext' 'tmp_15_cast' <Predicate = (tmp_91)> <Delay = 0.00>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_ar_1 = getelementptr [784 x i16]* @SeparableConv2D_4_ar, i64 0, i64 %tmp_15_cast" [mnist_AXI_Stream.cpp:145]   --->   Operation 262 'getelementptr' 'SeparableConv2D_4_ar_1' <Predicate = (tmp_91)> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (1.63ns)   --->   "%tmp_16 = add i11 %tmp_14, %tmp_19" [mnist_AXI_Stream.cpp:162]   --->   Operation 263 'add' 'tmp_16' <Predicate = (tmp_91)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 264 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:145]   --->   Operation 264 'load' 'tmp_data_V_1' <Predicate = (tmp_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_43 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = or i32 %depth7, %width9" [mnist_AXI_Stream.cpp:148]   --->   Operation 265 'or' 'tmp' <Predicate = (tmp_91)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_92 = or i32 %tmp, %height8" [mnist_AXI_Stream.cpp:148]   --->   Operation 266 'or' 'tmp_92' <Predicate = (tmp_91)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i32 %tmp_92, 0" [mnist_AXI_Stream.cpp:148]   --->   Operation 267 'icmp' 'tmp_user_V' <Predicate = (tmp_91)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_de_3 = load i16* @SeparableConv2D_4_de, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 268 'load' 'SeparableConv2D_4_de_3' <Predicate = (tmp_91)> <Delay = 0.00>
ST_43 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_98_cast = zext i16 %SeparableConv2D_4_de_3 to i17" [mnist_AXI_Stream.cpp:154]   --->   Operation 269 'zext' 'tmp_98_cast' <Predicate = (tmp_91)> <Delay = 0.00>
ST_43 : Operation 270 [1/1] (2.07ns)   --->   "%tmp_93 = add i17 -1, %tmp_98_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 270 'add' 'tmp_93' <Predicate = (tmp_91)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i17 %tmp_93 to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 271 'sext' 'tmp_99_cast' <Predicate = (tmp_91)> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (2.47ns)   --->   "%tmp_94 = icmp eq i32 %depth7, %tmp_99_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 272 'icmp' 'tmp_94' <Predicate = (tmp_91)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "br label %.preheader58"   --->   Operation 273 'br' <Predicate = (!tmp_91)> <Delay = 0.00>

State 44 <SV = 42> <Delay = 6.31>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i11 %tmp_16 to i64" [mnist_AXI_Stream.cpp:162]   --->   Operation 274 'sext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr_1 = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 275 'getelementptr' 'out_0_keep_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr_1 = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 276 'getelementptr' 'out_0_strb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 277 [1/1] (0.00ns)   --->   "%out_0_id_V_addr_1 = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 277 'getelementptr' 'out_0_id_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 278 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr_1 = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:162]   --->   Operation 278 'getelementptr' 'out_0_dest_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 279 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %SeparableConv2D_4_ar_1, align 2" [mnist_AXI_Stream.cpp:145]   --->   Operation 279 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %tmp_94, label %2, label %._crit_edge" [mnist_AXI_Stream.cpp:154]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 281 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_he_3 = load i16* @SeparableConv2D_4_he, align 2" [mnist_AXI_Stream.cpp:154]   --->   Operation 281 'load' 'SeparableConv2D_4_he_3' <Predicate = (tmp_94)> <Delay = 0.00>
ST_44 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i16 %SeparableConv2D_4_he_3 to i17" [mnist_AXI_Stream.cpp:154]   --->   Operation 282 'zext' 'tmp_101_cast' <Predicate = (tmp_94)> <Delay = 0.00>
ST_44 : Operation 283 [1/1] (2.07ns)   --->   "%tmp_95 = add i17 %tmp_101_cast, -1" [mnist_AXI_Stream.cpp:154]   --->   Operation 283 'add' 'tmp_95' <Predicate = (tmp_94)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_102_cast = sext i17 %tmp_95 to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 284 'sext' 'tmp_102_cast' <Predicate = (tmp_94)> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (2.47ns)   --->   "%tmp_96 = icmp eq i32 %height8, %tmp_102_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 285 'icmp' 'tmp_96' <Predicate = (tmp_94)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %tmp_96, label %3, label %._crit_edge" [mnist_AXI_Stream.cpp:154]   --->   Operation 286 'br' <Predicate = (tmp_94)> <Delay = 0.00>
ST_44 : Operation 287 [1/1] (2.07ns)   --->   "%tmp_97 = add i17 %tmp_93_cast, -1" [mnist_AXI_Stream.cpp:154]   --->   Operation 287 'add' 'tmp_97' <Predicate = (tmp_94 & tmp_96)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_104_cast = sext i17 %tmp_97 to i32" [mnist_AXI_Stream.cpp:154]   --->   Operation 288 'sext' 'tmp_104_cast' <Predicate = (tmp_94 & tmp_96)> <Delay = 0.00>
ST_44 : Operation 289 [1/1] (2.47ns)   --->   "%tmp_98 = icmp eq i32 %width9, %tmp_104_cast" [mnist_AXI_Stream.cpp:154]   --->   Operation 289 'icmp' 'tmp_98' <Predicate = (tmp_94 & tmp_96)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 290 [1/1] (1.76ns)   --->   "br i1 %tmp_98, label %4, label %._crit_edge" [mnist_AXI_Stream.cpp:154]   --->   Operation 290 'br' <Predicate = (tmp_94 & tmp_96)> <Delay = 1.76>
ST_44 : Operation 291 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 291 'br' <Predicate = (!tmp_98) | (!tmp_96) | (!tmp_94)> <Delay = 1.76>
ST_44 : Operation 292 [2/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 292 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 293 [2/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 293 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 294 [2/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 294 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_44 : Operation 295 [2/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 295 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 45 <SV = 43> <Delay = 3.25>
ST_45 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ false, %._crit_edge ], [ true, %3 ]"   --->   Operation 296 'phi' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 297 [1/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 297 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 298 [1/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 298 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 299 [1/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:162]   --->   Operation 299 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 300 [1/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:162]   --->   Operation 300 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 301 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:162]   --->   Operation 301 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 46 <SV = 44> <Delay = 0.00>
ST_46 : Operation 302 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:162]   --->   Operation 302 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:143]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 40> <Delay = 0.00>
ST_47 : Operation 304 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:169]   --->   Operation 304 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_de]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_he]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_wi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_m_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_ar]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_48            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_49            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_50            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_51            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_52            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_53            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_54            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_55            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_56            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_57            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_58            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_59            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_60            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_61            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_62            (spectopmodule    ) [ 000000000000000000000000000000000000000000000000]
input_0_array_0        (alloca           ) [ 001110000000000000000000000000000000000000000000]
out_0_keep_V           (alloca           ) [ 001111111111111111111111111111111111111111111110]
out_0_strb_V           (alloca           ) [ 001111111111111111111111111111111111111111111110]
out_0_id_V             (alloca           ) [ 001111111111111111111111111111111111111111111110]
out_0_dest_V           (alloca           ) [ 001111111111111111111111111111111111111111111110]
StgValue_68            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_69            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_70            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_71            (br               ) [ 011100000000000000000000000000000000000000000000]
height                 (phi              ) [ 001000000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 001100000000000000000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
height_4               (add              ) [ 011100000000000000000000000000000000000000000000]
StgValue_76            (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_3                  (sub              ) [ 000100000000000000000000000000000000000000000000]
StgValue_82            (br               ) [ 001100000000000000000000000000000000000000000000]
Padding2D_0_width_lo   (load             ) [ 000010000000000000000000000000000000000000000000]
width                  (phi              ) [ 000100000000000000000000000000000000000000000000]
exitcond               (icmp             ) [ 001100000000000000000000000000000000000000000000]
empty_28               (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
width_6                (add              ) [ 001100000000000000000000000000000000000000000000]
StgValue_89            (br               ) [ 000000000000000000000000000000000000000000000000]
empty_29               (read             ) [ 000000000000000000000000000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_keep_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_strb_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_id_V               (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_dest_V             (extractvalue     ) [ 000000000000000000000000000000000000000000000000]
tmp_88_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_7                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_7_cast             (sext             ) [ 000000000000000000000000000000000000000000000000]
input_0_array_0_add    (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_keep_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_strb_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_id_V_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
out_0_dest_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
StgValue_104           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_105           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_106           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_107           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_108           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_109           (br               ) [ 001100000000000000000000000000000000000000000000]
StgValue_110           (br               ) [ 011100000000000000000000000000000000000000000000]
StgValue_111           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_0_depth_lo   (load             ) [ 000000111000000000000000000000000000000000000000]
Padding2D_0_height_l   (load             ) [ 000000100000000000000000000000000000000000000000]
Padding2D_0_width_lo_1 (load             ) [ 000000100000000000000000000000000000000000000000]
SeparableConv2D_0_he_1 (load             ) [ 000000111000000000000000000000000000000000000000]
SeparableConv2D_0_wi_1 (load             ) [ 000000111000000000000000000000000000000000000000]
StgValue_118           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_0_de_1 (load             ) [ 000000001000000000000000000000000000000000000000]
StgValue_121           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_0_he_2 (load             ) [ 000000000010000000000000000000000000000000000000]
SeparableConv2D_0_wi_2 (load             ) [ 000000000010000000000000000000000000000000000000]
MaxPooling2D_0_depth_1 (load             ) [ 000000000010000000000000000000000000000000000000]
MaxPooling2D_0_heigh_1 (load             ) [ 000000000010000000000000000000000000000000000000]
MaxPooling2D_0_width_1 (load             ) [ 000000000010000000000000000000000000000000000000]
StgValue_128           (call             ) [ 000000000000000000000000000000000000000000000000]
MaxPooling2D_0_depth_2 (load             ) [ 000000000000100000000000000000000000000000000000]
MaxPooling2D_0_heigh_2 (load             ) [ 000000000000100000000000000000000000000000000000]
MaxPooling2D_0_width_2 (load             ) [ 000000000000100000000000000000000000000000000000]
Padding2D_1_height_l   (load             ) [ 000000000000100000000000000000000000000000000000]
Padding2D_1_width_lo   (load             ) [ 000000000000100000000000000000000000000000000000]
StgValue_135           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_1_depth_lo   (load             ) [ 000000000000001110000000000000000000000000000000]
Padding2D_1_height_l_1 (load             ) [ 000000000000001000000000000000000000000000000000]
Padding2D_1_width_lo_1 (load             ) [ 000000000000001000000000000000000000000000000000]
SeparableConv2D_1_he_1 (load             ) [ 000000000000001110000000000000000000000000000000]
SeparableConv2D_1_wi_1 (load             ) [ 000000000000001110000000000000000000000000000000]
StgValue_142           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_1_de_1 (load             ) [ 000000000000000010000000000000000000000000000000]
StgValue_145           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_1_he_2 (load             ) [ 000000000000000000100000000000000000000000000000]
SeparableConv2D_1_wi_2 (load             ) [ 000000000000000000100000000000000000000000000000]
MaxPooling2D_1_depth_1 (load             ) [ 000000000000000000100000000000000000000000000000]
MaxPooling2D_1_heigh_1 (load             ) [ 000000000000000000100000000000000000000000000000]
MaxPooling2D_1_width_1 (load             ) [ 000000000000000000100000000000000000000000000000]
StgValue_152           (call             ) [ 000000000000000000000000000000000000000000000000]
MaxPooling2D_1_depth_2 (load             ) [ 000000000000000000001000000000000000000000000000]
MaxPooling2D_1_heigh_2 (load             ) [ 000000000000000000001000000000000000000000000000]
MaxPooling2D_1_width_2 (load             ) [ 000000000000000000001000000000000000000000000000]
Padding2D_2_height_l   (load             ) [ 000000000000000000001000000000000000000000000000]
Padding2D_2_width_lo   (load             ) [ 000000000000000000001000000000000000000000000000]
StgValue_159           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_2_depth_lo   (load             ) [ 000000000000000000000011100000000000000000000000]
Padding2D_2_height_l_1 (load             ) [ 000000000000000000000010000000000000000000000000]
Padding2D_2_width_lo_1 (load             ) [ 000000000000000000000010000000000000000000000000]
SeparableConv2D_2_he_1 (load             ) [ 000000000000000000000011100000000000000000000000]
SeparableConv2D_2_wi_1 (load             ) [ 000000000000000000000011100000000000000000000000]
StgValue_166           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_2_de_1 (load             ) [ 000000000000000000000000100000000000000000000000]
StgValue_169           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_2_he_2 (load             ) [ 000000000000000000000000001000000000000000000000]
SeparableConv2D_2_wi_2 (load             ) [ 000000000000000000000000001000000000000000000000]
UpSampling2D_0_depth_1 (load             ) [ 000000000000000000000000001000000000000000000000]
UpSampling2D_0_heigh_1 (load             ) [ 000000000000000000000000001000000000000000000000]
UpSampling2D_0_width_1 (load             ) [ 000000000000000000000000001000000000000000000000]
StgValue_176           (call             ) [ 000000000000000000000000000000000000000000000000]
UpSampling2D_0_depth_2 (load             ) [ 000000000000000000000000000010000000000000000000]
UpSampling2D_0_heigh_2 (load             ) [ 000000000000000000000000000010000000000000000000]
UpSampling2D_0_width_2 (load             ) [ 000000000000000000000000000010000000000000000000]
Padding2D_3_height_l   (load             ) [ 000000000000000000000000000010000000000000000000]
Padding2D_3_width_lo   (load             ) [ 000000000000000000000000000010000000000000000000]
StgValue_183           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_3_depth_lo   (load             ) [ 000000000000000000000000000000111000000000000000]
Padding2D_3_height_l_1 (load             ) [ 000000000000000000000000000000100000000000000000]
Padding2D_3_width_lo_1 (load             ) [ 000000000000000000000000000000100000000000000000]
SeparableConv2D_3_he_1 (load             ) [ 000000000000000000000000000000111000000000000000]
SeparableConv2D_3_wi_1 (load             ) [ 000000000000000000000000000000111000000000000000]
StgValue_190           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_3_de_1 (load             ) [ 000000000000000000000000000000001000000000000000]
StgValue_193           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_3_he_2 (load             ) [ 000000000000000000000000000000000010000000000000]
SeparableConv2D_3_wi_2 (load             ) [ 000000000000000000000000000000000010000000000000]
UpSampling2D_1_depth_1 (load             ) [ 000000000000000000000000000000000010000000000000]
UpSampling2D_1_heigh_1 (load             ) [ 000000000000000000000000000000000010000000000000]
UpSampling2D_1_width_1 (load             ) [ 000000000000000000000000000000000010000000000000]
StgValue_200           (call             ) [ 000000000000000000000000000000000000000000000000]
UpSampling2D_1_depth_2 (load             ) [ 000000000000000000000000000000000000100000000000]
UpSampling2D_1_heigh_2 (load             ) [ 000000000000000000000000000000000000100000000000]
UpSampling2D_1_width_2 (load             ) [ 000000000000000000000000000000000000100000000000]
Padding2D_4_height_l   (load             ) [ 000000000000000000000000000000000000100000000000]
Padding2D_4_width_lo   (load             ) [ 000000000000000000000000000000000000100000000000]
StgValue_207           (call             ) [ 000000000000000000000000000000000000000000000000]
Padding2D_4_depth_lo   (load             ) [ 000000000000000000000000000000000000001110000000]
Padding2D_4_height_l_1 (load             ) [ 000000000000000000000000000000000000001000000000]
Padding2D_4_width_lo_1 (load             ) [ 000000000000000000000000000000000000001000000000]
SeparableConv2D_4_he_1 (load             ) [ 000000000000000000000000000000000000001110000000]
SeparableConv2D_4_wi_1 (load             ) [ 000000000000000000000000000000000000001110000000]
StgValue_214           (call             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_4_de_1 (load             ) [ 000000000000000000000000000000000000000010000000]
StgValue_217           (call             ) [ 000000000000000000000000000000000000000000000000]
StgValue_218           (br               ) [ 000000000000000000000000000000000000000011111110]
depth7                 (phi              ) [ 000000000000000000000000000000000000000001011110]
SeparableConv2D_4_de_2 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_86                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
depth                  (add              ) [ 000000000000000000000000000000000000000011111110]
StgValue_224           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl2_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl3_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_6                  (sub              ) [ 000000000000000000000000000000000000000000111110]
StgValue_230           (br               ) [ 000000000000000000000000000000000000000001111110]
height8                (phi              ) [ 000000000000000000000000000000000000000000111110]
SeparableConv2D_4_he_2 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_88                 (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_89                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
height_3               (add              ) [ 000000000000000000000000000000000000000001111110]
StgValue_237           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_91_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_8                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_12                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl6_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_13                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl7_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_11                 (sub              ) [ 000000000000000000000000000000000000000000011110]
tmp_17                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl4_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_18                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl5_cast            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
tmp_14                 (sub              ) [ 000000000000000000000000000000000000000000011110]
StgValue_250           (br               ) [ 000000000000000000000000000000000000000001111110]
StgValue_251           (br               ) [ 000000000000000000000000000000000000000011111110]
width9                 (phi              ) [ 000000000000000000000000000000000000000000011000]
SeparableConv2D_4_wi_2 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_90                 (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_93_cast            (zext             ) [ 000000000000000000000000000000000000000000001000]
tmp_91                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
width_7                (add              ) [ 000000000000000000000000000000000000000001111110]
StgValue_258           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_19                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_15                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_15_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_4_ar_1 (getelementptr    ) [ 000000000000000000000000000000000000000000001000]
tmp_16                 (add              ) [ 000000000000000000000000000000000000000000001000]
tmp                    (or               ) [ 000000000000000000000000000000000000000000000000]
tmp_92                 (or               ) [ 000000000000000000000000000000000000000000000000]
tmp_user_V             (icmp             ) [ 000000000000000000000000000000000000000000001110]
SeparableConv2D_4_de_3 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_98_cast            (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_93                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_99_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_94                 (icmp             ) [ 000000000000000000000000000000000000000000001000]
StgValue_273           (br               ) [ 000000000000000000000000000000000000000001111110]
tmp_16_cast            (sext             ) [ 000000000000000000000000000000000000000000000000]
out_0_keep_V_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
out_0_strb_V_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
out_0_id_V_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
out_0_dest_V_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000100]
tmp_data_V_1           (load             ) [ 000000000000000000000000000000000000000000000110]
StgValue_280           (br               ) [ 000000000000000000000000000000000000000000000000]
SeparableConv2D_4_he_3 (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_101_cast           (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_95                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_102_cast           (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_96                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
StgValue_286           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_97                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_104_cast           (sext             ) [ 000000000000000000000000000000000000000000000000]
tmp_98                 (icmp             ) [ 000000000000000000000000000000000000000001111110]
StgValue_290           (br               ) [ 000000000000000000000000000000000000000001111110]
StgValue_291           (br               ) [ 000000000000000000000000000000000000000001111110]
tmp_last_V             (phi              ) [ 000000000000000000000000000000000000000000000110]
tmp_keep_V_1           (load             ) [ 000000000000000000000000000000000000000000000010]
tmp_strb_V_1           (load             ) [ 000000000000000000000000000000000000000000000010]
tmp_id_V_1             (load             ) [ 000000000000000000000000000000000000000000000010]
tmp_dest_V_1           (load             ) [ 000000000000000000000000000000000000000000000010]
StgValue_302           (write            ) [ 000000000000000000000000000000000000000000000000]
StgValue_303           (br               ) [ 000000000000000000000000000000000000000001111110]
StgValue_304           (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Padding2D_0_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="SeparableConv2D_0_de">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_de"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="SeparableConv2D_0_he">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_he"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="SeparableConv2D_0_wi">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_wi"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="SeparableConv2D_0_m_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="SeparableConv2D_0_b_s">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="SeparableConv2D_0_ar">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="MaxPooling2D_0_depth">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="MaxPooling2D_0_heigh">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="MaxPooling2D_0_width">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Padding2D_1_height">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_height"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Padding2D_1_width">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Padding2D_1_array">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Padding2D_1_depth">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="SeparableConv2D_1_de">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_de"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="SeparableConv2D_1_he">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_he"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="SeparableConv2D_1_wi">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_wi"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="SeparableConv2D_1_m_s">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="SeparableConv2D_1_ar">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="MaxPooling2D_1_depth">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="MaxPooling2D_1_heigh">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="MaxPooling2D_1_width">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="MaxPooling2D_1_array">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="Padding2D_2_height">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_height"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="Padding2D_2_width">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_width"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="Padding2D_2_array">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Padding2D_2_depth">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_depth"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="SeparableConv2D_2_de">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_de"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="SeparableConv2D_2_he">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_he"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="SeparableConv2D_2_wi">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_wi"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="SeparableConv2D_2_m_s">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="SeparableConv2D_2_ar">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="UpSampling2D_0_depth">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="UpSampling2D_0_heigh">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="UpSampling2D_0_width">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="UpSampling2D_0_array">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="Padding2D_3_height">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_height"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="Padding2D_3_width">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_width"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="Padding2D_3_array">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Padding2D_3_depth">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_depth"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="SeparableConv2D_3_de">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_de"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="SeparableConv2D_3_he">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_he"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="SeparableConv2D_3_wi">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_wi"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="SeparableConv2D_3_m_s">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="SeparableConv2D_3_ar">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="UpSampling2D_1_depth">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="UpSampling2D_1_heigh">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="UpSampling2D_1_width">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="UpSampling2D_1_array">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="Padding2D_4_height">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_height"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="Padding2D_4_width">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_width"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Padding2D_4_depth">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_depth"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="SeparableConv2D_4_de">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_de"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="SeparableConv2D_4_he">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_he"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="SeparableConv2D_4_wi">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_wi"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="SeparableConv2D_4_m_s">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_m_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="SeparableConv2D_4_ar">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.4"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.3"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.2"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.2"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.4"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.3"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix.1"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="264" class="1004" name="input_0_array_0_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0_array_0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="out_0_keep_V_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_keep_V/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="out_0_strb_V_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_strb_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="out_0_id_V_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_id_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_0_dest_V_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_dest_V/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="empty_29_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="2" slack="0"/>
<pin id="288" dir="0" index="3" bw="2" slack="0"/>
<pin id="289" dir="0" index="4" bw="1" slack="0"/>
<pin id="290" dir="0" index="5" bw="1" slack="0"/>
<pin id="291" dir="0" index="6" bw="1" slack="0"/>
<pin id="292" dir="0" index="7" bw="1" slack="0"/>
<pin id="293" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="0" index="3" bw="2" slack="0"/>
<pin id="307" dir="0" index="4" bw="1" slack="0"/>
<pin id="308" dir="0" index="5" bw="1" slack="0"/>
<pin id="309" dir="0" index="6" bw="1" slack="0"/>
<pin id="310" dir="0" index="7" bw="1" slack="0"/>
<pin id="311" dir="0" index="8" bw="16" slack="1"/>
<pin id="312" dir="0" index="9" bw="2" slack="0"/>
<pin id="313" dir="0" index="10" bw="2" slack="0"/>
<pin id="314" dir="0" index="11" bw="1" slack="2"/>
<pin id="315" dir="0" index="12" bw="1" slack="0"/>
<pin id="316" dir="0" index="13" bw="1" slack="0"/>
<pin id="317" dir="0" index="14" bw="1" slack="0"/>
<pin id="318" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_301/45 "/>
</bind>
</comp>

<comp id="327" class="1004" name="input_0_array_0_add_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="11" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_array_0_add/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="out_0_keep_V_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_0_strb_V_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="11" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="out_0_id_V_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="11" slack="0"/>
<pin id="349" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="out_0_dest_V_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="11" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="StgValue_104_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_105/3 tmp_dest_V_1/44 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_106/3 tmp_id_V_1/44 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_107/3 tmp_keep_V_1/44 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_108/3 tmp_strb_V_1/44 "/>
</bind>
</comp>

<comp id="387" class="1004" name="SeparableConv2D_4_ar_1_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="11" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_ar_1/43 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/43 "/>
</bind>
</comp>

<comp id="400" class="1004" name="out_0_keep_V_addr_1_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="11" slack="0"/>
<pin id="404" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr_1/44 "/>
</bind>
</comp>

<comp id="406" class="1004" name="out_0_strb_V_addr_1_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="11" slack="0"/>
<pin id="410" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr_1/44 "/>
</bind>
</comp>

<comp id="412" class="1004" name="out_0_id_V_addr_1_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="11" slack="0"/>
<pin id="416" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr_1/44 "/>
</bind>
</comp>

<comp id="418" class="1004" name="out_0_dest_V_addr_1_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="11" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr_1/44 "/>
</bind>
</comp>

<comp id="432" class="1005" name="height_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="1"/>
<pin id="434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="height_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="width_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="width_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width/3 "/>
</bind>
</comp>

<comp id="454" class="1005" name="depth7_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="depth7 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="depth7_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth7/41 "/>
</bind>
</comp>

<comp id="466" class="1005" name="height8_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height8 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="height8_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height8/42 "/>
</bind>
</comp>

<comp id="478" class="1005" name="width9_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width9 (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="width9_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="1" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width9/43 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_last_V_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_last_V_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="1" slack="1"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V/45 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_padding2d_fix16_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="0" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="16" slack="0"/>
<pin id="510" dir="0" index="3" bw="16" slack="0"/>
<pin id="511" dir="0" index="4" bw="16" slack="0"/>
<pin id="512" dir="0" index="5" bw="16" slack="0"/>
<pin id="513" dir="0" index="6" bw="16" slack="0"/>
<pin id="514" dir="0" index="7" bw="16" slack="0"/>
<pin id="515" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_206/35 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_padding2d_fix16_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="0" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="0" index="2" bw="16" slack="0"/>
<pin id="523" dir="0" index="3" bw="16" slack="0"/>
<pin id="524" dir="0" index="4" bw="16" slack="0"/>
<pin id="525" dir="0" index="5" bw="16" slack="0"/>
<pin id="526" dir="0" index="6" bw="16" slack="0"/>
<pin id="527" dir="0" index="7" bw="16" slack="0"/>
<pin id="528" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_134/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_padding2d_fix16_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="0" index="2" bw="16" slack="0"/>
<pin id="536" dir="0" index="3" bw="16" slack="0"/>
<pin id="537" dir="0" index="4" bw="16" slack="0"/>
<pin id="538" dir="0" index="5" bw="16" slack="0"/>
<pin id="539" dir="0" index="6" bw="16" slack="0"/>
<pin id="540" dir="0" index="7" bw="16" slack="0"/>
<pin id="541" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_182/27 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_padding2d_fix16_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="0" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="0" index="2" bw="16" slack="0"/>
<pin id="549" dir="0" index="3" bw="16" slack="0"/>
<pin id="550" dir="0" index="4" bw="16" slack="0"/>
<pin id="551" dir="0" index="5" bw="16" slack="0"/>
<pin id="552" dir="0" index="6" bw="16" slack="0"/>
<pin id="553" dir="0" index="7" bw="16" slack="0"/>
<pin id="554" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_158/19 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_depthwise_conv2d_fix_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="0" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="0" index="3" bw="16" slack="0"/>
<pin id="563" dir="0" index="4" bw="16" slack="0"/>
<pin id="564" dir="0" index="5" bw="16" slack="0"/>
<pin id="565" dir="0" index="6" bw="16" slack="0"/>
<pin id="566" dir="0" index="7" bw="16" slack="0"/>
<pin id="567" dir="0" index="8" bw="14" slack="0"/>
<pin id="568" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_213/37 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_depthwise_conv2d_fix_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="0" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="16" slack="0"/>
<pin id="577" dir="0" index="3" bw="16" slack="0"/>
<pin id="578" dir="0" index="4" bw="16" slack="0"/>
<pin id="579" dir="0" index="5" bw="16" slack="0"/>
<pin id="580" dir="0" index="6" bw="16" slack="0"/>
<pin id="581" dir="0" index="7" bw="16" slack="0"/>
<pin id="582" dir="0" index="8" bw="14" slack="0"/>
<pin id="583" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_141/13 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_depthwise_conv2d_fix_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="0" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="0" index="3" bw="16" slack="0"/>
<pin id="593" dir="0" index="4" bw="16" slack="0"/>
<pin id="594" dir="0" index="5" bw="16" slack="0"/>
<pin id="595" dir="0" index="6" bw="16" slack="0"/>
<pin id="596" dir="0" index="7" bw="16" slack="0"/>
<pin id="597" dir="0" index="8" bw="15" slack="0"/>
<pin id="598" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_189/29 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_depthwise_conv2d_fix_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="0" slack="0"/>
<pin id="605" dir="0" index="1" bw="16" slack="0"/>
<pin id="606" dir="0" index="2" bw="16" slack="0"/>
<pin id="607" dir="0" index="3" bw="16" slack="0"/>
<pin id="608" dir="0" index="4" bw="16" slack="0"/>
<pin id="609" dir="0" index="5" bw="16" slack="0"/>
<pin id="610" dir="0" index="6" bw="16" slack="0"/>
<pin id="611" dir="0" index="7" bw="16" slack="0"/>
<pin id="612" dir="0" index="8" bw="14" slack="0"/>
<pin id="613" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_165/21 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_depthwise_conv2d_fix_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="0" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="0" index="2" bw="16" slack="0"/>
<pin id="622" dir="0" index="3" bw="16" slack="0"/>
<pin id="623" dir="0" index="4" bw="16" slack="0"/>
<pin id="624" dir="0" index="5" bw="16" slack="0"/>
<pin id="625" dir="0" index="6" bw="16" slack="0"/>
<pin id="626" dir="0" index="7" bw="16" slack="0"/>
<pin id="627" dir="0" index="8" bw="15" slack="0"/>
<pin id="628" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_117/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_max_pooling2d_fix16_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="0" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="0" index="2" bw="16" slack="0"/>
<pin id="637" dir="0" index="3" bw="16" slack="0"/>
<pin id="638" dir="0" index="4" bw="16" slack="0"/>
<pin id="639" dir="0" index="5" bw="16" slack="0"/>
<pin id="640" dir="0" index="6" bw="16" slack="0"/>
<pin id="641" dir="0" index="7" bw="16" slack="0"/>
<pin id="642" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_127/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_pointwise_conv2d_fix_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="0" slack="0"/>
<pin id="648" dir="0" index="1" bw="16" slack="2"/>
<pin id="649" dir="0" index="2" bw="16" slack="2"/>
<pin id="650" dir="0" index="3" bw="16" slack="2"/>
<pin id="651" dir="0" index="4" bw="16" slack="0"/>
<pin id="652" dir="0" index="5" bw="16" slack="0"/>
<pin id="653" dir="0" index="6" bw="14" slack="0"/>
<pin id="654" dir="0" index="7" bw="16" slack="0"/>
<pin id="655" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_192/31 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_pointwise_conv2d_fix_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="0" slack="0"/>
<pin id="662" dir="0" index="1" bw="16" slack="2"/>
<pin id="663" dir="0" index="2" bw="16" slack="2"/>
<pin id="664" dir="0" index="3" bw="16" slack="2"/>
<pin id="665" dir="0" index="4" bw="16" slack="0"/>
<pin id="666" dir="0" index="5" bw="12" slack="0"/>
<pin id="667" dir="0" index="6" bw="16" slack="0"/>
<pin id="668" dir="0" index="7" bw="16" slack="0"/>
<pin id="669" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_144/15 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_pointwise_conv2d_fix_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="0" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="2"/>
<pin id="677" dir="0" index="2" bw="16" slack="2"/>
<pin id="678" dir="0" index="3" bw="16" slack="2"/>
<pin id="679" dir="0" index="4" bw="16" slack="0"/>
<pin id="680" dir="0" index="5" bw="16" slack="0"/>
<pin id="681" dir="0" index="6" bw="12" slack="0"/>
<pin id="682" dir="0" index="7" bw="16" slack="0"/>
<pin id="683" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_120/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_pointwise_conv2d_fix_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="0" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="2"/>
<pin id="691" dir="0" index="2" bw="16" slack="2"/>
<pin id="692" dir="0" index="3" bw="16" slack="2"/>
<pin id="693" dir="0" index="4" bw="16" slack="0"/>
<pin id="694" dir="0" index="5" bw="16" slack="0"/>
<pin id="695" dir="0" index="6" bw="13" slack="0"/>
<pin id="696" dir="0" index="7" bw="16" slack="0"/>
<pin id="697" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_168/23 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_max_pooling2d_fix16_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="0" slack="0"/>
<pin id="704" dir="0" index="1" bw="16" slack="0"/>
<pin id="705" dir="0" index="2" bw="16" slack="0"/>
<pin id="706" dir="0" index="3" bw="16" slack="0"/>
<pin id="707" dir="0" index="4" bw="16" slack="0"/>
<pin id="708" dir="0" index="5" bw="16" slack="0"/>
<pin id="709" dir="0" index="6" bw="16" slack="0"/>
<pin id="710" dir="0" index="7" bw="16" slack="0"/>
<pin id="711" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_151/17 "/>
</bind>
</comp>

<comp id="715" class="1004" name="grp_pointwise_conv2d_fix_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="0" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="2"/>
<pin id="718" dir="0" index="2" bw="16" slack="2"/>
<pin id="719" dir="0" index="3" bw="16" slack="2"/>
<pin id="720" dir="0" index="4" bw="16" slack="0"/>
<pin id="721" dir="0" index="5" bw="16" slack="0"/>
<pin id="722" dir="0" index="6" bw="16" slack="0"/>
<pin id="723" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_216/39 "/>
</bind>
</comp>

<comp id="727" class="1004" name="grp_up_sampling2d_fix16_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="0" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="0"/>
<pin id="730" dir="0" index="2" bw="16" slack="0"/>
<pin id="731" dir="0" index="3" bw="16" slack="0"/>
<pin id="732" dir="0" index="4" bw="16" slack="0"/>
<pin id="733" dir="0" index="5" bw="16" slack="0"/>
<pin id="734" dir="0" index="6" bw="16" slack="0"/>
<pin id="735" dir="0" index="7" bw="16" slack="0"/>
<pin id="736" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_199/33 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_up_sampling2d_fix16_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="0" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="16" slack="0"/>
<pin id="744" dir="0" index="3" bw="16" slack="0"/>
<pin id="745" dir="0" index="4" bw="16" slack="0"/>
<pin id="746" dir="0" index="5" bw="16" slack="0"/>
<pin id="747" dir="0" index="6" bw="16" slack="0"/>
<pin id="748" dir="0" index="7" bw="16" slack="0"/>
<pin id="749" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_175/25 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_padding2d_fix16_4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="0" slack="0"/>
<pin id="755" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="756" dir="0" index="2" bw="16" slack="0"/>
<pin id="757" dir="0" index="3" bw="16" slack="0"/>
<pin id="758" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_84/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="grp_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/2 Padding2D_0_width_lo_1/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_he_1/5 SeparableConv2D_0_he_2/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="grp_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_wi_1/5 SeparableConv2D_0_wi_2/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_depth_1/9 MaxPooling2D_0_depth_2/11 "/>
</bind>
</comp>

<comp id="785" class="1004" name="grp_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_heigh_1/9 MaxPooling2D_0_heigh_2/11 "/>
</bind>
</comp>

<comp id="791" class="1004" name="grp_load_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_width_1/9 MaxPooling2D_0_width_2/11 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_height_l/11 Padding2D_1_height_l_1/13 "/>
</bind>
</comp>

<comp id="803" class="1004" name="grp_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_width_lo/11 Padding2D_1_width_lo_1/13 "/>
</bind>
</comp>

<comp id="809" class="1004" name="grp_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_he_1/13 SeparableConv2D_1_he_2/17 "/>
</bind>
</comp>

<comp id="815" class="1004" name="grp_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="0"/>
<pin id="817" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_wi_1/13 SeparableConv2D_1_wi_2/17 "/>
</bind>
</comp>

<comp id="821" class="1004" name="grp_load_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="0"/>
<pin id="823" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_depth_1/17 MaxPooling2D_1_depth_2/19 "/>
</bind>
</comp>

<comp id="827" class="1004" name="grp_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_heigh_1/17 MaxPooling2D_1_heigh_2/19 "/>
</bind>
</comp>

<comp id="833" class="1004" name="grp_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_width_1/17 MaxPooling2D_1_width_2/19 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_height_l/19 Padding2D_2_height_l_1/21 "/>
</bind>
</comp>

<comp id="845" class="1004" name="grp_load_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_width_lo/19 Padding2D_2_width_lo_1/21 "/>
</bind>
</comp>

<comp id="851" class="1004" name="grp_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="0"/>
<pin id="853" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_he_1/21 SeparableConv2D_2_he_2/25 "/>
</bind>
</comp>

<comp id="857" class="1004" name="grp_load_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_wi_1/21 SeparableConv2D_2_wi_2/25 "/>
</bind>
</comp>

<comp id="863" class="1004" name="grp_load_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_depth_1/25 UpSampling2D_0_depth_2/27 "/>
</bind>
</comp>

<comp id="869" class="1004" name="grp_load_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="0"/>
<pin id="871" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_heigh_1/25 UpSampling2D_0_heigh_2/27 "/>
</bind>
</comp>

<comp id="875" class="1004" name="grp_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="0"/>
<pin id="877" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_width_1/25 UpSampling2D_0_width_2/27 "/>
</bind>
</comp>

<comp id="881" class="1004" name="grp_load_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="0"/>
<pin id="883" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_height_l/27 Padding2D_3_height_l_1/29 "/>
</bind>
</comp>

<comp id="887" class="1004" name="grp_load_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="0"/>
<pin id="889" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_width_lo/27 Padding2D_3_width_lo_1/29 "/>
</bind>
</comp>

<comp id="893" class="1004" name="grp_load_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="0"/>
<pin id="895" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_he_1/29 SeparableConv2D_3_he_2/33 "/>
</bind>
</comp>

<comp id="899" class="1004" name="grp_load_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="0"/>
<pin id="901" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_wi_1/29 SeparableConv2D_3_wi_2/33 "/>
</bind>
</comp>

<comp id="905" class="1004" name="grp_load_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="0"/>
<pin id="907" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_depth_1/33 UpSampling2D_1_depth_2/35 "/>
</bind>
</comp>

<comp id="911" class="1004" name="grp_load_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_heigh_1/33 UpSampling2D_1_heigh_2/35 "/>
</bind>
</comp>

<comp id="917" class="1004" name="grp_load_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_width_1/33 UpSampling2D_1_width_2/35 "/>
</bind>
</comp>

<comp id="923" class="1004" name="grp_load_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="0"/>
<pin id="925" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_height_l/35 Padding2D_4_height_l_1/37 "/>
</bind>
</comp>

<comp id="929" class="1004" name="grp_load_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="0"/>
<pin id="931" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_width_lo/35 Padding2D_4_width_lo_1/37 "/>
</bind>
</comp>

<comp id="935" class="1004" name="grp_load_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_he_1/37 SeparableConv2D_4_he_2/42 SeparableConv2D_4_he_3/44 "/>
</bind>
</comp>

<comp id="940" class="1004" name="grp_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_wi_1/37 SeparableConv2D_4_wi_2/43 "/>
</bind>
</comp>

<comp id="945" class="1004" name="grp_load_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="0"/>
<pin id="947" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_de_1/39 SeparableConv2D_4_de_2/41 SeparableConv2D_4_de_3/43 "/>
</bind>
</comp>

<comp id="950" class="1005" name="reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="1"/>
<pin id="952" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo Padding2D_0_width_lo_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_he_1 SeparableConv2D_0_he_2 "/>
</bind>
</comp>

<comp id="963" class="1005" name="reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="1"/>
<pin id="965" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_wi_1 SeparableConv2D_0_wi_2 "/>
</bind>
</comp>

<comp id="970" class="1005" name="reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="1"/>
<pin id="972" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_depth_1 MaxPooling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="1"/>
<pin id="978" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_heigh_1 MaxPooling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="982" class="1005" name="reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="1"/>
<pin id="984" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_width_1 MaxPooling2D_0_width_2 "/>
</bind>
</comp>

<comp id="988" class="1005" name="reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="1"/>
<pin id="990" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_height_l Padding2D_1_height_l_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="1"/>
<pin id="996" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_width_lo Padding2D_1_width_lo_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="1"/>
<pin id="1002" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_he_1 SeparableConv2D_1_he_2 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_wi_1 SeparableConv2D_1_wi_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="1"/>
<pin id="1016" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_depth_1 MaxPooling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="1"/>
<pin id="1022" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_heigh_1 MaxPooling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="1"/>
<pin id="1028" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_width_1 MaxPooling2D_1_width_2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="1"/>
<pin id="1034" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_height_l Padding2D_2_height_l_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_width_lo Padding2D_2_width_lo_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="1"/>
<pin id="1046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_he_1 SeparableConv2D_2_he_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="1"/>
<pin id="1053" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_wi_1 SeparableConv2D_2_wi_2 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_depth_1 UpSampling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="16" slack="1"/>
<pin id="1066" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_heigh_1 UpSampling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="16" slack="1"/>
<pin id="1072" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_width_1 UpSampling2D_0_width_2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_height_l Padding2D_3_height_l_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_width_lo Padding2D_3_width_lo_1 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="1"/>
<pin id="1090" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_he_1 SeparableConv2D_3_he_2 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="1"/>
<pin id="1097" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_wi_1 SeparableConv2D_3_wi_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="1"/>
<pin id="1104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_depth_1 UpSampling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="1"/>
<pin id="1110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_heigh_1 UpSampling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="16" slack="1"/>
<pin id="1116" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_width_1 UpSampling2D_1_width_2 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="1"/>
<pin id="1122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_height_l Padding2D_4_height_l_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="1"/>
<pin id="1128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_width_lo Padding2D_4_width_lo_1 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="exitcond2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="5" slack="0"/>
<pin id="1134" dir="0" index="1" bw="5" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="height_4_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="5" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_4/2 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_1_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="10" slack="0"/>
<pin id="1146" dir="0" index="1" bw="5" slack="0"/>
<pin id="1147" dir="0" index="2" bw="1" slack="0"/>
<pin id="1148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="p_shl_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="0"/>
<pin id="1154" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="7" slack="0"/>
<pin id="1158" dir="0" index="1" bw="5" slack="0"/>
<pin id="1159" dir="0" index="2" bw="1" slack="0"/>
<pin id="1160" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="p_shl1_cast_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="7" slack="0"/>
<pin id="1166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_3_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="10" slack="0"/>
<pin id="1170" dir="0" index="1" bw="7" slack="0"/>
<pin id="1171" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="exitcond_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="5" slack="0"/>
<pin id="1176" dir="0" index="1" bw="5" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="width_6_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="5" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_6/3 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_data_V_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="24" slack="0"/>
<pin id="1188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_keep_V_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="24" slack="0"/>
<pin id="1193" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_strb_V_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="24" slack="0"/>
<pin id="1198" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_id_V_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="24" slack="0"/>
<pin id="1203" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_dest_V_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="24" slack="0"/>
<pin id="1208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_88_cast_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="5" slack="0"/>
<pin id="1213" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/3 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_7_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="11" slack="1"/>
<pin id="1217" dir="0" index="1" bw="5" slack="0"/>
<pin id="1218" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_7_cast_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="11" slack="0"/>
<pin id="1222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="Padding2D_0_depth_lo_load_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="0"/>
<pin id="1231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/5 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="Padding2D_0_height_l_load_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="0"/>
<pin id="1236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/5 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="SeparableConv2D_0_de_1_load_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="0"/>
<pin id="1241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_de_1/7 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="Padding2D_1_depth_lo_load_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="0"/>
<pin id="1246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_depth_lo/13 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="SeparableConv2D_1_de_1_load_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_de_1/15 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="Padding2D_2_depth_lo_load_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="16" slack="0"/>
<pin id="1256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_depth_lo/21 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="SeparableConv2D_2_de_1_load_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="0"/>
<pin id="1261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_de_1/23 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="Padding2D_3_depth_lo_load_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="0"/>
<pin id="1266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_depth_lo/29 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="SeparableConv2D_3_de_1_load_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_de_1/31 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="Padding2D_4_depth_lo_load_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="0"/>
<pin id="1276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_depth_lo/37 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_s_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="0"/>
<pin id="1281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/41 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="tmp_86_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="0"/>
<pin id="1285" dir="0" index="1" bw="32" slack="0"/>
<pin id="1286" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_86/41 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="depth_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="0"/>
<pin id="1291" dir="0" index="1" bw="1" slack="0"/>
<pin id="1292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/41 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_4_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="37" slack="0"/>
<pin id="1297" dir="0" index="1" bw="32" slack="0"/>
<pin id="1298" dir="0" index="2" bw="1" slack="0"/>
<pin id="1299" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/41 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="p_shl2_cast_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="37" slack="0"/>
<pin id="1305" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/41 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_5_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="34" slack="0"/>
<pin id="1309" dir="0" index="1" bw="32" slack="0"/>
<pin id="1310" dir="0" index="2" bw="1" slack="0"/>
<pin id="1311" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/41 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="p_shl3_cast_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="34" slack="0"/>
<pin id="1317" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/41 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_6_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="37" slack="0"/>
<pin id="1321" dir="0" index="1" bw="34" slack="0"/>
<pin id="1322" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/41 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="tmp_88_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="16" slack="0"/>
<pin id="1327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88/42 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_89_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="0" index="1" bw="32" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_89/42 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="height_3_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="0"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_3/42 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp_91_cast_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_91_cast/42 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_8_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="0"/>
<pin id="1347" dir="0" index="1" bw="38" slack="1"/>
<pin id="1348" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/42 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="tmp_12_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="38" slack="0"/>
<pin id="1352" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/42 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="p_shl6_cast_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="11" slack="0"/>
<pin id="1356" dir="0" index="1" bw="6" slack="0"/>
<pin id="1357" dir="0" index="2" bw="1" slack="0"/>
<pin id="1358" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/42 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="tmp_13_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="38" slack="0"/>
<pin id="1364" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/42 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="p_shl7_cast_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="11" slack="0"/>
<pin id="1368" dir="0" index="1" bw="9" slack="0"/>
<pin id="1369" dir="0" index="2" bw="1" slack="0"/>
<pin id="1370" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/42 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="tmp_11_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="11" slack="0"/>
<pin id="1376" dir="0" index="1" bw="11" slack="0"/>
<pin id="1377" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/42 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="tmp_17_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="0"/>
<pin id="1382" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/42 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="p_shl4_cast_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="11" slack="0"/>
<pin id="1386" dir="0" index="1" bw="6" slack="0"/>
<pin id="1387" dir="0" index="2" bw="1" slack="0"/>
<pin id="1388" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/42 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_18_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="0"/>
<pin id="1394" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/42 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="p_shl5_cast_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="11" slack="0"/>
<pin id="1398" dir="0" index="1" bw="9" slack="0"/>
<pin id="1399" dir="0" index="2" bw="1" slack="0"/>
<pin id="1400" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/42 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_14_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="0"/>
<pin id="1406" dir="0" index="1" bw="11" slack="0"/>
<pin id="1407" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/42 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="tmp_90_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="16" slack="0"/>
<pin id="1412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90/43 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="tmp_93_cast_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="16" slack="0"/>
<pin id="1416" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93_cast/43 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_91_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="0"/>
<pin id="1420" dir="0" index="1" bw="32" slack="0"/>
<pin id="1421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91/43 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="width_7_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="0"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_7/43 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="tmp_19_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="0"/>
<pin id="1432" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/43 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="tmp_15_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="11" slack="1"/>
<pin id="1436" dir="0" index="1" bw="11" slack="0"/>
<pin id="1437" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/43 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_15_cast_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="11" slack="0"/>
<pin id="1441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/43 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="tmp_16_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="11" slack="1"/>
<pin id="1446" dir="0" index="1" bw="11" slack="0"/>
<pin id="1447" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/43 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="tmp_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="2"/>
<pin id="1451" dir="0" index="1" bw="32" slack="0"/>
<pin id="1452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/43 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="tmp_92_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="0"/>
<pin id="1457" dir="0" index="1" bw="32" slack="1"/>
<pin id="1458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_92/43 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="tmp_user_V_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="0"/>
<pin id="1463" dir="0" index="1" bw="32" slack="0"/>
<pin id="1464" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/43 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_98_cast_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="0"/>
<pin id="1469" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98_cast/43 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="tmp_93_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="16" slack="0"/>
<pin id="1474" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/43 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="tmp_99_cast_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="17" slack="0"/>
<pin id="1479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_cast/43 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="tmp_94_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="2"/>
<pin id="1483" dir="0" index="1" bw="32" slack="0"/>
<pin id="1484" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_94/43 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="tmp_16_cast_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="11" slack="1"/>
<pin id="1489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/44 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="tmp_101_cast_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="16" slack="0"/>
<pin id="1496" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101_cast/44 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="tmp_95_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="16" slack="0"/>
<pin id="1500" dir="0" index="1" bw="1" slack="0"/>
<pin id="1501" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95/44 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="tmp_102_cast_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="17" slack="0"/>
<pin id="1506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_102_cast/44 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="tmp_96_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="2"/>
<pin id="1510" dir="0" index="1" bw="32" slack="0"/>
<pin id="1511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96/44 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_97_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="16" slack="1"/>
<pin id="1516" dir="0" index="1" bw="1" slack="0"/>
<pin id="1517" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/44 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="tmp_104_cast_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="17" slack="0"/>
<pin id="1521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_104_cast/44 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="tmp_98_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="1"/>
<pin id="1525" dir="0" index="1" bw="32" slack="0"/>
<pin id="1526" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_98/44 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="height_4_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="5" slack="0"/>
<pin id="1534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_4 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_3_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="11" slack="1"/>
<pin id="1539" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="width_6_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="5" slack="0"/>
<pin id="1547" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_6 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="Padding2D_0_depth_lo_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="16" slack="1"/>
<pin id="1552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo "/>
</bind>
</comp>

<comp id="1556" class="1005" name="Padding2D_0_height_l_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="16" slack="1"/>
<pin id="1558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="1561" class="1005" name="SeparableConv2D_0_de_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="16" slack="1"/>
<pin id="1563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_de_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="Padding2D_1_depth_lo_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="1"/>
<pin id="1568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_depth_lo "/>
</bind>
</comp>

<comp id="1572" class="1005" name="SeparableConv2D_1_de_1_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="1"/>
<pin id="1574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_de_1 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="Padding2D_2_depth_lo_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="16" slack="1"/>
<pin id="1579" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_depth_lo "/>
</bind>
</comp>

<comp id="1583" class="1005" name="SeparableConv2D_2_de_1_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="16" slack="1"/>
<pin id="1585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_de_1 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="Padding2D_3_depth_lo_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="16" slack="1"/>
<pin id="1590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_depth_lo "/>
</bind>
</comp>

<comp id="1594" class="1005" name="SeparableConv2D_3_de_1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="16" slack="1"/>
<pin id="1596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_de_1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="Padding2D_4_depth_lo_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="16" slack="1"/>
<pin id="1601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_depth_lo "/>
</bind>
</comp>

<comp id="1605" class="1005" name="SeparableConv2D_4_he_1_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="16" slack="1"/>
<pin id="1607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_he_1 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="SeparableConv2D_4_wi_1_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="16" slack="1"/>
<pin id="1613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_wi_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="SeparableConv2D_4_de_1_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="16" slack="1"/>
<pin id="1619" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_de_1 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="depth_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="0"/>
<pin id="1627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="1630" class="1005" name="tmp_6_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="38" slack="1"/>
<pin id="1632" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="height_3_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="0"/>
<pin id="1640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="height_3 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="tmp_11_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="11" slack="1"/>
<pin id="1645" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="tmp_14_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="11" slack="1"/>
<pin id="1650" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="tmp_93_cast_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="17" slack="1"/>
<pin id="1655" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93_cast "/>
</bind>
</comp>

<comp id="1661" class="1005" name="width_7_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="0"/>
<pin id="1663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_7 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="SeparableConv2D_4_ar_1_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="10" slack="1"/>
<pin id="1668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_ar_1 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="tmp_16_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="11" slack="1"/>
<pin id="1673" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="tmp_user_V_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="2"/>
<pin id="1678" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1681" class="1005" name="tmp_94_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="1"/>
<pin id="1683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="out_0_keep_V_addr_1_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="10" slack="1"/>
<pin id="1687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_keep_V_addr_1 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="out_0_strb_V_addr_1_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="10" slack="1"/>
<pin id="1692" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_strb_V_addr_1 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="out_0_id_V_addr_1_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="10" slack="1"/>
<pin id="1697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_id_V_addr_1 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="out_0_dest_V_addr_1_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="10" slack="1"/>
<pin id="1702" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_dest_V_addr_1 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="tmp_data_V_1_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="16" slack="1"/>
<pin id="1707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="tmp_keep_V_1_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="2" slack="1"/>
<pin id="1718" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="tmp_strb_V_1_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="2" slack="1"/>
<pin id="1723" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp_id_V_1_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="1"/>
<pin id="1728" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp_dest_V_1_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="1"/>
<pin id="1733" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="267"><net_src comp="174" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="174" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="174" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="174" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="174" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="294"><net_src comp="208" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="319"><net_src comp="262" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="302" pin=6"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="302" pin=7"/></net>

<net id="332"><net_src comp="210" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="210" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="210" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="210" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="210" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="327" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="351" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="345" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="333" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="339" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="166" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="210" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="210" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="210" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="210" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="210" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="375" pin="3"/><net_sink comp="302" pin=9"/></net>

<net id="425"><net_src comp="400" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="426"><net_src comp="381" pin="3"/><net_sink comp="302" pin=10"/></net>

<net id="427"><net_src comp="406" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="428"><net_src comp="369" pin="3"/><net_sink comp="302" pin=13"/></net>

<net id="429"><net_src comp="412" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="430"><net_src comp="363" pin="3"/><net_sink comp="302" pin=14"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="435"><net_src comp="190" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="190" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="178" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="178" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="178" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="493"><net_src comp="258" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="260" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="302" pin=12"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="4"/><net_sink comp="302" pin=12"/></net>

<net id="505"><net_src comp="496" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="516"><net_src comp="242" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="146" pin="0"/><net_sink comp="506" pin=4"/></net>

<net id="518"><net_src comp="152" pin="0"/><net_sink comp="506" pin=7"/></net>

<net id="529"><net_src comp="218" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="519" pin=4"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="519" pin=7"/></net>

<net id="542"><net_src comp="234" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="116" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="544"><net_src comp="122" pin="0"/><net_sink comp="532" pin=7"/></net>

<net id="555"><net_src comp="226" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="545" pin=4"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="545" pin=7"/></net>

<net id="569"><net_src comp="244" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="570"><net_src comp="164" pin="0"/><net_sink comp="558" pin=6"/></net>

<net id="571"><net_src comp="152" pin="0"/><net_sink comp="558" pin=7"/></net>

<net id="572"><net_src comp="162" pin="0"/><net_sink comp="558" pin=8"/></net>

<net id="584"><net_src comp="220" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="585"><net_src comp="74" pin="0"/><net_sink comp="573" pin=6"/></net>

<net id="586"><net_src comp="62" pin="0"/><net_sink comp="573" pin=7"/></net>

<net id="587"><net_src comp="72" pin="0"/><net_sink comp="573" pin=8"/></net>

<net id="599"><net_src comp="236" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="600"><net_src comp="134" pin="0"/><net_sink comp="588" pin=6"/></net>

<net id="601"><net_src comp="122" pin="0"/><net_sink comp="588" pin=7"/></net>

<net id="602"><net_src comp="132" pin="0"/><net_sink comp="588" pin=8"/></net>

<net id="614"><net_src comp="228" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="615"><net_src comp="104" pin="0"/><net_sink comp="603" pin=6"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="603" pin=7"/></net>

<net id="617"><net_src comp="102" pin="0"/><net_sink comp="603" pin=8"/></net>

<net id="629"><net_src comp="212" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="630"><net_src comp="44" pin="0"/><net_sink comp="618" pin=6"/></net>

<net id="631"><net_src comp="30" pin="0"/><net_sink comp="618" pin=7"/></net>

<net id="632"><net_src comp="42" pin="0"/><net_sink comp="618" pin=8"/></net>

<net id="643"><net_src comp="216" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="48" pin="0"/><net_sink comp="633" pin=6"/></net>

<net id="645"><net_src comp="56" pin="0"/><net_sink comp="633" pin=7"/></net>

<net id="656"><net_src comp="238" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="657"><net_src comp="138" pin="0"/><net_sink comp="646" pin=5"/></net>

<net id="658"><net_src comp="136" pin="0"/><net_sink comp="646" pin=6"/></net>

<net id="659"><net_src comp="134" pin="0"/><net_sink comp="646" pin=7"/></net>

<net id="670"><net_src comp="222" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="671"><net_src comp="76" pin="0"/><net_sink comp="660" pin=5"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="660" pin=6"/></net>

<net id="673"><net_src comp="74" pin="0"/><net_sink comp="660" pin=7"/></net>

<net id="684"><net_src comp="214" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="685"><net_src comp="48" pin="0"/><net_sink comp="674" pin=5"/></net>

<net id="686"><net_src comp="46" pin="0"/><net_sink comp="674" pin=6"/></net>

<net id="687"><net_src comp="44" pin="0"/><net_sink comp="674" pin=7"/></net>

<net id="698"><net_src comp="230" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="699"><net_src comp="108" pin="0"/><net_sink comp="688" pin=5"/></net>

<net id="700"><net_src comp="106" pin="0"/><net_sink comp="688" pin=6"/></net>

<net id="701"><net_src comp="104" pin="0"/><net_sink comp="688" pin=7"/></net>

<net id="712"><net_src comp="224" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="713"><net_src comp="78" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="714"><net_src comp="86" pin="0"/><net_sink comp="702" pin=7"/></net>

<net id="724"><net_src comp="246" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="725"><net_src comp="166" pin="0"/><net_sink comp="715" pin=5"/></net>

<net id="726"><net_src comp="164" pin="0"/><net_sink comp="715" pin=6"/></net>

<net id="737"><net_src comp="240" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="138" pin="0"/><net_sink comp="727" pin=6"/></net>

<net id="739"><net_src comp="146" pin="0"/><net_sink comp="727" pin=7"/></net>

<net id="750"><net_src comp="232" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="751"><net_src comp="108" pin="0"/><net_sink comp="740" pin=6"/></net>

<net id="752"><net_src comp="116" pin="0"/><net_sink comp="740" pin=7"/></net>

<net id="759"><net_src comp="206" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="30" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="764"><net_src comp="28" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="770"><net_src comp="38" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="776"><net_src comp="40" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="618" pin=5"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="782"><net_src comp="50" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="788"><net_src comp="52" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="633" pin=4"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="794"><net_src comp="54" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="633" pin=5"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="800"><net_src comp="58" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="519" pin=5"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="806"><net_src comp="60" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="519" pin=6"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="812"><net_src comp="68" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="818"><net_src comp="70" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="824"><net_src comp="80" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="830"><net_src comp="82" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="702" pin=5"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="836"><net_src comp="84" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="702" pin=6"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="545" pin=3"/></net>

<net id="842"><net_src comp="88" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="545" pin=5"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="848"><net_src comp="90" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="545" pin=6"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="854"><net_src comp="98" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="603" pin=4"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="860"><net_src comp="100" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="603" pin=5"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="866"><net_src comp="110" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="740" pin=3"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="872"><net_src comp="112" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="740" pin=4"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="878"><net_src comp="114" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="740" pin=5"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="532" pin=3"/></net>

<net id="884"><net_src comp="118" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="532" pin=5"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="890"><net_src comp="120" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="532" pin=6"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="896"><net_src comp="128" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="902"><net_src comp="130" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="588" pin=5"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="908"><net_src comp="140" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="727" pin=3"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="914"><net_src comp="142" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="727" pin=4"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="920"><net_src comp="144" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="727" pin=5"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="926"><net_src comp="148" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="506" pin=5"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="932"><net_src comp="150" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="506" pin=6"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="938"><net_src comp="158" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="558" pin=4"/></net>

<net id="943"><net_src comp="160" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="558" pin=5"/></net>

<net id="948"><net_src comp="156" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="715" pin=4"/></net>

<net id="953"><net_src comp="761" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="959"><net_src comp="767" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="966"><net_src comp="773" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="618" pin=5"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="674" pin=3"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="973"><net_src comp="779" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="979"><net_src comp="785" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="633" pin=4"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="985"><net_src comp="791" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="633" pin=5"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="991"><net_src comp="797" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="519" pin=5"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="997"><net_src comp="803" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="519" pin=6"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1003"><net_src comp="809" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="573" pin=4"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1010"><net_src comp="815" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="660" pin=3"/></net>

<net id="1013"><net_src comp="1007" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="1017"><net_src comp="821" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1023"><net_src comp="827" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="702" pin=5"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1029"><net_src comp="833" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="702" pin=6"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="545" pin=3"/></net>

<net id="1035"><net_src comp="839" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="545" pin=5"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1041"><net_src comp="845" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="545" pin=6"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="1047"><net_src comp="851" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="603" pin=4"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1054"><net_src comp="857" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="603" pin=5"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="688" pin=3"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="1061"><net_src comp="863" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="740" pin=3"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1067"><net_src comp="869" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="740" pin=4"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1073"><net_src comp="875" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="740" pin=5"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="532" pin=3"/></net>

<net id="1079"><net_src comp="881" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="532" pin=5"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1085"><net_src comp="887" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="532" pin=6"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1091"><net_src comp="893" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="1094"><net_src comp="1088" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1098"><net_src comp="899" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="588" pin=5"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="646" pin=3"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1105"><net_src comp="905" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="727" pin=3"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1111"><net_src comp="911" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="727" pin=4"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1117"><net_src comp="917" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="727" pin=5"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="506" pin=3"/></net>

<net id="1123"><net_src comp="923" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="506" pin=5"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1129"><net_src comp="929" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="506" pin=6"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1136"><net_src comp="436" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="192" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="436" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="198" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1149"><net_src comp="200" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="436" pin="4"/><net_sink comp="1144" pin=1"/></net>

<net id="1151"><net_src comp="190" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1155"><net_src comp="1144" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1161"><net_src comp="202" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="436" pin="4"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="204" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1167"><net_src comp="1156" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1152" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="447" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="192" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="447" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="198" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="284" pin="8"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1194"><net_src comp="284" pin="8"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1199"><net_src comp="284" pin="8"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1204"><net_src comp="284" pin="8"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1209"><net_src comp="284" pin="8"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1214"><net_src comp="447" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1223"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1227"><net_src comp="1220" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1232"><net_src comp="32" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="1237"><net_src comp="34" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1242"><net_src comp="36" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="674" pin=4"/></net>

<net id="1247"><net_src comp="64" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="573" pin=3"/></net>

<net id="1252"><net_src comp="66" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="660" pin=4"/></net>

<net id="1257"><net_src comp="94" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="603" pin=3"/></net>

<net id="1262"><net_src comp="96" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="688" pin=4"/></net>

<net id="1267"><net_src comp="124" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="1272"><net_src comp="126" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="646" pin=4"/></net>

<net id="1277"><net_src comp="154" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="558" pin=3"/></net>

<net id="1282"><net_src comp="945" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1287"><net_src comp="458" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1279" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="458" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="182" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1300"><net_src comp="248" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1301"><net_src comp="458" pin="4"/><net_sink comp="1295" pin=1"/></net>

<net id="1302"><net_src comp="190" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1306"><net_src comp="1295" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1312"><net_src comp="250" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="458" pin="4"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="204" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1318"><net_src comp="1307" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1323"><net_src comp="1303" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="1315" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1328"><net_src comp="935" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1333"><net_src comp="470" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1325" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="470" pin="4"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="182" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="470" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1349"><net_src comp="1341" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1353"><net_src comp="1345" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1359"><net_src comp="252" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1360"><net_src comp="1350" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1361"><net_src comp="190" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1365"><net_src comp="1345" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1371"><net_src comp="254" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="204" pin="0"/><net_sink comp="1366" pin=2"/></net>

<net id="1378"><net_src comp="1354" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="1366" pin="3"/><net_sink comp="1374" pin=1"/></net>

<net id="1383"><net_src comp="470" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1389"><net_src comp="252" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="1380" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="190" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1395"><net_src comp="470" pin="4"/><net_sink comp="1392" pin=0"/></net>

<net id="1401"><net_src comp="254" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1402"><net_src comp="1392" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1403"><net_src comp="204" pin="0"/><net_sink comp="1396" pin=2"/></net>

<net id="1408"><net_src comp="1384" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="1396" pin="3"/><net_sink comp="1404" pin=1"/></net>

<net id="1413"><net_src comp="940" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="940" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1422"><net_src comp="482" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1423"><net_src comp="1410" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1428"><net_src comp="482" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1429"><net_src comp="182" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1433"><net_src comp="482" pin="4"/><net_sink comp="1430" pin=0"/></net>

<net id="1438"><net_src comp="1430" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="1442"><net_src comp="1434" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1448"><net_src comp="1430" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1453"><net_src comp="454" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1454"><net_src comp="482" pin="4"/><net_sink comp="1449" pin=1"/></net>

<net id="1459"><net_src comp="1449" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="466" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1465"><net_src comp="1455" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1466"><net_src comp="178" pin="0"/><net_sink comp="1461" pin=1"/></net>

<net id="1470"><net_src comp="945" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1475"><net_src comp="256" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="1467" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="1480"><net_src comp="1471" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="454" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1477" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1490"><net_src comp="1487" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1493"><net_src comp="1487" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1497"><net_src comp="935" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1502"><net_src comp="1494" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="256" pin="0"/><net_sink comp="1498" pin=1"/></net>

<net id="1507"><net_src comp="1498" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1512"><net_src comp="466" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1513"><net_src comp="1504" pin="1"/><net_sink comp="1508" pin=1"/></net>

<net id="1518"><net_src comp="256" pin="0"/><net_sink comp="1514" pin=1"/></net>

<net id="1522"><net_src comp="1514" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="478" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="1535"><net_src comp="1138" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1540"><net_src comp="1168" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1548"><net_src comp="1180" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1553"><net_src comp="1229" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="618" pin=3"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1559"><net_src comp="1234" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1564"><net_src comp="1239" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="674" pin=4"/></net>

<net id="1569"><net_src comp="1244" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="573" pin=3"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1575"><net_src comp="1249" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="660" pin=4"/></net>

<net id="1580"><net_src comp="1254" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="603" pin=3"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1586"><net_src comp="1259" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="688" pin=4"/></net>

<net id="1591"><net_src comp="1264" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1597"><net_src comp="1269" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="646" pin=4"/></net>

<net id="1602"><net_src comp="1274" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="558" pin=3"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1608"><net_src comp="935" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="558" pin=4"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="1614"><net_src comp="940" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="558" pin=5"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="715" pin=3"/></net>

<net id="1620"><net_src comp="945" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="715" pin=4"/></net>

<net id="1628"><net_src comp="1289" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1633"><net_src comp="1319" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1641"><net_src comp="1335" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1646"><net_src comp="1374" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1651"><net_src comp="1404" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1656"><net_src comp="1414" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1664"><net_src comp="1424" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1669"><net_src comp="387" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1674"><net_src comp="1444" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1679"><net_src comp="1461" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="302" pin=11"/></net>

<net id="1684"><net_src comp="1481" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1688"><net_src comp="400" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1693"><net_src comp="406" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1698"><net_src comp="412" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1703"><net_src comp="418" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1708"><net_src comp="394" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="302" pin=8"/></net>

<net id="1719"><net_src comp="375" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="302" pin=9"/></net>

<net id="1724"><net_src comp="381" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="302" pin=10"/></net>

<net id="1729"><net_src comp="369" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="302" pin=13"/></net>

<net id="1734"><net_src comp="363" pin="3"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="302" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {46 }
	Port: output_data_V_keep_V | {46 }
	Port: output_data_V_strb_V | {46 }
	Port: output_data_V_user_V | {46 }
	Port: output_data_V_last_V | {46 }
	Port: output_data_V_id_V | {46 }
	Port: output_data_V_dest_V | {46 }
	Port: Padding2D_0_array | {2 4 }
	Port: SeparableConv2D_0_m_s | {5 6 }
	Port: SeparableConv2D_0_ar | {7 8 }
	Port: MaxPooling2D_0_array | {9 10 }
	Port: Padding2D_1_array | {11 12 }
	Port: SeparableConv2D_1_m_s | {13 14 }
	Port: SeparableConv2D_1_ar | {15 16 }
	Port: MaxPooling2D_1_array | {17 18 }
	Port: Padding2D_2_array | {19 20 }
	Port: SeparableConv2D_2_m_s | {21 22 }
	Port: SeparableConv2D_2_ar | {23 24 }
	Port: UpSampling2D_0_array | {25 26 }
	Port: Padding2D_3_array | {27 28 }
	Port: SeparableConv2D_3_m_s | {29 30 }
	Port: SeparableConv2D_3_ar | {31 32 }
	Port: UpSampling2D_1_array | {33 34 }
	Port: Padding2D_4_array | {35 36 }
	Port: SeparableConv2D_4_m_s | {37 38 }
	Port: SeparableConv2D_4_ar | {39 40 }
 - Input state : 
	Port: network : input_data_V_data_V | {3 }
	Port: network : input_data_V_keep_V | {3 }
	Port: network : input_data_V_strb_V | {3 }
	Port: network : input_data_V_user_V | {3 }
	Port: network : input_data_V_last_V | {3 }
	Port: network : input_data_V_id_V | {3 }
	Port: network : input_data_V_dest_V | {3 }
	Port: network : Padding2D_0_width | {2 5 }
	Port: network : Padding2D_0_array | {5 6 }
	Port: network : Padding2D_0_depth | {5 }
	Port: network : Padding2D_0_height | {5 }
	Port: network : SeparableConv2D_0_de | {7 }
	Port: network : SeparableConv2D_0_he | {5 9 }
	Port: network : SeparableConv2D_0_wi | {5 9 }
	Port: network : SeparableConv2D_0_w_s | {5 6 }
	Port: network : SeparableConv2D_0_m_s | {5 6 7 8 }
	Port: network : SeparableConv2D_0_b_s | {7 8 }
	Port: network : SeparableConv2D_0_ar | {9 10 }
	Port: network : MaxPooling2D_0_depth | {9 11 }
	Port: network : MaxPooling2D_0_heigh | {9 11 }
	Port: network : MaxPooling2D_0_width | {9 11 }
	Port: network : MaxPooling2D_0_array | {9 10 11 12 }
	Port: network : Padding2D_1_height | {11 13 }
	Port: network : Padding2D_1_width | {11 13 }
	Port: network : Padding2D_1_array | {13 14 }
	Port: network : Padding2D_1_depth | {13 }
	Port: network : SeparableConv2D_1_de | {15 }
	Port: network : SeparableConv2D_1_he | {13 17 }
	Port: network : SeparableConv2D_1_wi | {13 17 }
	Port: network : SeparableConv2D_1_w_s | {13 14 }
	Port: network : SeparableConv2D_1_m_s | {13 14 15 16 }
	Port: network : SeparableConv2D_1_b_s | {15 16 }
	Port: network : SeparableConv2D_1_ar | {17 18 }
	Port: network : MaxPooling2D_1_depth | {17 19 }
	Port: network : MaxPooling2D_1_heigh | {17 19 }
	Port: network : MaxPooling2D_1_width | {17 19 }
	Port: network : MaxPooling2D_1_array | {17 18 19 20 }
	Port: network : Padding2D_2_height | {19 21 }
	Port: network : Padding2D_2_width | {19 21 }
	Port: network : Padding2D_2_array | {21 22 }
	Port: network : Padding2D_2_depth | {21 }
	Port: network : SeparableConv2D_2_de | {23 }
	Port: network : SeparableConv2D_2_he | {21 25 }
	Port: network : SeparableConv2D_2_wi | {21 25 }
	Port: network : SeparableConv2D_2_w_s | {21 22 }
	Port: network : SeparableConv2D_2_m_s | {21 22 23 24 }
	Port: network : SeparableConv2D_2_b_s | {23 24 }
	Port: network : SeparableConv2D_2_ar | {25 26 }
	Port: network : UpSampling2D_0_depth | {25 27 }
	Port: network : UpSampling2D_0_heigh | {25 27 }
	Port: network : UpSampling2D_0_width | {25 27 }
	Port: network : UpSampling2D_0_array | {27 28 }
	Port: network : Padding2D_3_height | {27 29 }
	Port: network : Padding2D_3_width | {27 29 }
	Port: network : Padding2D_3_array | {29 30 }
	Port: network : Padding2D_3_depth | {29 }
	Port: network : SeparableConv2D_3_de | {31 }
	Port: network : SeparableConv2D_3_he | {29 33 }
	Port: network : SeparableConv2D_3_wi | {29 33 }
	Port: network : SeparableConv2D_3_w_s | {29 30 }
	Port: network : SeparableConv2D_3_m_s | {29 30 31 32 }
	Port: network : SeparableConv2D_3_b_s | {31 32 }
	Port: network : SeparableConv2D_3_ar | {33 34 }
	Port: network : UpSampling2D_1_depth | {33 35 }
	Port: network : UpSampling2D_1_heigh | {33 35 }
	Port: network : UpSampling2D_1_width | {33 35 }
	Port: network : UpSampling2D_1_array | {35 36 }
	Port: network : Padding2D_4_height | {35 37 }
	Port: network : Padding2D_4_width | {35 37 }
	Port: network : Padding2D_4_array | {37 38 }
	Port: network : Padding2D_4_depth | {37 }
	Port: network : SeparableConv2D_4_de | {39 41 43 }
	Port: network : SeparableConv2D_4_he | {37 42 44 }
	Port: network : SeparableConv2D_4_wi | {37 43 }
	Port: network : SeparableConv2D_4_w_s | {37 38 }
	Port: network : SeparableConv2D_4_m_s | {37 38 39 40 }
	Port: network : SeparableConv2D_4_ar | {43 44 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		height_4 : 1
		StgValue_76 : 2
		tmp_1 : 1
		p_shl_cast : 2
		tmp_2 : 1
		p_shl1_cast : 2
		tmp_3 : 3
		StgValue_84 : 1
	State 3
		exitcond : 1
		width_6 : 1
		StgValue_89 : 2
		tmp_88_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		input_0_array_0_add : 4
		out_0_keep_V_addr : 4
		out_0_strb_V_addr : 4
		out_0_id_V_addr : 4
		out_0_dest_V_addr : 4
		StgValue_104 : 5
		StgValue_105 : 5
		StgValue_106 : 5
		StgValue_107 : 5
		StgValue_108 : 5
	State 4
	State 5
		StgValue_117 : 1
	State 6
	State 7
		StgValue_120 : 1
	State 8
	State 9
		StgValue_127 : 1
	State 10
	State 11
		StgValue_134 : 1
	State 12
	State 13
		StgValue_141 : 1
	State 14
	State 15
		StgValue_144 : 1
	State 16
	State 17
		StgValue_151 : 1
	State 18
	State 19
		StgValue_158 : 1
	State 20
	State 21
		StgValue_165 : 1
	State 22
	State 23
		StgValue_168 : 1
	State 24
	State 25
		StgValue_175 : 1
	State 26
	State 27
		StgValue_182 : 1
	State 28
	State 29
		StgValue_189 : 1
	State 30
	State 31
		StgValue_192 : 1
	State 32
	State 33
		StgValue_199 : 1
	State 34
	State 35
		StgValue_206 : 1
	State 36
	State 37
		StgValue_213 : 1
	State 38
	State 39
		StgValue_216 : 1
	State 40
	State 41
		tmp_s : 1
		tmp_86 : 2
		depth : 1
		StgValue_224 : 3
		tmp_4 : 1
		p_shl2_cast : 2
		tmp_5 : 1
		p_shl3_cast : 2
		tmp_6 : 3
	State 42
		tmp_88 : 1
		tmp_89 : 2
		height_3 : 1
		StgValue_237 : 3
		tmp_91_cast : 1
		tmp_8 : 2
		tmp_12 : 3
		p_shl6_cast : 4
		tmp_13 : 3
		p_shl7_cast : 4
		tmp_11 : 5
		tmp_17 : 1
		p_shl4_cast : 2
		tmp_18 : 1
		p_shl5_cast : 2
		tmp_14 : 3
	State 43
		tmp_90 : 1
		tmp_93_cast : 1
		tmp_91 : 2
		width_7 : 1
		StgValue_258 : 3
		tmp_19 : 1
		tmp_15 : 2
		tmp_15_cast : 3
		SeparableConv2D_4_ar_1 : 4
		tmp_16 : 2
		tmp_data_V_1 : 5
		tmp : 1
		tmp_92 : 1
		tmp_user_V : 1
		tmp_98_cast : 1
		tmp_93 : 2
		tmp_99_cast : 3
		tmp_94 : 4
	State 44
		out_0_keep_V_addr_1 : 1
		out_0_strb_V_addr_1 : 1
		out_0_id_V_addr_1 : 1
		out_0_dest_V_addr_1 : 1
		tmp_101_cast : 1
		tmp_95 : 2
		tmp_102_cast : 3
		tmp_96 : 4
		StgValue_286 : 5
		tmp_104_cast : 1
		tmp_98 : 2
		StgValue_290 : 3
		tmp_keep_V_1 : 2
		tmp_strb_V_1 : 2
		tmp_id_V_1 : 2
		tmp_dest_V_1 : 2
	State 45
		StgValue_301 : 1
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |     grp_padding2d_fix16_fu_506    |    7    | 10.7513 |   834   |   928   |
|          |    grp_padding2d_fix16_3_fu_519   |    7    | 10.7513 |   832   |   928   |
|          |    grp_padding2d_fix16_1_fu_532   |    7    | 10.7513 |   831   |   928   |
|          |    grp_padding2d_fix16_2_fu_545   |    7    | 10.7513 |   829   |   928   |
|          | grp_depthwise_conv2d_fix_1_fu_558 |    5    |  12.383 |   711   |   640   |
|          | grp_depthwise_conv2d_fix_2_fu_573 |    5    |  12.383 |   707   |   640   |
|          | grp_depthwise_conv2d_fix_3_fu_588 |    5    |  12.383 |   705   |   640   |
|          | grp_depthwise_conv2d_fix_4_fu_603 |    5    |  12.383 |   701   |   640   |
|          |  grp_depthwise_conv2d_fix_fu_618  |    5    |  12.383 |   700   |   640   |
|   call   |  grp_max_pooling2d_fix16_1_fu_633 |    4    |  7.1675 |   674   |   584   |
|          | grp_pointwise_conv2d_fix_3_fu_646 |    5    |  8.845  |   713   |   545   |
|          | grp_pointwise_conv2d_fix_2_fu_660 |    5    |  8.845  |   712   |   545   |
|          |  grp_pointwise_conv2d_fix_fu_674  |    5    |  8.845  |   711   |   545   |
|          | grp_pointwise_conv2d_fix_4_fu_688 |    5    |  8.845  |   707   |   545   |
|          |   grp_max_pooling2d_fix16_fu_702  |    4    |  7.1675 |   665   |   584   |
|          | grp_pointwise_conv2d_fix_1_fu_715 |    5    |  7.076  |   664   |   536   |
|          |   grp_up_sampling2d_fix16_fu_727  |    4    |  5.307  |   572   |   409   |
|          |  grp_up_sampling2d_fix16_1_fu_740 |    4    |  5.307  |   569   |   409   |
|          |    grp_padding2d_fix16_4_fu_753   |    2    | 8.98225 |   157   |   350   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          height_4_fu_1138         |    0    |    0    |    0    |    15   |
|          |          width_6_fu_1180          |    0    |    0    |    0    |    15   |
|          |           tmp_7_fu_1215           |    0    |    0    |    0    |    13   |
|          |           depth_fu_1289           |    0    |    0    |    0    |    39   |
|          |          height_3_fu_1335         |    0    |    0    |    0    |    39   |
|    add   |           tmp_8_fu_1345           |    0    |    0    |    0    |    45   |
|          |          width_7_fu_1424          |    0    |    0    |    0    |    39   |
|          |           tmp_15_fu_1434          |    0    |    0    |    0    |    13   |
|          |           tmp_16_fu_1444          |    0    |    0    |    0    |    13   |
|          |           tmp_93_fu_1471          |    0    |    0    |    0    |    23   |
|          |           tmp_95_fu_1498          |    0    |    0    |    0    |    23   |
|          |           tmp_97_fu_1514          |    0    |    0    |    0    |    23   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         exitcond2_fu_1132         |    0    |    0    |    0    |    11   |
|          |          exitcond_fu_1174         |    0    |    0    |    0    |    11   |
|          |           tmp_86_fu_1283          |    0    |    0    |    0    |    18   |
|          |           tmp_89_fu_1329          |    0    |    0    |    0    |    18   |
|   icmp   |           tmp_91_fu_1418          |    0    |    0    |    0    |    18   |
|          |         tmp_user_V_fu_1461        |    0    |    0    |    0    |    18   |
|          |           tmp_94_fu_1481          |    0    |    0    |    0    |    18   |
|          |           tmp_96_fu_1508          |    0    |    0    |    0    |    18   |
|          |           tmp_98_fu_1523          |    0    |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_3_fu_1168           |    0    |    0    |    0    |    14   |
|    sub   |           tmp_6_fu_1319           |    0    |    0    |    0    |    44   |
|          |           tmp_11_fu_1374          |    0    |    0    |    0    |    13   |
|          |           tmp_14_fu_1404          |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    or    |            tmp_fu_1449            |    0    |    0    |    0    |    32   |
|          |           tmp_92_fu_1455          |    0    |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   read   |        empty_29_read_fu_284       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |          grp_write_fu_302         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_1_fu_1144           |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_1156           |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_1295           |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_5_fu_1307           |    0    |    0    |    0    |    0    |
|          |        p_shl6_cast_fu_1354        |    0    |    0    |    0    |    0    |
|          |        p_shl7_cast_fu_1366        |    0    |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_1384        |    0    |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_1396        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         p_shl_cast_fu_1152        |    0    |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_1164        |    0    |    0    |    0    |    0    |
|          |        tmp_88_cast_fu_1211        |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_1279           |    0    |    0    |    0    |    0    |
|   zext   |           tmp_88_fu_1325          |    0    |    0    |    0    |    0    |
|          |           tmp_90_fu_1410          |    0    |    0    |    0    |    0    |
|          |        tmp_93_cast_fu_1414        |    0    |    0    |    0    |    0    |
|          |        tmp_15_cast_fu_1439        |    0    |    0    |    0    |    0    |
|          |        tmp_98_cast_fu_1467        |    0    |    0    |    0    |    0    |
|          |        tmp_101_cast_fu_1494       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         tmp_data_V_fu_1186        |    0    |    0    |    0    |    0    |
|          |         tmp_keep_V_fu_1191        |    0    |    0    |    0    |    0    |
|extractvalue|         tmp_strb_V_fu_1196        |    0    |    0    |    0    |    0    |
|          |          tmp_id_V_fu_1201         |    0    |    0    |    0    |    0    |
|          |         tmp_dest_V_fu_1206        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         tmp_7_cast_fu_1220        |    0    |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_1303        |    0    |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_1315        |    0    |    0    |    0    |    0    |
|   sext   |        tmp_91_cast_fu_1341        |    0    |    0    |    0    |    0    |
|          |        tmp_99_cast_fu_1477        |    0    |    0    |    0    |    0    |
|          |        tmp_16_cast_fu_1487        |    0    |    0    |    0    |    0    |
|          |        tmp_102_cast_fu_1504       |    0    |    0    |    0    |    0    |
|          |        tmp_104_cast_fu_1519       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           tmp_12_fu_1350          |    0    |    0    |    0    |    0    |
|          |           tmp_13_fu_1362          |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_17_fu_1380          |    0    |    0    |    0    |    0    |
|          |           tmp_18_fu_1392          |    0    |    0    |    0    |    0    |
|          |           tmp_19_fu_1430          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    96   | 181.307 |  12994  |  12560  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
| MaxPooling2D_0_array|    4   |    0   |    0   |
| MaxPooling2D_1_array|    1   |    0   |    0   |
|  Padding2D_0_array  |    1   |    0   |    0   |
|  Padding2D_1_array  |    4   |    0   |    0   |
|  Padding2D_2_array  |    1   |    0   |    0   |
|  Padding2D_3_array  |    2   |    0   |    0   |
|  Padding2D_4_array  |   16   |    0   |    0   |
| SeparableConv2D_0_ar|   16   |    0   |    0   |
|SeparableConv2D_0_b_s|    0   |   12   |    3   |
|SeparableConv2D_0_m_s|    1   |    0   |    0   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
| SeparableConv2D_1_ar|    2   |    0   |    0   |
|SeparableConv2D_1_b_s|    0   |   12   |    2   |
|SeparableConv2D_1_m_s|    4   |    0   |    0   |
|SeparableConv2D_1_w_s|    1   |    0   |    0   |
| SeparableConv2D_2_ar|    1   |    0   |    0   |
|SeparableConv2D_2_b_s|    0   |   13   |    2   |
|SeparableConv2D_2_m_s|    1   |    0   |    0   |
|SeparableConv2D_2_w_s|    0   |   14   |   16   |
| SeparableConv2D_3_ar|    4   |    0   |    0   |
|SeparableConv2D_3_b_s|    0   |   14   |    4   |
|SeparableConv2D_3_m_s|    2   |    0   |    0   |
|SeparableConv2D_3_w_s|    1   |    0   |    0   |
| SeparableConv2D_4_ar|    1   |    0   |    0   |
|SeparableConv2D_4_m_s|   16   |    0   |    0   |
|SeparableConv2D_4_w_s|    1   |    0   |    0   |
| UpSampling2D_0_array|    2   |    0   |    0   |
| UpSampling2D_1_array|   16   |    0   |    0   |
|   input_0_array_0   |    1   |    0   |    0   |
|     out_0_dest_V    |    0   |    2   |   13   |
|      out_0_id_V     |    0   |    2   |   13   |
|     out_0_keep_V    |    1   |    0   |    0   |
|     out_0_strb_V    |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   101  |   84   |   56   |
+---------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| Padding2D_0_depth_lo_reg_1550 |   16   |
| Padding2D_0_height_l_reg_1556 |   16   |
| Padding2D_1_depth_lo_reg_1566 |   16   |
| Padding2D_2_depth_lo_reg_1577 |   16   |
| Padding2D_3_depth_lo_reg_1588 |   16   |
| Padding2D_4_depth_lo_reg_1599 |   16   |
|SeparableConv2D_0_de_1_reg_1561|   16   |
|SeparableConv2D_1_de_1_reg_1572|   16   |
|SeparableConv2D_2_de_1_reg_1583|   16   |
|SeparableConv2D_3_de_1_reg_1594|   16   |
|SeparableConv2D_4_ar_1_reg_1666|   10   |
|SeparableConv2D_4_de_1_reg_1617|   16   |
|SeparableConv2D_4_he_1_reg_1605|   16   |
|SeparableConv2D_4_wi_1_reg_1611|   16   |
|         depth7_reg_454        |   32   |
|         depth_reg_1625        |   32   |
|        height8_reg_466        |   32   |
|       height_3_reg_1638       |   32   |
|       height_4_reg_1532       |    5   |
|         height_reg_432        |    5   |
|  out_0_dest_V_addr_1_reg_1700 |   10   |
|   out_0_id_V_addr_1_reg_1695  |   10   |
|  out_0_keep_V_addr_1_reg_1685 |   10   |
|  out_0_strb_V_addr_1_reg_1690 |   10   |
|            reg_1000           |   16   |
|            reg_1007           |   16   |
|            reg_1014           |   16   |
|            reg_1020           |   16   |
|            reg_1026           |   16   |
|            reg_1032           |   16   |
|            reg_1038           |   16   |
|            reg_1044           |   16   |
|            reg_1051           |   16   |
|            reg_1058           |   16   |
|            reg_1064           |   16   |
|            reg_1070           |   16   |
|            reg_1076           |   16   |
|            reg_1082           |   16   |
|            reg_1088           |   16   |
|            reg_1095           |   16   |
|            reg_1102           |   16   |
|            reg_1108           |   16   |
|            reg_1114           |   16   |
|            reg_1120           |   16   |
|            reg_1126           |   16   |
|            reg_950            |   16   |
|            reg_956            |   16   |
|            reg_963            |   16   |
|            reg_970            |   16   |
|            reg_976            |   16   |
|            reg_982            |   16   |
|            reg_988            |   16   |
|            reg_994            |   16   |
|        tmp_11_reg_1643        |   11   |
|        tmp_14_reg_1648        |   11   |
|        tmp_16_reg_1671        |   11   |
|         tmp_3_reg_1537        |   11   |
|         tmp_6_reg_1630        |   38   |
|      tmp_93_cast_reg_1653     |   17   |
|        tmp_94_reg_1681        |    1   |
|     tmp_data_V_1_reg_1705     |   16   |
|     tmp_dest_V_1_reg_1731     |    1   |
|      tmp_id_V_1_reg_1726      |    1   |
|     tmp_keep_V_1_reg_1716     |    2   |
|       tmp_last_V_reg_490      |    1   |
|     tmp_strb_V_1_reg_1721     |    2   |
|      tmp_user_V_reg_1676      |    1   |
|         width9_reg_478        |   32   |
|        width_6_reg_1545       |    5   |
|        width_7_reg_1661       |   32   |
|         width_reg_443         |    5   |
+-------------------------------+--------+
|             Total             |  1058  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_write_fu_302         |  p9  |   2  |   2  |    4   ||    9    |
|          grp_write_fu_302         |  p10 |   2  |   2  |    4   ||    9    |
|          grp_write_fu_302         |  p12 |   2  |   1  |    2   ||    9    |
|          grp_write_fu_302         |  p13 |   2  |   1  |    2   ||    9    |
|          grp_write_fu_302         |  p14 |   2  |   1  |    2   ||    9    |
|         grp_access_fu_363         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_369         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_375         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_381         |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_394         |  p0  |   2  |  10  |   20   ||    9    |
|           depth7_reg_454          |  p0  |   2  |  32  |   64   ||    9    |
|          height8_reg_466          |  p0  |   2  |  32  |   64   ||    9    |
|           width9_reg_478          |  p0  |   2  |  32  |   64   ||    9    |
|         tmp_last_V_reg_490        |  p0  |   3  |   1  |    3   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p2  |   2  |  16  |   32   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p3  |   2  |  16  |   32   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p5  |   2  |  16  |   32   ||    9    |
|     grp_padding2d_fix16_fu_506    |  p6  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_519   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_519   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_519   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_519   |  p5  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_3_fu_519   |  p6  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_532   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_532   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_532   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_532   |  p5  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_1_fu_532   |  p6  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_545   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_545   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_545   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_545   |  p5  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_2_fu_545   |  p6  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_558 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_558 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_558 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_558 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_1_fu_558 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_573 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_573 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_573 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_573 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_2_fu_573 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_588 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_588 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_588 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_588 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_3_fu_588 |  p5  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_603 |  p1  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_603 |  p2  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_603 |  p3  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_603 |  p4  |   2  |  16  |   32   ||    9    |
| grp_depthwise_conv2d_fix_4_fu_603 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_618  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_618  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_618  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_618  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_depthwise_conv2d_fix_fu_618  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_633 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_633 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_633 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_633 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_1_fu_633 |  p5  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_3_fu_646 |  p4  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_2_fu_660 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_pointwise_conv2d_fix_fu_674  |  p4  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_4_fu_688 |  p4  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_702  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_702  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_702  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_702  |  p5  |   2  |  16  |   32   ||    9    |
|   grp_max_pooling2d_fix16_fu_702  |  p6  |   2  |  16  |   32   ||    9    |
| grp_pointwise_conv2d_fix_1_fu_715 |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_727  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_727  |  p2  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_727  |  p3  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_727  |  p4  |   2  |  16  |   32   ||    9    |
|   grp_up_sampling2d_fix16_fu_727  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_740 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_740 |  p2  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_740 |  p3  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_740 |  p4  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_1_fu_740 |  p5  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_4_fu_753   |  p2  |   2  |  16  |   32   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |  2621  || 150.594 ||   789   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   96   |   181  |  12994 |  12560 |
|   Memory  |   101  |    -   |    -   |   84   |   56   |
|Multiplexer|    -   |    -   |   150  |    -   |   789  |
|  Register |    -   |    -   |    -   |  1058  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   101  |   96   |   331  |  14136 |  13405 |
+-----------+--------+--------+--------+--------+--------+
