
---------- Begin Simulation Statistics ----------
final_tick                               18790147929780                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71936                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865360                       # Number of bytes of host memory used
host_op_rate                                   128446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13473.68                       # Real time elapsed on the host
host_tick_rate                               42377867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   969245518                       # Number of instructions simulated
sim_ops                                    1730641246                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.570986                       # Number of seconds simulated
sim_ticks                                570985685757                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12229438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         3572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24455835                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         3572                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu0.num_int_insts                           7                       # number of integer instructions
system.cpu0.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12063323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      5248280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24121585                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      5248281                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12234906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         3493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24467061                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         3493                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              33                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        33                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu2.num_int_insts                           7                       # number of integer instructions
system.cpu2.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        27                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12042087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      5247511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24080093                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      5247512                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 23                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     16.67%     16.67% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.17%     62.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     20.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     42983381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       85958742                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34392983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68859895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        200430010                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       124095604                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249942714                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            446886375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.860259                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.860259                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        381785241                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       287549554                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  42569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       653094                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29617181                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.351838                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           187467600                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          65097846                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      315455367                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    116220686                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          120                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        10307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     66669292                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    606963429                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    122369754                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1370067                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    603286426                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1644091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    345314806                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1694167                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    347865835                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         7629                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       324428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       328666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        557161058                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            580234117                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618611                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        344665943                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.338394                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             593377477                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       596133411                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      192482671                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.145767                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.145767                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13174396      2.18%      2.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    250887315     41.49%     43.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     73632110     12.18%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        58242      0.01%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28715364      4.75%     60.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     29652421      4.90%     65.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5714267      0.95%     66.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15003477      2.48%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27298780      4.51%     73.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21740061      3.60%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     95318406     15.76%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     43461654      7.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     604656493                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      359838786                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    704804639                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    336645260                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    389209517                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24860106                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041114                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1257699      5.06%      5.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        22465      0.09%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       214600      0.86%      6.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       900762      3.62%      9.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        26226      0.11%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1821149      7.33%     17.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6912861     27.81%     44.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9968355     40.10%     84.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3735989     15.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     256503417                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2244190565                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    243588857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    377838379                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         606952993                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        604656493                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        10436                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    160077054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       192985                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         9395                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     52669115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1714629127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.352646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.291202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1547449221     90.25%     90.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     41169956      2.40%     92.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28196396      1.64%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20895769      1.22%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20318431      1.19%     96.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15926819      0.93%     97.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15881531      0.93%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10118599      0.59%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14672405      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1714629127                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.352637                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17467954                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16727554                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    116220686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     66669292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      248414772                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1714671696                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        189541292                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       118553296                       # number of cc regfile writes
system.switch_cpus1.committedInsts          236531834                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            421923739                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      7.249222                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                7.249222                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        365891962                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       275092195                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  45172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       585482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        27697321                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.335312                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           180082606                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          62683287                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      312404127                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    111099927                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     64075449                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    577500262                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    117399319                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1162515                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    574949610                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1701587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    369995473                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1616164                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    372658909                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5764                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       294891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       290591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        526960578                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            552086566                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.619609                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        326509561                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.321978                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             564992314                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       567438110                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181430661                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.137946                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.137946                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     12873527      2.23%      2.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    237249324     41.18%     43.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     69930770     12.14%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           14      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        36114      0.01%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27517243      4.78%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     28379127      4.93%     65.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5376239      0.93%     66.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14384223      2.50%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25669216      4.46%     73.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     20684828      3.59%     76.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     91928465     15.96%     92.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     42083042      7.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     576112132                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      345348114                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    676110562                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    322499230                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    373253001                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24205774                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.042016                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1021443      4.22%      4.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        14685      0.06%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       209238      0.86%      5.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       881070      3.64%      8.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        23113      0.10%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1809549      7.48%     16.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6799961     28.09%     44.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9771113     40.37%     84.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3675602     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     242096265                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2215099443                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    229587336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    359829329                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         577493401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        576112132                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         6861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    155576447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       153450                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     49126341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1714626524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.335999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.255528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1553167610     90.58%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40425150      2.36%     92.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     27798379      1.62%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20264232      1.18%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19806960      1.16%     96.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15267043      0.89%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15031686      0.88%     98.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9379355      0.55%     99.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     13486109      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1714626524                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.335990                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     16558989                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     15888164                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    111099927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     64075449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      237264224                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1714671696                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        200538212                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       124159837                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            446992435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.858687                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.858687                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        381800584                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       287570814                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  49261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       653510                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29636864                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.351767                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           187218315                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          65135287                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      315547361                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    116266911                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          116                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         9447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     66708493                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    607187547                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    122083028                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1373790                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    603164227                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1648182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    326335457                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1695416                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    328893628                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7763                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       324450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       329060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        557498141                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            580430468                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618511                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        344818484                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.338508                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             593584572                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       595768290                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192601432                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.145801                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.145801                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     13184389      2.18%      2.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    251005837     41.52%     43.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     73635272     12.18%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        58215      0.01%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     28714250      4.75%     60.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     29652474      4.90%     65.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5714218      0.95%     66.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     15002522      2.48%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     27320798      4.52%     73.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21757988      3.60%     77.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     95010581     15.72%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     43481477      7.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     604538021                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      359516835                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    704198082                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    336685898                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    389307951                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24816358                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041050                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1257211      5.07%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        22039      0.09%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       214949      0.87%      6.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       900175      3.63%      9.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        25760      0.10%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1806148      7.28%     17.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6919308     27.88%     44.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9932094     40.02%     84.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3738674     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256653155                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2244511571                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    243744570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    378082093                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         607177119                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        604538021                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        10428                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    160194945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       194822                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         9386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     52721598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1714622435                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.352578                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.291729                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1547642633     90.26%     90.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41032478      2.39%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28218202      1.65%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20886419      1.22%     95.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     20175182      1.18%     96.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15887186      0.93%     97.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15919673      0.93%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10130110      0.59%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14730552      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1714622435                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.352568                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     17464762                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16644955                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    116266911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     66708493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      248202556                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1714671696                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        186313464                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       116929882                       # number of cc regfile writes
system.switch_cpus3.committedInsts          232770913                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            414838596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      7.366349                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                7.366349                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        361865621                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       271929052                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  57061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       563591                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        27096583                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.329912                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           176859880                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          62017783                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      312064718                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    109667281                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           53                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         8008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     63340460                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    569010967                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    114842097                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1093269                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    565691378                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1691776                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    358336417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1592611                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    360986184                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4561                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       284547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       279044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        518058623                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            544099819                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.620089                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        321242613                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.317320                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             556952213                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       556600898                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      177959983                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.135752                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.135752                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     12798117      2.26%      2.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    233112800     41.13%     43.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68939003     12.16%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        28196      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27216231      4.80%     60.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     28066381      4.95%     65.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5278227      0.93%     66.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14228152      2.51%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     25135919      4.43%     73.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     20355313      3.59%     76.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     89886411     15.86%     92.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     41739904      7.36%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     566784654                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      340230555                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    666146632                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    318905477                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    368989103                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           23771303                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041941                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         945659      3.98%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        11621      0.05%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       207647      0.87%      4.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       876909      3.69%      8.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      8.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      8.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      8.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        23255      0.10%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      8.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1749618      7.36%     16.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6779152     28.52%     44.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9517206     40.04%     84.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3660236     15.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     237527285                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2205942132                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    225194342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    354198622                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         569005560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        566784654                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         5407                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    154172309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       133525                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4897                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     47629949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1714614635                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.330561                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.240509                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1553443019     90.60%     90.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     41402906      2.41%     93.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28481894      1.66%     94.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20333798      1.19%     95.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19243807      1.12%     96.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14890055      0.87%     97.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14716923      0.86%     98.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9128339      0.53%     99.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12973894      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1714614635                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.330550                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     16318355                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     15781776                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    109667281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     63340460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      232855190                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1714671696                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     99019760                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        99019762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104592822                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104592824                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36867769                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36867771                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37883021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37883023                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3901440715795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3901440715795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3901440715795                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3901440715795                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    135887529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135887533                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    142475843                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142475847                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.271311                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.271311                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.265891                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.265891                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 105822.533384                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105822.527643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 102986.525700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102986.520263                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2104177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8959                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   234.867396                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12225595                       # number of writebacks
system.cpu0.dcache.writebacks::total         12225595                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25053850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25053850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25053850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25053850                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11813919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11813919                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12229883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12229883                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1627936607683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1627936607683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1682055046405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1682055046405                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.086939                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086939                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.085838                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085838                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 137798.185994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137798.185994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 137536.479000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137536.479000                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12225595                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     73972813                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       73972815                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34209352                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34209354                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3525285568284                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3525285568284                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    108182165                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108182169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.316220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316220                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 103050.346241                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103050.340216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25053586                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25053586                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9155766                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9155766                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1252687790934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1252687790934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.084633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 136819.550755                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 136819.550755                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25046947                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25046947                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2658417                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2658417                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 376155147511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 376155147511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27705364                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27705364                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.095953                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095953                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 141495.915619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 141495.915619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          264                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2658153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2658153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 375248816749                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 375248816749                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.095944                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095944                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 141169.005979                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 141169.005979                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5573062                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5573062                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1015252                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1015252                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6588314                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6588314                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.154099                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.154099                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       415964                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       415964                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  54118438722                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  54118438722                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063137                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063137                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 130103.659745                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 130103.659745                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987571                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          116822783                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12226107                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.555191                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000108                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987463                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1152032883                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1152032883                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     46453123                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        46453140                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     46453123                       # number of overall hits
system.cpu0.icache.overall_hits::total       46453140                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          340                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           342                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          340                       # number of overall misses
system.cpu0.icache.overall_misses::total          342                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     54502110                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     54502110                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     54502110                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     54502110                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     46453463                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     46453482                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     46453463                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     46453482                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 160300.323529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159362.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 160300.323529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159362.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           64                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           64                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     44791830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44791830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     44791830                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44791830                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 162289.239130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162289.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 162289.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162289.239130                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     46453123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       46453140                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          340                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          342                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     54502110                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     54502110                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     46453463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     46453482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 160300.323529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159362.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           64                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     44791830                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44791830                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 162289.239130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162289.239130                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          125.667850                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46453418                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         167098.625899                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   123.667850                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.241539                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.245445                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371628134                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371628134                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9572002                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5571287                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16949892                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         3807                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         3807                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2654384                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2654383                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9572002                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36685424                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36685980                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1564908928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1564926720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     10295584                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              658917376                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      22525788                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000159                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.012623                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            22522198     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3590      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        22525788                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16286052244                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12215146626                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1930008                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1930008                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1930008                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1930008                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     10296098                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10296378                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     10296098                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10296378                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     44603019                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1664691164445                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1664735767464                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     44603019                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1664691164445                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1664735767464                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12226106                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12226386                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12226106                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12226386                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.842140                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.842144                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.842140                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.842144                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 161605.141304                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 161681.752101                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 161681.687236                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 161605.141304                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 161681.752101                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 161681.687236                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     10295584                       # number of writebacks
system.cpu0.l2cache.writebacks::total        10295584                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     10296098                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10296374                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     10296098                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10296374                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     44511111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1661262564144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1661307075255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     44511111                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1661262564144                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1661307075255                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.842140                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.842144                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.842140                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.842144                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 161272.141304                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 161348.752133                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 161348.750080                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 161272.141304                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 161348.752133                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 161348.750080                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10295584                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2850517                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2850517                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2850517                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2850517                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9375046                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9375046                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9375046                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9375046                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         3807                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         3807                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         3807                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         3807                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       213376                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       213376                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2441008                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2441008                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 372020546718                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 372020546718                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2654384                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2654384                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.919614                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.919614                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 152404.476642                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 152404.476642                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2441008                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2441008                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 371207691387                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 371207691387                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.919614                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.919614                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 152071.476778                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 152071.476778                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1716632                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1716632                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      7855090                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      7855370                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     44603019                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1292670617727                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1292715220746                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9571722                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9572002                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.820656                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.820661                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 161605.141304                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 164564.711254                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 164564.523472                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      7855090                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      7855366                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     44511111                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1290054872757                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1290099383868                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.820656                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820661                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 161272.141304                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 164231.711254                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 164231.607269                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4088.269264                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24455755                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10299680                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.374419                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.614319                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.013026                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000428                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.353922                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4086.287569                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000150                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000331                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.997629                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998113                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          558                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1368                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1845                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       401592000                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      401592000                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 570985674768                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31491.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31491.numOps                      0                       # Number of Ops committed
system.cpu0.thread31491.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     92809658                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        92809659                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98252137                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98252138                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36521401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36521402                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37571153                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37571154                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3875196969114                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3875196969114                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3875196969114                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3875196969114                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    129331059                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    129331061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    135823290                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    135823292                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.282387                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.282387                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.276618                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.276618                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 106107.566057                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106107.563152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 103142.881165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103142.878420                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2287845                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10421                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   219.541791                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12057464                       # number of writebacks
system.cpu1.dcache.writebacks::total         12057464                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24868909                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24868909                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24868909                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24868909                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11652492                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11652492                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12063739                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12063739                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1625982600282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1625982600282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1681021282506                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1681021282506                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.090098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.090098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.088819                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.088819                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 139539.473641                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 139539.473641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 139344.964485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 139344.964485                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12057464                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     69527895                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       69527896                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     33908141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     33908142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3496313229624                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3496313229624                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    103436036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    103436038                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.327817                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.327817                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 103111.321544                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103111.318504                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24868687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24868687                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9039454                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9039454                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1247987196567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1247987196567                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.087392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.087392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 138060.019617                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 138060.019617                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23281763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23281763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2613260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2613260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 378883739490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 378883739490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25895023                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25895023                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.100917                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.100917                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 144985.091223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 144985.091223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          222                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          222                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2613038                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2613038                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 377995403715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 377995403715                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.100909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100909                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 144657.446128                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 144657.446128                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5442479                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5442479                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1049752                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1049752                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6492231                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6492231                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.161694                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.161694                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       411247                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       411247                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  55038682224                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  55038682224                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063344                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063344                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 133833.638237                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 133833.638237                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987594                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          110316002                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12057976                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.148799                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987569                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1098644312                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1098644312                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     44279450                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        44279472                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     44279450                       # number of overall hits
system.cpu1.icache.overall_hits::total       44279472                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           345                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.icache.overall_misses::total          345                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     50044239                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     50044239                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     50044239                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     50044239                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     44279793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     44279817                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     44279793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     44279817                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 145901.571429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 145055.765217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 145901.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 145055.765217                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           74                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          269                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          269                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          269                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     42859431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     42859431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     42859431                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     42859431                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 159328.739777                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159328.739777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 159328.739777                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159328.739777                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     44279450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       44279472                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          343                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     50044239                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     50044239                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     44279793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     44279817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 145901.571429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 145055.765217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           74                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          269                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     42859431                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     42859431                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 159328.739777                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159328.739777                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          123.590088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           44279743                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         163393.885609                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   121.590088                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.237481                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.241387                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        354238807                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       354238807                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9450968                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5466190                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     22796946                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         5786                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         5786                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2607279                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2607279                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9450968                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          541                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36184988                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36185529                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1543388160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1543405440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     16205673                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic             1037163072                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      28269719                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.185651                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.388825                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            23021421     81.43%     81.43% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             5248297     18.57%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        28269719                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16062781376                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         268731                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12047843763                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1070920                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1070920                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1070920                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1070920                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10987055                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10987326                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10987055                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10987326                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     42493131                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1667028937675                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1667071430806                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     42493131                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1667028937675                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1667071430806                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12057975                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12058246                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12057975                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12058246                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.911186                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.911188                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.911186                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.911188                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 158556.458955                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 151726.639912                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 151726.765075                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 158556.458955                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 151726.639912                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 151726.765075                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     16205672                       # number of writebacks
system.cpu1.l2cache.writebacks::total        16205672                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10987055                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10987323                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10987055                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10987323                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     42403887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1663370248360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1663412652247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     42403887                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1663370248360                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1663412652247                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.911186                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.911187                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.911186                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.911187                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 158223.458955                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 151393.639912                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 151393.806503                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 158223.458955                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 151393.639912                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 151393.806503                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             16205672                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2698089                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2698089                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2698089                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2698089                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9332519                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9332519                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9332519                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9332519                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         5717                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         5717                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data           69                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           69                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       862137                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       862137                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         5786                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         5786                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.011925                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.011925                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 12494.739130                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 12494.739130                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data           69                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           69                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      1242756                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      1242756                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.011925                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.011925                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18010.956522                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18010.956522                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       111979                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       111979                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2495300                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2495300                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 375168397721                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 375168397721                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2607279                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2607279                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.957051                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.957051                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 150350.017121                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 150350.017121                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2495300                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2495300                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 374337462821                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 374337462821                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.957051                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.957051                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 150017.017121                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 150017.017121                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       958941                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       958941                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8491755                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8492026                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     42493131                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1291860539954                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1291903033085                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9450696                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9450967                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.898532                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.898535                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 158556.458955                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 152131.160161                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 152131.309193                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8491755                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8492023                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     42403887                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1289032785539                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1289075189426                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.898532                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.898535                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 158223.458955                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 151798.160161                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 151798.362937                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2220.896788                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24094618                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        16208283                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.486562                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   266.041479                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000107                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    53.370693                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1899.484509                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.064952                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.013030                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.463741                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.542211                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2611                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          667                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.637451                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       402151995                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      402151995                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 570985674768                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-32151.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-32151.numOps                     0                       # Number of Ops committed
system.cpu1.thread-32151.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     99058023                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        99058025                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    104637538                       # number of overall hits
system.cpu2.dcache.overall_hits::total      104637540                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36874901                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36874903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37888791                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37888793                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3899810386084                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3899810386084                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3899810386084                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3899810386084                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    135932924                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135932928                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    142526329                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142526333                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.271273                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.271273                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.265837                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265837                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 105757.853725                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105757.847989                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 102927.812769                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102927.807336                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2010461                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           8894                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   226.046886                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12231345                       # number of writebacks
system.cpu2.dcache.writebacks::total         12231345                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     25055797                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     25055797                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     25055797                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     25055797                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11819104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11819104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12235354                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12235354                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1627590039259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1627590039259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1681761302770                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1681761302770                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.086948                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.086948                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.085846                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.085846                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 137708.411675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 137708.411675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 137450.972221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 137450.972221                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12231345                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     74002472                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       74002474                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34215629                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34215631                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3523857962652                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3523857962652                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    108218101                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    108218105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.316173                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.316173                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 102989.717437                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102989.711417                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     25055544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     25055544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9160085                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9160085                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1252544640561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1252544640561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.084645                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084645                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 136739.412414                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136739.412414                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25055551                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25055551                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2659272                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2659272                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 375952423432                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 375952423432                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.095951                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095951                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 141374.189414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 141374.189414                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          253                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2659019                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2659019                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 375045398698                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 375045398698                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.095942                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.095942                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 141046.528324                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 141046.528324                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5579515                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5579515                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1013890                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1013890                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6593405                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6593405                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.153773                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.153773                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       416250                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       416250                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  54171263511                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  54171263511                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 130141.173600                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 130141.173600                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987540                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          116872968                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12231857                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.554802                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000108                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987432                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1152442521                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1152442521                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     46480008                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46480025                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     46480008                       # number of overall hits
system.cpu2.icache.overall_hits::total       46480025                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          344                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           346                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          344                       # number of overall misses
system.cpu2.icache.overall_misses::total          346                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     53572374                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53572374                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     53572374                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53572374                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     46480352                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     46480371                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     46480352                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     46480371                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 155733.645349                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154833.450867                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 155733.645349                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154833.450867                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           67                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          277                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          277                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     43197426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43197426                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     43197426                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43197426                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 155947.386282                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155947.386282                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 155947.386282                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155947.386282                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     46480008                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46480025                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          346                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     53572374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53572374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     46480352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     46480371                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 155733.645349                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154833.450867                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          277                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     43197426                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43197426                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 155947.386282                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155947.386282                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          125.742578                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46480304                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         166596.071685                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   123.742578                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.241685                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.245591                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        371843247                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       371843247                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9576605                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5577797                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16951629                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3516                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3516                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2655532                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2655531                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9576606                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          557                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36702093                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36702650                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1565644928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1565662720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     10298082                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              659077248                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      22533751                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000156                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.012487                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            22530237     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3514      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        22533751                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16293625645                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         276723                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12220793973                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1933185                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1933185                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1933185                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1933185                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     10298672                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10298952                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     10298672                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10298952                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     42937686                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1664368079185                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1664411016871                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     42937686                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1664368079185                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1664411016871                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12231857                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12232137                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12231857                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12232137                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.841955                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.841959                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.841955                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.841959                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 155571.326087                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 161609.970604                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 161609.746008                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 155571.326087                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 161609.970604                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 161609.746008                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     10298081                       # number of writebacks
system.cpu2.l2cache.writebacks::total        10298081                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     10298672                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10298948                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     10298672                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10298948                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     42845778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1660938622075                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1660981467853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     42845778                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1660938622075                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1660981467853                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.841955                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.841958                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.841955                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.841958                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 155238.326087                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 161276.970669                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 161276.808840                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 155238.326087                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 161276.970669                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 161276.808840                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10298081                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2854219                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2854219                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2854219                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2854219                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9377095                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9377095                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9377095                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9377095                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3516                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3516                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3516                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3516                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       213797                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       213797                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2441735                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2441735                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 371808403078                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 371808403078                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2655532                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2655532                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.919490                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.919490                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 152272.217533                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 152272.217533                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2441735                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2441735                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 370995305656                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 370995305656                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.919490                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.919490                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 151939.217669                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 151939.217669                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1719388                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1719388                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      7856937                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      7857217                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     42937686                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1292559676107                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1292602613793                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9576325                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9576605                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.820454                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.820460                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 155571.326087                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 164511.905353                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 164511.507547                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      7856937                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      7857213                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     42845778                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1289943316419                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1289986162197                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.820454                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820459                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 155238.326087                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 164178.905395                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 164178.591340                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4088.289556                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24466965                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10302177                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.374932                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.629964                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.013679                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000428                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.617609                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4086.027876                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000154                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000395                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997565                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998118                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0         1193                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1821                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       401773857                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      401773857                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 570985674768                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31491.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31491.numOps                      0                       # Number of Ops committed
system.cpu2.thread31491.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     91073666                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        91073670                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     96534967                       # number of overall hits
system.cpu3.dcache.overall_hits::total       96534971                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36418692                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36418693                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37432226                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37432227                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3859660267023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3859660267023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3859660267023                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3859660267023                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    127492358                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    127492363                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    133967193                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    133967198                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.285654                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.285654                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.279413                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.279413                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 105980.200141                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 105980.197231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 103110.626310                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103110.623555                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2071066                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           9272                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   223.367774                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12037214                       # number of writebacks
system.cpu3.dcache.writebacks::total         12037214                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24786888                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24786888                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24786888                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24786888                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11631804                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11631804                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12042527                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12042527                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1617503025333                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1617503025333                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1672472316351                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1672472316351                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.091235                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.091235                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.089892                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.089892                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 139058.655505                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 139058.655505                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 138880.512068                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 138880.512068                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12037214                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     68322296                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       68322300                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     33813470                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     33813471                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3480791475249                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3480791475249                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    102135766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    102135771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.331064                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.331064                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 102940.972200                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102940.969155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24786696                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24786696                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9026774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9026774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1239517010565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1239517010565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.088380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 137315.613592                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 137315.613592                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22751370                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22751370                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2605222                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2605222                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 378868791774                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 378868791774                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25356592                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25356592                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.102743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.102743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 145426.682169                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 145426.682169                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          192                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          192                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2605030                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2605030                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 377986014768                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 377986014768                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.102736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.102736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 145098.526607                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 145098.526607                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5461301                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5461301                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1013534                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1013534                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6474835                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6474835                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.156534                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.156534                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       410723                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       410723                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  54969291018                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  54969291018                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063434                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063434                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 133835.434144                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 133835.434144                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987562                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          108577613                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12037726                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.019778                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987537                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1083775310                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1083775310                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43629266                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43629286                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43629266                       # number of overall hits
system.cpu3.icache.overall_hits::total       43629286                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          346                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           348                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          346                       # number of overall misses
system.cpu3.icache.overall_misses::total          348                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     57512763                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     57512763                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     57512763                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     57512763                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43629612                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43629634                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43629612                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43629634                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 166221.858382                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165266.560345                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 166221.858382                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165266.560345                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           76                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           76                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          270                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          270                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     51134814                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     51134814                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     51134814                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     51134814                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 189388.200000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 189388.200000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 189388.200000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 189388.200000                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43629266                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43629286                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          346                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          348                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     57512763                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     57512763                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43629612                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43629634                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 166221.858382                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165266.560345                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           76                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          270                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     51134814                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     51134814                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 189388.200000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 189388.200000                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          123.192964                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43629558                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         160402.786765                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   121.192964                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.236705                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.240611                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.529297                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        349037344                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       349037344                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9437765                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5445944                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     22786811                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4822                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4822                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2600233                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2600233                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9437765                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          544                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36122310                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36122854                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1540796160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1540813568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     16195541                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic             1036514624                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      28238369                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.185830                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.388969                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22990846     81.42%     81.42% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             5247522     18.58%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        28238369                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16035469746                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         269730                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12027293001                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1060094                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1060095                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1060094                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1060095                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          269                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10977631                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10977903                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          269                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10977631                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10977903                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     50940342                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1658547718387                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1658598658729                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     50940342                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1658547718387                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1658598658729                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          270                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12037725                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12037998                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          270                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12037725                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12037998                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996296                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.911936                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.911938                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996296                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.911936                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.911938                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 189369.301115                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 151084.302104                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 151085.198943                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 189369.301115                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 151084.302104                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 151085.198943                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     16195541                       # number of writebacks
system.cpu3.l2cache.writebacks::total        16195541                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          269                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10977631                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10977900                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          269                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10977631                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10977900                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     50850765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1654892167264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1654943018029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     50850765                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1654892167264                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1654943018029                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996296                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.911936                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.911937                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996296                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.911936                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.911937                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 189036.301115                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 150751.302104                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 150752.240231                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 189036.301115                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 150751.302104                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 150752.240231                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             16195541                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2683838                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2683838                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2683838                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2683838                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9326606                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9326606                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9326606                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9326606                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4761                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4761                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data           61                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           61                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data       733599                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       733599                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4822                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4822                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.012650                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.012650                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 12026.213115                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 12026.213115                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data           61                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           61                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1097901                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      1097901                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.012650                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.012650                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 17998.377049                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17998.377049                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       108649                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       108649                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2491584                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2491584                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 375188446654                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 375188446654                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2600233                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2600233                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.958216                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.958216                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 150582.298913                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 150582.298913                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2491584                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2491584                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 374358749182                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 374358749182                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.958216                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.958216                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 150249.298913                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 150249.298913                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       951445                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       951446                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          269                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8486047                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8486319                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     50940342                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1283359271733                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1283410212075                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9437492                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9437765                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996296                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.899185                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.899187                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 189369.301115                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 151231.695009                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 151232.850436                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          269                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8486047                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8486316                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     50850765                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1280533418082                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1280584268847                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996296                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.899185                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.899187                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 189036.301115                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 150898.695009                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 150899.903898                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2253.724671                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24053243                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        16198271                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.484927                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   266.222472                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.004110                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000107                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.558699                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1918.939283                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.064996                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016738                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.468491                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.550226                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2730                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          757                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          945                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.666504                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       401478655                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      401478655                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 570985674768                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            32690931                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20178402                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      31599061                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25189106                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               708                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              708                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9869049                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9869047                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       32690932                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     30884796                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     32973034                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     30892524                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32944636                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               127694990                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1317658752                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1407056960                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1317988608                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1405845632                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5448549952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34392954                       # Total snoops (count)
system.l3bus.snoopTraffic                   589046272                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           77369051                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 77369051    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             77369051                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43053257223                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.5                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6871438907                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7330799634                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6873376594                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7325000324                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1690680                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2357564                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1694168                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2350629                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8093041                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1690680                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2357564                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1694168                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2350629                       # number of overall hits
system.l3cache.overall_hits::total            8093041                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8605418                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          268                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8629186                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8604504                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          269                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8626729                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34466940                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8605418                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          268                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8629186                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8604504                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          269                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8626729                       # number of overall misses
system.l3cache.overall_misses::total         34466940                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     43392558                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1594956489932                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     41313641                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1584951910531                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     41703916                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1594559247234                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     49763852                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1576628661115                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 6351272482779                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     43392558                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1594956489932                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     41313641                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1584951910531                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     41703916                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1594559247234                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     49763852                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1576628661115                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 6351272482779                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     10296098                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          268                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10986750                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     10298672                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          269                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10977358                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        42559981                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     10296098                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          268                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10986750                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     10298672                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          269                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10977358                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       42559981                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.835794                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.785418                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.835496                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.785866                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.809844                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.835794                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.785418                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.835496                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.785866                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.809844                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 157219.413043                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 185343.290696                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 154155.376866                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 183673.397529                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 151101.144928                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 185316.811664                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 184995.732342                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 182760.888990                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 184271.434679                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 157219.413043                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 185343.290696                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 154155.376866                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 183673.397529                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 151101.144928                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 185316.811664                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 184995.732342                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 182760.888990                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 184271.434679                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9203848                       # number of writebacks
system.l3cache.writebacks::total              9203848                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8605418                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          268                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8629186                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8604504                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          269                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8626729                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34466926                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8605418                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          268                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8629186                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8604504                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          269                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8626729                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34466926                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     41554398                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1537644406052                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     39528761                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1527481531771                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     39865756                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1537253250594                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     47972312                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1519174645975                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 6121722755619                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     41554398                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1537644406052                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     39528761                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1527481531771                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     39865756                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1537253250594                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     47972312                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1519174645975                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 6121722755619                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.835794                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.785418                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.835496                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.785866                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.809844                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.835794                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.785418                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.835496                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.785866                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.809844                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 150559.413043                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 178683.290696                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 147495.376866                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 177013.397529                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 144441.144928                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 178656.811664                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 178335.732342                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 176100.888990                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 177611.509527                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 150559.413043                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 178683.290696                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 147495.376866                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 177013.397529                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 144441.144928                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 178656.811664                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 178335.732342                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 176100.888990                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 177611.509527                       # average overall mshr miss latency
system.l3cache.replacements                  34392954                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     10974554                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     10974554                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     10974554                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     10974554                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     31599061                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     31599061                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     31599061                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     31599061                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          374                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          334                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             708                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          374                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          334                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          708                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       225302                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       279174                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       227080                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       275630                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1007186                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2215706                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2215821                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2214655                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2215681                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8861863                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 358085810917                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 360273630032                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 357846194620                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 360357955107                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1436563590676                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2441008                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2494995                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2441735                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2491311                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9869049                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.907701                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.888106                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.907001                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.889363                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.897945                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 161612.511279                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 162591.486421                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 161581.011318                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 162639.818235                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 162106.273893                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2215706                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2215821                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2214655                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2215681                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8861863                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 343329208957                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 345516262172                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 343096592320                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 345601519647                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1377543583096                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.907701                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.888106                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.907001                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.889363                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.897945                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 154952.511279                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 155931.486421                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 154921.011318                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 155979.818235                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 155446.273893                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1465378                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2078390                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1467088                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2074999                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7085855                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6389712                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6413365                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6389849                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          269                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6411048                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25605077                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     43392558                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1236870679015                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     41313641                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1224678280499                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41703916                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1236713052614                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     49763852                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1216270706008                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4914708892103                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      7855090                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          268                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8491755                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      7856937                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          269                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8486047                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     32690932                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.813449                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.755246                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.813275                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.755481                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.783247                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 157219.413043                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 193572.210925                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 154155.376866                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 190957.208969                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 151101.144928                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 193543.392436                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 184995.732342                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 189714.802636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 191942.749952                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6389712                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          268                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6413365                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6389849                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          269                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6411048                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25605063                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41554398                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1194315197095                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     39528761                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1181965269599                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     39865756                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1194156658274                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     47972312                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1173573126328                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4744179172523                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.813449                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.755246                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.813275                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.755481                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.783247                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 150559.413043                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 186912.210925                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 147495.376866                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 184297.208969                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 144441.144928                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 186883.392436                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 178335.732342                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 183054.802636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 185282.854900                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64963.899411                       # Cycle average of tags in use
system.l3cache.tags.total_refs               50667364                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             42546365                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.190874                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219194922645                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64963.899411                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991270                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991270                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        59662                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1516                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5342                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        22423                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30381                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.910370                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1404695229                       # Number of tag accesses
system.l3cache.tags.data_accesses          1404695229                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9203848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8605135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8628947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8604261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8626504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.047566979609                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       574381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       574381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50121938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8745982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34466926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9203848                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34466926                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9203848                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    990                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.45                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34466926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9203848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1927359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3038255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3740286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3811779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3237968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2599290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2023548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1538649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1124232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  869192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 702042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 609647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 564956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 552692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 556972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 570595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 590307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 607863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 621191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 626008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 621253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 602053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 569962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 522750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 466444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 404164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 339651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 275933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 216495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 164805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 121386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  86427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  59843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  39383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  25333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  15773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   9347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   5460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   3049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  75090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 152400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 247344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 346681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 432765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 498038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 543203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 574787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 597559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 616242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 627085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 631334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 632483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 634232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 621076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 176578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 106339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  68812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  47380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  34695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  26721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  21949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  18528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  16193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  14741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  13514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  12613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  11518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  11270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  11037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  11251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  12028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  12448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  13136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  13811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  14594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  15373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  16116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  16857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  17710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  18371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  29540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  45322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  59067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  67823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  72830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  75234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  76227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 76629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 76509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 76394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 76084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 75542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 74954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 74445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 73999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 74504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 30643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  3612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     3                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       574381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.005110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3511.139837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       574370    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-425983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-491519            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.80224e+06-1.83501e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        574381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       574381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.351827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           569559     99.16%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1087      0.19%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1582      0.28%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              963      0.17%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              603      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              248      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              158      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               63      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::109               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        574381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   63360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2205883264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            589046272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3863.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1031.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  570985157952                       # Total gap between requests
system.mem_ctrls.avgGap                      13074.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    550728640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    552252608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    550672704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    552096256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    589043008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 30935.976926604497                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 964522673.225785493851                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 30039.281943224658                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 967191685.843815565109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 30935.976926604497                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 964424709.298851251602                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 30151.368816147136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 966917857.613265991211                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1031624824.743303298950                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8605418                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          268                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8629186                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8604504                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          269                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8626729                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9203848                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     31191616                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1214701099860                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29471643                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1203697917298                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     29507700                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1214340734960                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     37878001                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1195495355096                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 36204355167964                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    113013.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    141155.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    109968.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    139491.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    106911.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    141128.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    140810.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    138580.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3933610.72                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         27387900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             144740                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   298908                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                1710948                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            5                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           10                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            7                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    550746752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    552267904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    550688256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    552110656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2205884160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    589046272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    589046272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8605418                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8629186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8604504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          269                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8626729                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34466940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9203848                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9203848                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        30936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    964554394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        30039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    967218475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        30936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    964451946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        30151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    966943077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3863291524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        30936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        30039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        30936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        30151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       122959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1031630541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1031630541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1031630541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        30936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    964554394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        30039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    967218475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        30936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    964451946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        30151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    966943077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4894922065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34465936                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9203797                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1086928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1087935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1058476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1073481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1060106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1062299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1072689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1065890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1081922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1078598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1079811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1080729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1078878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1077837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1080489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1086777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1103537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1101868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1064110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1067194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1069785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1080404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1083409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1086440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1099132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1100825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1084141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1075496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1051176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1049471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1067854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1068249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       286761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       288455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       283502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       284246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       286883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       287587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       289857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       289721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       287797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       287240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       288452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       287913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       291028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       291649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       286352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       286950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       289390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       287559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       289022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       291960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       287821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       287587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       283166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       283869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284654                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            4225485003662                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          114840498752                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4828363156174                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               122598.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          140090.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            14407903                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1873890                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            41.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     27387940                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   102.047212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    83.438671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   108.344298                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     20205689     73.78%     73.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5525861     20.18%     93.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       894290      3.27%     97.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       290182      1.06%     98.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       151843      0.55%     98.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        89079      0.33%     99.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        56993      0.21%     99.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        38520      0.14%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       135483      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     27387940                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2205819904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          589043008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3863.178989                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1031.624825                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               37.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    85416192650.880997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    113559733049.935028                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   144974645624.519867                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34592434209.312424                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 203567388540.442810                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 481230358824.761047                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2980520274.819486                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1066321273175.048340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1867.509641                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    331229940                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  51428981008                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 519225463820                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25605077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9203848                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25189106                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8861863                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8861863                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25605077                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103326834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103326834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103326834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2794930432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2794930432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2794930432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34466940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34466940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34466940                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35190192092                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62881410495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       36912355                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34479325                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       611880                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19973197                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19967647                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.972213                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         916553                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       913268                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       900023                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13245                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          239                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    135556581                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       611598                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1695991165                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.263496                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.261725                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1589769130     93.74%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     37324144      2.20%     95.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5216686      0.31%     96.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9254932      0.55%     96.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4     10441251      0.62%     97.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3308771      0.20%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      4231342      0.25%     97.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3892120      0.23%     98.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     32552789      1.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1695991165                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249942714                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     446886375                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          107921911                       # Number of memory references committed
system.switch_cpus0.commit.loads             80218890                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          23608698                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         287096081                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          242582925                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       832946                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       267806      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    187290105     41.91%     41.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     72687698     16.27%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     28564268      6.39%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     29488972      6.60%     71.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5675767      1.27%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14936488      3.34%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16930787      3.79%     79.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7922208      1.77%     81.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63288103     14.16%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19780813      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    446886375                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     32552789                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15477244                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1615080500                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         52432241                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29944966                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1694167                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17743108                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          401                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     625936757                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2481                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          124540067                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           65100721                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2728051                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               329620                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       859452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             360062025                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           36912355                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21784223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1712072691                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3389098                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          104                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2331                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         46453463                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1714629127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.401275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.625347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1600070008     93.32%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4894082      0.29%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12929003      0.75%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7609249      0.44%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6702399      0.39%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10264005      0.60%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6427375      0.37%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         8100793      0.47%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        57632213      3.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1714629127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.021527                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.209989                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           46453652                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  217                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1086714                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       36001796                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1382                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         7629                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38966271                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      7856723                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8562                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 570985685757                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1694167                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26984682                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      960990910                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         68991206                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    655968153                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     611930602                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      9492736                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     144322878                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     298868161                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     318997957                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    625097187                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1461733337                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       607044486                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        384903987                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    472398006                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       152699179                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        165379263                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2231883608                       # The number of ROB reads
system.switch_cpus0.rob.writes             1183531899                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249942714                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          446886375                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       34584196                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32670397                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       552307                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18918358                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18914116                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.977577                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         763881                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       767444                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       754846                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12598                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          224                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    131643427                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          663                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       552068                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1696527032                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.248699                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.225128                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1595504021     94.05%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     35846404      2.11%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5051226      0.30%     96.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9005451      0.53%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9595255      0.57%     97.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3181312      0.19%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4160596      0.25%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3754762      0.22%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30428005      1.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1696527032                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    236531834                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     421923739                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          101809760                       # Number of memory references committed
system.switch_cpus1.commit.loads             75916186                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 60                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21850950                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         274223913                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          226664226                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       710984                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       167114      0.04%      0.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    175370341     41.56%     41.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     69205666     16.40%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        33378      0.01%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.01% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27397967      6.49%     64.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     28261545      6.70%     71.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5348888      1.27%     72.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14329080      3.40%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15559857      3.69%     79.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7113090      1.69%     81.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     60356329     14.31%     95.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     18780484      4.45%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    421923739                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30428005                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15095549                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1619884457                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         48602380                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29427971                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1616164                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     16765478                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          299                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     595213418                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         1752                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          119513913                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           62685011                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2711031                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               328556                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       808476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             343389486                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           34584196                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     20432843                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1712199636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3232898                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           50                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         1913                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         44279793                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1714626524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.382628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.588302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1605107091     93.61%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4778746      0.28%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12406601      0.72%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7282556      0.42%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6570722      0.38%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         9785081      0.57%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6269641      0.37%     96.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7610658      0.44%     96.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54815428      3.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1714626524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.020170                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.200265                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           44279895                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  131                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             872621                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35183725                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          904                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5764                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38181871                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7862689                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache         10020                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 570985685757                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1616164                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26255150                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      974624380                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         64998748                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    647132079                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     581735507                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      9157198                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     146169999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     282302938                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     326420651                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    594201004                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1389653957                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       575741124                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        368411357                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    446558558                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       147642350                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        161824349                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2205889833                       # The number of ROB reads
system.switch_cpus1.rob.writes             1125239552                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        236531834                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          421923739                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       36934516                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     34495343                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       612186                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19981674                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19976127                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.972240                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         919811                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       916256                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       903223                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13033                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          228                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    135651189                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       611915                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1695970367                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.263561                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.263169                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1590015843     93.75%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     37170590      2.19%     95.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5138539      0.30%     96.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9226356      0.54%     96.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10417359      0.61%     97.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3256788      0.19%     97.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      4032204      0.24%     97.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3982405      0.23%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     32730283      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1695970367                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     446992435                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107949271                       # Number of memory references committed
system.switch_cpus2.commit.loads             80236816                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23624430                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         287099445                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          242688981                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    187368802     41.92%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     72687698     16.26%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28564268      6.39%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     29488972      6.60%     71.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5675767      1.27%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14936488      3.34%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16947031      3.79%     79.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7929960      1.77%     81.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63289785     14.16%     95.57% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    446992435                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     32730283                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15373650                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1615140888                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         52706870                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29705602                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1695416                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17751206                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          396                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     626178558                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2448                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          124223284                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           65138157                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2728242                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               329659                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       848068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             360188105                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           36934516                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21799161                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1712076311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3391590                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          113                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2148                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         46480352                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1714622435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.401428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.625767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1600074266     93.32%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4851900      0.28%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12901374      0.75%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7641367      0.45%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6720843      0.39%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        10241992      0.60%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6373173      0.37%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8154638      0.48%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        57662882      3.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1714622435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.021540                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.210062                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           46480549                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  226                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1088730                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       36030073                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1347                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7763                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38996027                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      7527219                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8507                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 570985685757                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1695416                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26875137                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      941644113                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         69022446                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    675385314                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     612161717                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      9423806                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     149004728                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     317481894                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     319626610                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    625327843                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1462332393                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       607363379                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        384938877                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    472518032                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       152809578                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        164816090                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2231875116                       # The number of ROB reads
system.switch_cpus2.rob.writes             1183947500                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          446992435                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       33853656                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32131323                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       533324                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18615401                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18611642                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.979807                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         707842                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       714454                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       702446                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        12008                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          216                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    130360066                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          510                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       533080                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1696689018                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.244499                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.211759                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1596140308     94.07%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     36516886      2.15%     96.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4764532      0.28%     96.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8820764      0.52%     97.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4     10171220      0.60%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2976571      0.18%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3976534      0.23%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3674209      0.22%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     29647994      1.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1696689018                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    232770913                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     414838596                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          100079313                       # Number of memory references committed
system.switch_cpus3.commit.loads             74723842                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 40                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21299104                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         270966099                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          221865202                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       668266                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       130722      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    171783121     41.41%     41.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     68306364     16.47%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        26154      0.01%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     57.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27111309      6.54%     64.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     27967559      6.74%     71.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5255076      1.27%     72.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14178978      3.42%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15113943      3.64%     79.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6837807      1.65%     81.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     59609899     14.37%     95.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     18517664      4.46%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    414838596                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     29647994                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        14815853                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1621451181                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         47675921                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29079066                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1592611                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     16480412                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     586342147                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         1499                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          116866441                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           62019102                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2709629                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               328439                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       792648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338532270                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           33853656                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     20021930                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1712228928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3185722                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          189                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         43629612                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1714614635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.377231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.577441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1606623187     93.70%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4664622      0.27%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12268084      0.72%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7179413      0.42%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6510956      0.38%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         9633518      0.56%     96.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6235994      0.36%     96.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7552146      0.44%     96.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53946715      3.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1714614635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.019744                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.197433                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43629663                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   80                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18790147929780                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             796686                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       34943434                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          758                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4561                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      37984981                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      6697041                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8913                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 570985685757                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1592611                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26075998                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      959776754                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         63641099                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    663528170                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     573015223                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      9038581                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     152517677                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     296869485                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     328252243                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    585270417                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1368764639                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       566353333                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        364119890                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    439241055                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       146029280                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        162311497                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2198508878                       # The number of ROB reads
system.switch_cpus3.rob.writes             1108328069                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        232770913                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          414838596                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
