parent_name	,	V_17
of_clk_add_provider	,	F_13
hwclk	,	V_2
clk_register	,	F_10
kfree	,	F_12
flags	,	V_23
device_node	,	V_9
clk_init_data	,	V_18
clk_periclk_recalc_rate	,	F_1
hw	,	V_7
of_property_read_u32	,	F_5
parent_rate	,	V_3
fixed_div	,	V_6
u32	,	T_1
reg	,	V_8
kzalloc	,	F_6
of_clk_src_simple_get	,	V_26
socfpga_periph_clk	,	V_4
socfpga_periph_init	,	F_14
clk_mgr_base_addr	,	V_22
to_socfpga_periph_clk	,	F_2
periph_clk	,	V_14
clk_hw	,	V_1
init	,	V_19
readl	,	F_3
clk	,	V_13
__socfpga_periph_init	,	F_4
"reg"	,	L_1
socfpgaclk	,	V_5
periclk_ops	,	V_27
WARN_ON	,	F_7
"fixed-divider"	,	L_2
num_parents	,	V_25
node	,	V_10
clk_ops	,	V_11
rc	,	V_20
clk_name	,	V_15
of_clk_get_parent_name	,	F_9
ops	,	V_12
parent_names	,	V_24
__init	,	T_2
name	,	V_16
of_property_read_string	,	F_8
GFP_KERNEL	,	V_21
"clock-output-names"	,	L_3
IS_ERR	,	F_11
