# This script segment is generated automatically by AutoPilot

set name kyber_mult_mul_12ns_13ns_24_3_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {dsp} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1605 \
    name buf_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_0 \
    op interface \
    ports { buf_0_address0 { O 4 vector } buf_0_ce0 { O 1 bit } buf_0_we0 { O 1 bit } buf_0_d0 { O 12 vector } buf_0_q0 { I 12 vector } buf_0_address1 { O 4 vector } buf_0_ce1 { O 1 bit } buf_0_we1 { O 1 bit } buf_0_d1 { O 12 vector } buf_0_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1606 \
    name buf_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_1 \
    op interface \
    ports { buf_1_address0 { O 4 vector } buf_1_ce0 { O 1 bit } buf_1_we0 { O 1 bit } buf_1_d0 { O 12 vector } buf_1_q0 { I 12 vector } buf_1_address1 { O 4 vector } buf_1_ce1 { O 1 bit } buf_1_we1 { O 1 bit } buf_1_d1 { O 12 vector } buf_1_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1607 \
    name buf_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_2 \
    op interface \
    ports { buf_2_address0 { O 4 vector } buf_2_ce0 { O 1 bit } buf_2_we0 { O 1 bit } buf_2_d0 { O 12 vector } buf_2_q0 { I 12 vector } buf_2_address1 { O 4 vector } buf_2_ce1 { O 1 bit } buf_2_we1 { O 1 bit } buf_2_d1 { O 12 vector } buf_2_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1608 \
    name buf_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_3 \
    op interface \
    ports { buf_3_address0 { O 4 vector } buf_3_ce0 { O 1 bit } buf_3_we0 { O 1 bit } buf_3_d0 { O 12 vector } buf_3_q0 { I 12 vector } buf_3_address1 { O 4 vector } buf_3_ce1 { O 1 bit } buf_3_we1 { O 1 bit } buf_3_d1 { O 12 vector } buf_3_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1609 \
    name buf_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_4 \
    op interface \
    ports { buf_4_address0 { O 4 vector } buf_4_ce0 { O 1 bit } buf_4_we0 { O 1 bit } buf_4_d0 { O 12 vector } buf_4_q0 { I 12 vector } buf_4_address1 { O 4 vector } buf_4_ce1 { O 1 bit } buf_4_we1 { O 1 bit } buf_4_d1 { O 12 vector } buf_4_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1610 \
    name buf_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_5 \
    op interface \
    ports { buf_5_address0 { O 4 vector } buf_5_ce0 { O 1 bit } buf_5_we0 { O 1 bit } buf_5_d0 { O 12 vector } buf_5_q0 { I 12 vector } buf_5_address1 { O 4 vector } buf_5_ce1 { O 1 bit } buf_5_we1 { O 1 bit } buf_5_d1 { O 12 vector } buf_5_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1611 \
    name buf_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_6 \
    op interface \
    ports { buf_6_address0 { O 4 vector } buf_6_ce0 { O 1 bit } buf_6_we0 { O 1 bit } buf_6_d0 { O 12 vector } buf_6_q0 { I 12 vector } buf_6_address1 { O 4 vector } buf_6_ce1 { O 1 bit } buf_6_we1 { O 1 bit } buf_6_d1 { O 12 vector } buf_6_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1612 \
    name buf_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_7 \
    op interface \
    ports { buf_7_address0 { O 4 vector } buf_7_ce0 { O 1 bit } buf_7_we0 { O 1 bit } buf_7_d0 { O 12 vector } buf_7_q0 { I 12 vector } buf_7_address1 { O 4 vector } buf_7_ce1 { O 1 bit } buf_7_we1 { O 1 bit } buf_7_d1 { O 12 vector } buf_7_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1613 \
    name buf_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_8 \
    op interface \
    ports { buf_8_address0 { O 4 vector } buf_8_ce0 { O 1 bit } buf_8_we0 { O 1 bit } buf_8_d0 { O 12 vector } buf_8_q0 { I 12 vector } buf_8_address1 { O 4 vector } buf_8_ce1 { O 1 bit } buf_8_we1 { O 1 bit } buf_8_d1 { O 12 vector } buf_8_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1614 \
    name buf_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_9 \
    op interface \
    ports { buf_9_address0 { O 4 vector } buf_9_ce0 { O 1 bit } buf_9_we0 { O 1 bit } buf_9_d0 { O 12 vector } buf_9_q0 { I 12 vector } buf_9_address1 { O 4 vector } buf_9_ce1 { O 1 bit } buf_9_we1 { O 1 bit } buf_9_d1 { O 12 vector } buf_9_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1615 \
    name buf_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_10 \
    op interface \
    ports { buf_10_address0 { O 4 vector } buf_10_ce0 { O 1 bit } buf_10_we0 { O 1 bit } buf_10_d0 { O 12 vector } buf_10_q0 { I 12 vector } buf_10_address1 { O 4 vector } buf_10_ce1 { O 1 bit } buf_10_we1 { O 1 bit } buf_10_d1 { O 12 vector } buf_10_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1616 \
    name buf_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_11 \
    op interface \
    ports { buf_11_address0 { O 4 vector } buf_11_ce0 { O 1 bit } buf_11_we0 { O 1 bit } buf_11_d0 { O 12 vector } buf_11_q0 { I 12 vector } buf_11_address1 { O 4 vector } buf_11_ce1 { O 1 bit } buf_11_we1 { O 1 bit } buf_11_d1 { O 12 vector } buf_11_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1617 \
    name buf_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_12 \
    op interface \
    ports { buf_12_address0 { O 4 vector } buf_12_ce0 { O 1 bit } buf_12_we0 { O 1 bit } buf_12_d0 { O 12 vector } buf_12_q0 { I 12 vector } buf_12_address1 { O 4 vector } buf_12_ce1 { O 1 bit } buf_12_we1 { O 1 bit } buf_12_d1 { O 12 vector } buf_12_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1618 \
    name buf_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_13 \
    op interface \
    ports { buf_13_address0 { O 4 vector } buf_13_ce0 { O 1 bit } buf_13_we0 { O 1 bit } buf_13_d0 { O 12 vector } buf_13_q0 { I 12 vector } buf_13_address1 { O 4 vector } buf_13_ce1 { O 1 bit } buf_13_we1 { O 1 bit } buf_13_d1 { O 12 vector } buf_13_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1619 \
    name buf_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_14 \
    op interface \
    ports { buf_14_address0 { O 4 vector } buf_14_ce0 { O 1 bit } buf_14_we0 { O 1 bit } buf_14_d0 { O 12 vector } buf_14_q0 { I 12 vector } buf_14_address1 { O 4 vector } buf_14_ce1 { O 1 bit } buf_14_we1 { O 1 bit } buf_14_d1 { O 12 vector } buf_14_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1620 \
    name buf_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename buf_15 \
    op interface \
    ports { buf_15_address0 { O 4 vector } buf_15_ce0 { O 1 bit } buf_15_we0 { O 1 bit } buf_15_d0 { O 12 vector } buf_15_q0 { I 12 vector } buf_15_address1 { O 4 vector } buf_15_ce1 { O 1 bit } buf_15_we1 { O 1 bit } buf_15_d1 { O 12 vector } buf_15_q1 { I 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buf_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


