#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar 23 14:20:28 2024
# Process ID: 17728
# Current directory: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1
# Command line: vivado.exe -log soc_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl
# Log file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/soc_lite_top.vds
# Journal file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.852 ; gain = 163.547
Command: read_checkpoint -auto_incremental -incremental E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/soc_lite_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10296
INFO: [Synth 8-11241] undeclared symbol 'andn_result', assumed default net type 'wire' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/alu.v:76]
INFO: [Synth 8-11241] undeclared symbol 'orn_result', assumed default net type 'wire' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/alu.v:78]
WARNING: [Synth 8-6901] identifier 'dmw_select' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:171]
WARNING: [Synth 8-6901] identifier 'dmw_select' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:172]
WARNING: [Synth 8-6901] identifier 'dmw_select' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:173]
WARNING: [Synth 8-6901] identifier 'dmw_select' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:174]
WARNING: [Synth 8-6901] identifier 'dmw_select' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:175]
WARNING: [Synth 8-6901] identifier 'inst_ine' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v:284]
WARNING: [Synth 8-6901] identifier 'inst_ine' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v:285]
WARNING: [Synth 8-6901] identifier 'id_to_if_bus_r_valid' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:57]
WARNING: [Synth 8-6901] identifier 'id_to_if_bus_r' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:57]
WARNING: [Synth 8-6901] identifier 'mem_to_if_bus_r_valid' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:65]
WARNING: [Synth 8-6901] identifier 'mem_to_if_bus_r' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:65]
WARNING: [Synth 8-6901] identifier 'bd_done' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:118]
WARNING: [Synth 8-6901] identifier 'inst_sram_rdata_r_valid' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:121]
WARNING: [Synth 8-6901] identifier 'excp_reg' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:121]
WARNING: [Synth 8-6901] identifier 'mem_memW' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v:55]
WARNING: [Synth 8-6901] identifier 'res_from_mem' is used before its declaration [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v:55]
WARNING: [Synth 8-11065] parameter 'WIDTH' becomes localparam in 'tlb' with formal parameter declaration list [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tlb.v:162]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1328.875 ; gain = 411.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_lite_top' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/soc_lite_top.v:67]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:6]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/if_stage.v:6]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_6_64' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:47]
INFO: [Synth 8-6155] done synthesizing module 'decoder_6_64' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:47]
INFO: [Synth 8-6157] synthesizing module 'decoder_4_16' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:17]
INFO: [Synth 8-6155] done synthesizing module 'decoder_4_16' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:17]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:2]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:2]
INFO: [Synth 8-6157] synthesizing module 'decoder_5_32' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:32]
INFO: [Synth 8-6155] done synthesizing module 'decoder_5_32' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tools.v:32]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/id_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:116]
INFO: [Synth 8-6157] synthesizing module 'BoothInterBase' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:42]
INFO: [Synth 8-6157] synthesizing module 'BoothBase' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:20]
INFO: [Synth 8-6155] done synthesizing module 'BoothBase' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:20]
INFO: [Synth 8-6157] synthesizing module 'YDecoder' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'YDecoder' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BoothInterBase' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:42]
INFO: [Synth 8-6157] synthesizing module 'add64' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:100]
INFO: [Synth 8-6155] done synthesizing module 'add64' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mul' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:116]
INFO: [Synth 8-6157] synthesizing module 'div' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/exe_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mem_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v:4]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/wb_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'csr' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.v:4]
INFO: [Synth 8-6155] done synthesizing module 'csr' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.v:4]
WARNING: [Synth 8-7071] port 'llbitWData' of module 'csr' is unconnected for instance 'u_csr' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:337]
WARNING: [Synth 8-7071] port 'llbitWen' of module 'csr' is unconnected for instance 'u_csr' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:337]
WARNING: [Synth 8-7023] instance 'u_csr' of module 'csr' has 56 connections declared, but only 54 given [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:337]
INFO: [Synth 8-6157] synthesizing module 'tlb' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tlb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'tlb' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/tlb.v:2]
INFO: [Synth 8-6157] synthesizing module 'icache' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:1]
INFO: [Synth 8-226] default block is never used [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:311]
INFO: [Synth 8-6157] synthesizing module 'inst_way0_bank0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way0_bank0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way0_bank1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way0_bank1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way0_bank2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way0_bank2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way0_bank3' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way0_bank3' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way0_bank3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way1_bank0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way1_bank0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way1_bank1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way1_bank1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way1_bank2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way1_bank2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_way1_bank3' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_way1_bank3' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_way1_bank3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_tagv_way0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_tagv_way0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_tagv_way0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_tagv_way0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inst_tagv_way1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_tagv_way1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_tagv_way1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/inst_tagv_way1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'i_lfsr' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:646]
INFO: [Synth 8-6155] done synthesizing module 'i_lfsr' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:646]
INFO: [Synth 8-6155] done synthesizing module 'icache' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:1]
INFO: [Synth 8-6157] synthesizing module 'dcache' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v:1]
INFO: [Synth 8-226] default block is never used [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v:313]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way0_bank3' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way0_bank3' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way0_bank3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_way1_bank3' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_way1_bank3' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/data_way1_bank3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tagv_way0' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/tagv_way0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tagv_way0' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/tagv_way0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tagv_way1' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/tagv_way1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tagv_way1' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/tagv_way1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'd_lfsr' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v:633]
INFO: [Synth 8-6155] done synthesizing module 'd_lfsr' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v:633]
INFO: [Synth 8-6155] done synthesizing module 'dcache' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_bridge' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/axi_bridge.v:2]
INFO: [Synth 8-6155] done synthesizing module 'axi_bridge' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/axi_bridge.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mycpu_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1x2' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1x2' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap_ram' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/ram_wrap/axi_wrap_ram.v:36]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-17728-ysxAshore/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/ram_wrap/axi_wrap_ram.v:36]
INFO: [Synth 8-6157] synthesizing module 'confreg' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/CONFREG/confreg.v:74]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'confreg' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/CONFREG/confreg.v:74]
INFO: [Synth 8-6155] done synthesizing module 'soc_lite_top' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/soc_lite_top.v:67]
WARNING: [Synth 8-6014] Unused sequential element csr_euen_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/csr.v:250]
WARNING: [Synth 8-6014] Unused sequential element requestBuffer_icacop_offset_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:217]
WARNING: [Synth 8-6014] Unused sequential element way1_D_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/icache.v:443]
WARNING: [Synth 8-6014] Unused sequential element way1_D_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/dcache.v:435]
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/ram_wrap/axi_wrap_ram.v:106]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/ram_wrap/axi_wrap_ram.v:107]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/CONFREG/confreg.v:190]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/CONFREG/confreg.v:191]
WARNING: [Synth 8-7129] Port arlen[7] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[6] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[5] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[4] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlen[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arsize[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arburst[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arburst[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[7] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[6] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[5] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[4] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlen[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awsize[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awsize[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awsize[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awburst[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awburst[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wid[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module confreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlock[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arlock[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[3] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[2] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arcache[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[2] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlock[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awlock[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[3] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[2] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awcache[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[2] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wid[3] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wid[2] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wid[1] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wid[0] in module axi_wrap_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[1] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[0] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port bid[3] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port bid[2] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port bid[1] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port bid[0] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port bresp[1] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port bresp[0] in module axi_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port icacop_offset[3] in module icache is either unconnected or has no load
WARNING: [Synth 8-7129] Port icacop_offset[2] in module icache is either unconnected or has no load
WARNING: [Synth 8-7129] Port icacop_offset[1] in module icache is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlbelo0_in[7] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlbelo1_in[7] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_in[6] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port mul_clk in module mul is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_exe_bus[7] in module exe_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_if_bus[7] in module if_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_if_bus[5] in module if_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_if_bus[3] in module if_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_if_bus[2] in module if_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_if_bus[1] in module if_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlb_to_if_bus[0] in module if_stage is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1510.891 ; gain = 593.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1510.891 ; gain = 593.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1510.891 ; gain = 593.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1510.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/tagv_way1/tagv_way1/inst_tagv_way0_in_context.xdc] for cell 'u_cpu/d_cache/way1_tagv'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/tagv_way1/tagv_way1/inst_tagv_way0_in_context.xdc] for cell 'u_cpu/d_cache/way1_tagv'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/tagv_way0/inst_tagv_way0_in_context.xdc] for cell 'u_cpu/d_cache/way0_tagv'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/tagv_way0/inst_tagv_way0_in_context.xdc] for cell 'u_cpu/d_cache/way0_tagv'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/data_way1_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank3'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/data_way1_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank3'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/data_way1_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/data_way1_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/data_way1_bank1/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank1'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/data_way1_bank1/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank1'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/data_way1_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank0'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/data_way1_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way1_bank0'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/data_way0_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank3'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/data_way0_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank3'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/data_way0_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/data_way0_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/data_way0_bank1/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank1'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/data_way0_bank1/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank1'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/data_way0_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank0'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/data_way0_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/d_cache/way0_bank0'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank3/inst_way1_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank3'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank3/inst_way1_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank3'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank2/inst_way1_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank2/inst_way1_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank1/inst_way1_bank1/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank1'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank1/inst_way1_bank1/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank1'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank0/inst_way1_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank0'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way1_bank0/inst_way1_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way1_bank0'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank3/inst_way0_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank3'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank3/inst_way0_bank3/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank3'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'pll.clk_pll'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank0/inst_way0_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank0'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank0/inst_way0_bank0/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank0'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank1/inst_way0_bank1/inst_way0_bank1_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank1'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank1/inst_way0_bank1/inst_way0_bank1_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank1'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank2/inst_way0_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank2'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_way0_bank2/inst_way0_bank2/inst_way0_bank0_in_context.xdc] for cell 'u_cpu/i_cache/way0_bank2'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_tagv_way0/inst_tagv_way0/inst_tagv_way0_in_context.xdc] for cell 'u_cpu/i_cache/way0_tagv'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_tagv_way0/inst_tagv_way0/inst_tagv_way0_in_context.xdc] for cell 'u_cpu/i_cache/way0_tagv'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_tagv_way1/inst_tagv_way1/inst_tagv_way1_in_context.xdc] for cell 'u_cpu/i_cache/way1_tagv'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.gen/sources_1/ip/inst_tagv_way1/inst_tagv_way1/inst_tagv_way1_in_context.xdc] for cell 'u_cpu/i_cache/way1_tagv'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/axi_ram/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT1'. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:126]
WARNING: [Vivado 12-508] No pins matched 'pll.clk_pll/inst/plle2_adv_inst/CLKOUT0'. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc:127]
Finished Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1628.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1628.828 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_crossbar_1x2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.074 ; gain = 711.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.074 ; gain = 711.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way1_tagv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way0_tagv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way1_bank3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way1_bank2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way1_bank1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way1_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way0_bank3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way0_bank2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way0_bank1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/d_cache/way0_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way1_bank3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way1_bank2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way1_bank1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way1_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way0_bank3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_crossbar_1x2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \pll.clk_pll . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way0_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way0_bank1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way0_bank2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way0_tagv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cpu/i_cache/way1_tagv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_axi_ram/ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.074 ; gain = 711.434
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'UnsignR_reg' and it is trimmed from '33' to '32' bits. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/div.v:68]
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'icache'
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'dcache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[15]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[16]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[0]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[1]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[2]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[3]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[4]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[5]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[6]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[7]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[8]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[9]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[10]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[11]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[12]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[13]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'SecStageBoothRes_reg[14]' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.srcs/sources_1/new/mul.v:165]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MAIN_IDLE |                              000 |                              000
             MAIN_LOOKUP |                              100 |                              001
               MAIN_MISS |                              011 |                              010
            MAIN_REPLACE |                              010 |                              011
             MAIN_REFILL |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               MAIN_IDLE |                              000 |                              000
             MAIN_LOOKUP |                              100 |                              001
               MAIN_MISS |                              011 |                              010
            MAIN_REPLACE |                              010 |                              011
             MAIN_REFILL |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                              000
                  iSTATE |                           100000 |                              001
                 iSTATE0 |                           010000 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           000100 |                              100
                 iSTATE3 |                           000010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.074 ; gain = 711.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 18    
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 960   
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              200 Bit    Registers := 1     
	              182 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 58    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 35    
	               19 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 68    
	                1 Bit    Registers := 173   
+---Muxes : 
	   2 Input  256 Bit        Muxes := 10    
	   2 Input  128 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 96    
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 4     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 34    
	   2 Input   19 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 41    
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	  14 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 26    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 73    
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 169   
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 21    
	   6 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[16][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][29]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][28]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][27]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][26]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][25]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][24]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][23]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][22]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][21]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][20]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][19]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][18]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][17]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][16]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][15]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][14]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][13]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][12]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][11]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][10]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][9]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][8]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[15][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[1][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[1][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[2][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[2][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[2][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[2][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[3][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[3][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[3][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[3][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[3][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[3][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[4][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][9]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][8]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[5][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][11]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][10]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][9]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][8]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[6][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][13]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][12]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][11]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][10]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][9]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][8]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][3]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][2]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][1]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[7][0]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][15]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][14]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][13]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][12]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][11]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][10]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][9]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][8]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][7]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][6]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][5]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][4]) is unused and will be removed from module mul.
WARNING: [Synth 8-3332] Sequential element (SecStageBoothRes_reg[8][3]) is unused and will be removed from module mul.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1726.945 ; gain = 809.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------+------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object       | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+------------------+-----------+----------------------+--------------+
|u_cpui_1/u_id_stage | u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+--------------------+------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1726.945 ; gain = 809.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:50 . Memory (MB): peak = 1951.020 ; gain = 1033.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------------+------------------+-----------+----------------------+--------------+
|Module Name         | RTL Object       | Inference | Size (Depth x Width) | Primitives   | 
+--------------------+------------------+-----------+----------------------+--------------+
|u_cpui_1/u_id_stage | u_regfile/rf_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+--------------------+------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:02:58 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:03:03 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:03:03 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:03:04 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:03:04 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:03:05 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:03:05 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_pll          |         1|
|2     |axi_crossbar_1x2 |         1|
|3     |axi_ram          |         1|
|4     |data_way0_bank0  |         1|
|5     |data_way0_bank1  |         1|
|6     |data_way0_bank2  |         1|
|7     |data_way0_bank3  |         1|
|8     |data_way1_bank0  |         1|
|9     |data_way1_bank1  |         1|
|10    |data_way1_bank2  |         1|
|11    |data_way1_bank3  |         1|
|12    |tagv_way0        |         1|
|13    |tagv_way1        |         1|
|14    |inst_way0_bank0  |         1|
|15    |inst_way0_bank1  |         1|
|16    |inst_way0_bank2  |         1|
|17    |inst_way0_bank3  |         1|
|18    |inst_way1_bank0  |         1|
|19    |inst_way1_bank1  |         1|
|20    |inst_way1_bank2  |         1|
|21    |inst_way1_bank3  |         1|
|22    |inst_tagv_way0   |         1|
|23    |inst_tagv_way1   |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |axi_crossbar_1x2 |     1|
|2     |axi_ram          |     1|
|3     |clk_pll          |     1|
|4     |data_way0_bank0  |     1|
|5     |data_way0_bank1  |     1|
|6     |data_way0_bank2  |     1|
|7     |data_way0_bank3  |     1|
|8     |data_way1_bank0  |     1|
|9     |data_way1_bank1  |     1|
|10    |data_way1_bank2  |     1|
|11    |data_way1_bank3  |     1|
|12    |inst_tagv_way0   |     1|
|13    |inst_tagv_way1   |     1|
|14    |inst_way0_bank0  |     1|
|15    |inst_way0_bank1  |     1|
|16    |inst_way0_bank2  |     1|
|17    |inst_way0_bank3  |     1|
|18    |inst_way1_bank0  |     1|
|19    |inst_way1_bank1  |     1|
|20    |inst_way1_bank2  |     1|
|21    |inst_way1_bank3  |     1|
|22    |tagv_way0        |     1|
|23    |tagv_way1        |     1|
|24    |BUFG             |     1|
|25    |CARRY4           |   483|
|26    |LUT1             |   199|
|27    |LUT2             |   348|
|28    |LUT3             |  1041|
|29    |LUT4             |   954|
|30    |LUT5             |  2328|
|31    |LUT6             |  3614|
|32    |MUXF7            |   187|
|33    |MUXF8            |    20|
|34    |RAM32M           |    10|
|35    |RAM32X1D         |     4|
|36    |FDRE             |  4355|
|37    |FDSE             |    53|
|38    |LD               |   816|
|39    |IBUF             |    15|
|40    |OBUF             |    71|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:03:05 . Memory (MB): peak = 2206.441 ; gain = 1288.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 2206.441 ; gain = 1170.617
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:03:05 . Memory (MB): peak = 2206.441 ; gain = 1288.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2206.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2206.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 830 instances were transformed.
  LD => LDCE: 816 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 96713b56
INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 249 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 2206.441 ; gain = 1740.391
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_axi/run_vivado/project/loongson.runs/synth_1/soc_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_synth.rpt -pb soc_lite_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 14:23:50 2024...
