# Comparing `tmp/switchboard_hw-0.0.41-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip` & `tmp/switchboard_hw-0.1.0-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip`

## zipinfo {}

```diff
@@ -1,85 +1,85 @@
-Zip file size: 312480 bytes, number of entries: 83
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard_hw.libs/
--rwxr-xr-x  2.0 unx   598952 b- defN 24-Apr-16 19:13 _switchboard.cpython-39-x86_64-linux-gnu.so
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilator/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/vpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/dpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/cpp/
--rw-r--r--  2.0 unx    19174 b- defN 24-Apr-16 19:13 switchboard/sbdut.py
--rw-r--r--  2.0 unx    19140 b- defN 24-Apr-16 19:13 switchboard/axi.py
--rw-r--r--  2.0 unx     2056 b- defN 24-Apr-16 19:13 switchboard/util.py
--rw-r--r--  2.0 unx    10762 b- defN 24-Apr-16 19:13 switchboard/sbtcp.py
--rw-r--r--  2.0 unx      547 b- defN 24-Apr-16 19:13 switchboard/xyce.py
--rw-r--r--  2.0 unx     1311 b- defN 24-Apr-16 19:13 switchboard/test_util.py
--rw-r--r--  2.0 unx     1012 b- defN 24-Apr-16 19:13 switchboard/verilator.py
--rw-r--r--  2.0 unx      311 b- defN 24-Apr-16 19:13 switchboard/warn.py
--rw-r--r--  2.0 unx      428 b- defN 24-Apr-16 19:13 switchboard/switchboard.py
--rw-r--r--  2.0 unx     1701 b- defN 24-Apr-16 19:13 switchboard/uart_xactor.py
--rw-r--r--  2.0 unx      910 b- defN 24-Apr-16 19:13 switchboard/__init__.py
--rw-r--r--  2.0 unx     2705 b- defN 24-Apr-16 19:13 switchboard/gpio.py
--rw-r--r--  2.0 unx    26147 b- defN 24-Apr-16 19:13 switchboard/umi.py
--rw-r--r--  2.0 unx     2008 b- defN 24-Apr-16 19:13 switchboard/icarus.py
--rw-r--r--  2.0 unx    12719 b- defN 24-Apr-16 19:13 switchboard/axil.py
--rw-r--r--  2.0 unx    18067 b- defN 24-Apr-16 19:13 switchboard/ams.py
--rw-r--r--  2.0 unx     5206 b- defN 24-Apr-16 19:13 switchboard/loopback.py
--rw-r--r--  2.0 unx     3398 b- defN 24-Apr-16 19:13 switchboard/bitvector.py
--rw-r--r--  2.0 unx     3404 b- defN 24-Apr-16 19:13 switchboard/verilator/testbench.cc
--rw-r--r--  2.0 unx      526 b- defN 24-Apr-16 19:13 switchboard/verilator/config.vlt
--rw-r--r--  2.0 unx     4954 b- defN 24-Apr-16 19:13 switchboard/vpi/xyce_vpi.cc
--rw-r--r--  2.0 unx     8576 b- defN 24-Apr-16 19:13 switchboard/vpi/switchboard_vpi.cc
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/fpga/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/common/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/sim/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/fpga/include/
--rw-r--r--  2.0 unx     1005 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/memory_fault.sv
--rw-r--r--  2.0 unx     3171 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/axi_writer.sv
--rw-r--r--  2.0 unx     4297 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/umi_fpga_queues.sv
--rw-r--r--  2.0 unx     8478 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/config_registers.sv
--rw-r--r--  2.0 unx     7608 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/sb_tx_fpga.sv
--rw-r--r--  2.0 unx     7821 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/sb_rx_fpga.sv
--rw-r--r--  2.0 unx    13623 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/sb_fpga_queues.sv
--rw-r--r--  2.0 unx     2061 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/axi_reader.sv
--rw-r--r--  2.0 unx      789 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/include/sb_queue_regmap.vh
--rw-r--r--  2.0 unx      272 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/include/spsc_queue.vh
--rw-r--r--  2.0 unx    14201 b- defN 24-Apr-16 19:13 switchboard/verilog/common/switchboard.vh
--rw-r--r--  2.0 unx     7590 b- defN 24-Apr-16 19:13 switchboard/verilog/common/umi_gpio.v
--rw-r--r--  2.0 unx     7372 b- defN 24-Apr-16 19:13 switchboard/verilog/common/uart_xactor.sv
--rw-r--r--  2.0 unx     5434 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_axi_m.sv
--rw-r--r--  2.0 unx     1375 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/umi_tx_sim.sv
--rw-r--r--  2.0 unx     1462 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/queue_to_umi_sim.sv
--rw-r--r--  2.0 unx      468 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/auto_stop_sim.sv
--rw-r--r--  2.0 unx     1902 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/xyce_intf.sv
--rw-r--r--  2.0 unx     5268 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/queue_to_sb_sim.sv
--rw-r--r--  2.0 unx     6188 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_to_queue_sim.sv
--rw-r--r--  2.0 unx     4556 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
--rw-r--r--  2.0 unx     1379 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/umi_rx_sim.sv
--rw-r--r--  2.0 unx     1538 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/umi_to_queue_sim.sv
--rw-r--r--  2.0 unx     4341 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_axil_m.sv
--rw-r--r--  2.0 unx     1242 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_rx_sim.sv
--rw-r--r--  2.0 unx     3310 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/perf_meas_sim.sv
--rw-r--r--  2.0 unx     1239 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_tx_sim.sv
--rw-r--r--  2.0 unx     1103 b- defN 24-Apr-16 19:13 switchboard/dpi/xyce_dpi.cc
--rw-r--r--  2.0 unx     2746 b- defN 24-Apr-16 19:13 switchboard/dpi/switchboard_dpi.cc
--rw-r--r--  2.0 unx     4047 b- defN 24-Apr-16 19:13 switchboard/cpp/pciedev.h
--rw-r--r--  2.0 unx     3809 b- defN 24-Apr-16 19:13 switchboard/cpp/umilib.hpp
--rw-r--r--  2.0 unx     2514 b- defN 24-Apr-16 19:13 switchboard/cpp/switchboard_tlm.hpp
--rw-r--r--  2.0 unx     2351 b- defN 24-Apr-16 19:13 switchboard/cpp/xyce.hpp
--rw-r--r--  2.0 unx     3792 b- defN 24-Apr-16 19:13 switchboard/cpp/switchboard.hpp
--rw-r--r--  2.0 unx     4477 b- defN 24-Apr-16 19:13 switchboard/cpp/umilib.h
--rw-r--r--  2.0 unx     2786 b- defN 24-Apr-16 19:13 switchboard/cpp/router.cc
--rw-r--r--  2.0 unx      979 b- defN 24-Apr-16 19:13 switchboard/cpp/bitutil.h
--rw-r--r--  2.0 unx     6479 b- defN 24-Apr-16 19:13 switchboard/cpp/spsc_queue.h
--rw-r--r--  2.0 unx     6188 b- defN 24-Apr-16 19:13 switchboard/cpp/switchboard_pcie.hpp
--rw-r--r--  2.0 unx      291 b- defN 24-Apr-16 19:13 switchboard/cpp/Makefile
--rw-r--r--  2.0 unx     9861 b- defN 24-Apr-16 19:13 switchboard/cpp/umisb.hpp
--rw-r--r--  2.0 unx     2376 b- defN 24-Apr-16 19:13 switchboard/cpp/pagemap.h
--rw-r--r--  2.0 unx       25 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/top_level.txt
--rw-r--r--  2.0 unx    18292 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/METADATA
--rw-r--r--  2.0 unx      148 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/WHEEL
--rw-r--r--  2.0 unx       92 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/entry_points.txt
--rw-rw-r--  2.0 unx     6354 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/RECORD
--rw-r--r--  2.0 unx    10766 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/LICENSE
-83 files, 951480 bytes uncompressed, 301038 bytes compressed:  68.4%
+Zip file size: 313901 bytes, number of entries: 83
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard_hw.libs/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/
+-rwxr-xr-x  2.0 unx   598952 b- defN 24-Apr-18 17:07 _switchboard.cpython-39-x86_64-linux-gnu.so
+-rw-r--r--  2.0 unx    10766 b- defN 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/LICENSE
+-rw-r--r--  2.0 unx    18115 b- defN 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/METADATA
+-rw-rw-r--  2.0 unx     6348 b- defN 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/RECORD
+-rw-r--r--  2.0 unx       25 b- defN 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/top_level.txt
+-rw-r--r--  2.0 unx       92 b- defN 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/entry_points.txt
+-rw-r--r--  2.0 unx      148 b- defN 24-Apr-18 17:07 switchboard_hw-0.1.0.dist-info/WHEEL
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/verilog/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/dpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/verilator/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/vpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/cpp/
+-rw-r--r--  2.0 unx     2008 b- defN 24-Apr-18 17:07 switchboard/icarus.py
+-rw-r--r--  2.0 unx    21796 b- defN 24-Apr-18 17:07 switchboard/sbdut.py
+-rw-r--r--  2.0 unx     2705 b- defN 24-Apr-18 17:07 switchboard/gpio.py
+-rw-r--r--  2.0 unx    26147 b- defN 24-Apr-18 17:07 switchboard/umi.py
+-rw-r--r--  2.0 unx     1701 b- defN 24-Apr-18 17:07 switchboard/uart_xactor.py
+-rw-r--r--  2.0 unx      428 b- defN 24-Apr-18 17:07 switchboard/switchboard.py
+-rw-r--r--  2.0 unx     1311 b- defN 24-Apr-18 17:07 switchboard/test_util.py
+-rw-r--r--  2.0 unx    10762 b- defN 24-Apr-18 17:07 switchboard/sbtcp.py
+-rw-r--r--  2.0 unx    12719 b- defN 24-Apr-18 17:07 switchboard/axil.py
+-rw-r--r--  2.0 unx      910 b- defN 24-Apr-18 17:07 switchboard/__init__.py
+-rw-r--r--  2.0 unx    18067 b- defN 24-Apr-18 17:07 switchboard/ams.py
+-rw-r--r--  2.0 unx     5206 b- defN 24-Apr-18 17:07 switchboard/loopback.py
+-rw-r--r--  2.0 unx      311 b- defN 24-Apr-18 17:07 switchboard/warn.py
+-rw-r--r--  2.0 unx     3398 b- defN 24-Apr-18 17:07 switchboard/bitvector.py
+-rw-r--r--  2.0 unx      547 b- defN 24-Apr-18 17:07 switchboard/xyce.py
+-rw-r--r--  2.0 unx     2056 b- defN 24-Apr-18 17:07 switchboard/util.py
+-rw-r--r--  2.0 unx     1012 b- defN 24-Apr-18 17:07 switchboard/verilator.py
+-rw-r--r--  2.0 unx    19140 b- defN 24-Apr-18 17:07 switchboard/axi.py
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/verilog/fpga/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/verilog/common/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/verilog/sim/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-18 17:07 switchboard/verilog/fpga/include/
+-rw-r--r--  2.0 unx     1005 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/memory_fault.sv
+-rw-r--r--  2.0 unx     2061 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/axi_reader.sv
+-rw-r--r--  2.0 unx     7608 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/sb_tx_fpga.sv
+-rw-r--r--  2.0 unx     3171 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/axi_writer.sv
+-rw-r--r--  2.0 unx     7821 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/sb_rx_fpga.sv
+-rw-r--r--  2.0 unx    13623 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/sb_fpga_queues.sv
+-rw-r--r--  2.0 unx     4297 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/umi_fpga_queues.sv
+-rw-r--r--  2.0 unx     8478 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/config_registers.sv
+-rw-r--r--  2.0 unx      789 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/include/sb_queue_regmap.vh
+-rw-r--r--  2.0 unx      272 b- defN 24-Apr-18 17:07 switchboard/verilog/fpga/include/spsc_queue.vh
+-rw-r--r--  2.0 unx     7590 b- defN 24-Apr-18 17:07 switchboard/verilog/common/umi_gpio.v
+-rw-r--r--  2.0 unx    20082 b- defN 24-Apr-18 17:07 switchboard/verilog/common/switchboard.vh
+-rw-r--r--  2.0 unx     7372 b- defN 24-Apr-18 17:07 switchboard/verilog/common/uart_xactor.sv
+-rw-r--r--  2.0 unx     5670 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/sb_axi_m.sv
+-rw-r--r--  2.0 unx     4556 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+-rw-r--r--  2.0 unx     3310 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/perf_meas_sim.sv
+-rw-r--r--  2.0 unx     1283 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/sb_tx_sim.sv
+-rw-r--r--  2.0 unx     1286 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/sb_rx_sim.sv
+-rw-r--r--  2.0 unx     1419 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/umi_tx_sim.sv
+-rw-r--r--  2.0 unx     5504 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/queue_to_sb_sim.sv
+-rw-r--r--  2.0 unx     1423 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/umi_rx_sim.sv
+-rw-r--r--  2.0 unx     1902 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/xyce_intf.sv
+-rw-r--r--  2.0 unx     1506 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/queue_to_umi_sim.sv
+-rw-r--r--  2.0 unx      468 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/auto_stop_sim.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/sb_axil_m.sv
+-rw-r--r--  2.0 unx     6424 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/sb_to_queue_sim.sv
+-rw-r--r--  2.0 unx     1582 b- defN 24-Apr-18 17:07 switchboard/verilog/sim/umi_to_queue_sim.sv
+-rw-r--r--  2.0 unx     1103 b- defN 24-Apr-18 17:07 switchboard/dpi/xyce_dpi.cc
+-rw-r--r--  2.0 unx     2746 b- defN 24-Apr-18 17:07 switchboard/dpi/switchboard_dpi.cc
+-rw-r--r--  2.0 unx      526 b- defN 24-Apr-18 17:07 switchboard/verilator/config.vlt
+-rw-r--r--  2.0 unx     3404 b- defN 24-Apr-18 17:07 switchboard/verilator/testbench.cc
+-rw-r--r--  2.0 unx     8576 b- defN 24-Apr-18 17:07 switchboard/vpi/switchboard_vpi.cc
+-rw-r--r--  2.0 unx     4954 b- defN 24-Apr-18 17:07 switchboard/vpi/xyce_vpi.cc
+-rw-r--r--  2.0 unx      291 b- defN 24-Apr-18 17:07 switchboard/cpp/Makefile
+-rw-r--r--  2.0 unx     6188 b- defN 24-Apr-18 17:07 switchboard/cpp/switchboard_pcie.hpp
+-rw-r--r--  2.0 unx     2351 b- defN 24-Apr-18 17:07 switchboard/cpp/xyce.hpp
+-rw-r--r--  2.0 unx      979 b- defN 24-Apr-18 17:07 switchboard/cpp/bitutil.h
+-rw-r--r--  2.0 unx     9861 b- defN 24-Apr-18 17:07 switchboard/cpp/umisb.hpp
+-rw-r--r--  2.0 unx     2376 b- defN 24-Apr-18 17:07 switchboard/cpp/pagemap.h
+-rw-r--r--  2.0 unx     6479 b- defN 24-Apr-18 17:07 switchboard/cpp/spsc_queue.h
+-rw-r--r--  2.0 unx     2786 b- defN 24-Apr-18 17:07 switchboard/cpp/router.cc
+-rw-r--r--  2.0 unx     3792 b- defN 24-Apr-18 17:07 switchboard/cpp/switchboard.hpp
+-rw-r--r--  2.0 unx     3809 b- defN 24-Apr-18 17:07 switchboard/cpp/umilib.hpp
+-rw-r--r--  2.0 unx     2514 b- defN 24-Apr-18 17:07 switchboard/cpp/switchboard_tlm.hpp
+-rw-r--r--  2.0 unx     4477 b- defN 24-Apr-18 17:07 switchboard/cpp/umilib.h
+-rw-r--r--  2.0 unx     4047 b- defN 24-Apr-18 17:07 switchboard/cpp/pciedev.h
+83 files, 961008 bytes uncompressed, 302473 bytes compressed:  68.5%
```

## zipnote {}

```diff
@@ -1,98 +1,104 @@
-Filename: switchboard/
+Filename: switchboard_hw-0.1.0.dist-info/
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/
+Filename: switchboard_hw.libs/
 Comment: 
 
-Filename: switchboard_hw.libs/
+Filename: switchboard/
 Comment: 
 
 Filename: _switchboard.cpython-39-x86_64-linux-gnu.so
 Comment: 
 
-Filename: switchboard/verilator/
+Filename: switchboard_hw-0.1.0.dist-info/LICENSE
 Comment: 
 
-Filename: switchboard/vpi/
+Filename: switchboard_hw-0.1.0.dist-info/METADATA
 Comment: 
 
-Filename: switchboard/verilog/
+Filename: switchboard_hw-0.1.0.dist-info/RECORD
 Comment: 
 
-Filename: switchboard/dpi/
+Filename: switchboard_hw-0.1.0.dist-info/top_level.txt
 Comment: 
 
-Filename: switchboard/cpp/
+Filename: switchboard_hw-0.1.0.dist-info/entry_points.txt
 Comment: 
 
-Filename: switchboard/sbdut.py
+Filename: switchboard_hw-0.1.0.dist-info/WHEEL
 Comment: 
 
-Filename: switchboard/axi.py
+Filename: switchboard/verilog/
 Comment: 
 
-Filename: switchboard/util.py
+Filename: switchboard/dpi/
 Comment: 
 
-Filename: switchboard/sbtcp.py
+Filename: switchboard/verilator/
 Comment: 
 
-Filename: switchboard/xyce.py
+Filename: switchboard/vpi/
 Comment: 
 
-Filename: switchboard/test_util.py
+Filename: switchboard/cpp/
 Comment: 
 
-Filename: switchboard/verilator.py
+Filename: switchboard/icarus.py
 Comment: 
 
-Filename: switchboard/warn.py
+Filename: switchboard/sbdut.py
 Comment: 
 
-Filename: switchboard/switchboard.py
+Filename: switchboard/gpio.py
 Comment: 
 
-Filename: switchboard/uart_xactor.py
+Filename: switchboard/umi.py
 Comment: 
 
-Filename: switchboard/__init__.py
+Filename: switchboard/uart_xactor.py
 Comment: 
 
-Filename: switchboard/gpio.py
+Filename: switchboard/switchboard.py
 Comment: 
 
-Filename: switchboard/umi.py
+Filename: switchboard/test_util.py
 Comment: 
 
-Filename: switchboard/icarus.py
+Filename: switchboard/sbtcp.py
 Comment: 
 
 Filename: switchboard/axil.py
 Comment: 
 
+Filename: switchboard/__init__.py
+Comment: 
+
 Filename: switchboard/ams.py
 Comment: 
 
 Filename: switchboard/loopback.py
 Comment: 
 
+Filename: switchboard/warn.py
+Comment: 
+
 Filename: switchboard/bitvector.py
 Comment: 
 
-Filename: switchboard/verilator/testbench.cc
+Filename: switchboard/xyce.py
 Comment: 
 
-Filename: switchboard/verilator/config.vlt
+Filename: switchboard/util.py
 Comment: 
 
-Filename: switchboard/vpi/xyce_vpi.cc
+Filename: switchboard/verilator.py
 Comment: 
 
-Filename: switchboard/vpi/switchboard_vpi.cc
+Filename: switchboard/axi.py
 Comment: 
 
 Filename: switchboard/verilog/fpga/
 Comment: 
 
 Filename: switchboard/verilog/common/
 Comment: 
@@ -102,149 +108,143 @@
 
 Filename: switchboard/verilog/fpga/include/
 Comment: 
 
 Filename: switchboard/verilog/fpga/memory_fault.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/axi_writer.sv
-Comment: 
-
-Filename: switchboard/verilog/fpga/umi_fpga_queues.sv
+Filename: switchboard/verilog/fpga/axi_reader.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/config_registers.sv
+Filename: switchboard/verilog/fpga/sb_tx_fpga.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/sb_tx_fpga.sv
+Filename: switchboard/verilog/fpga/axi_writer.sv
 Comment: 
 
 Filename: switchboard/verilog/fpga/sb_rx_fpga.sv
 Comment: 
 
 Filename: switchboard/verilog/fpga/sb_fpga_queues.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/axi_reader.sv
+Filename: switchboard/verilog/fpga/umi_fpga_queues.sv
+Comment: 
+
+Filename: switchboard/verilog/fpga/config_registers.sv
 Comment: 
 
 Filename: switchboard/verilog/fpga/include/sb_queue_regmap.vh
 Comment: 
 
 Filename: switchboard/verilog/fpga/include/spsc_queue.vh
 Comment: 
 
-Filename: switchboard/verilog/common/switchboard.vh
+Filename: switchboard/verilog/common/umi_gpio.v
 Comment: 
 
-Filename: switchboard/verilog/common/umi_gpio.v
+Filename: switchboard/verilog/common/switchboard.vh
 Comment: 
 
 Filename: switchboard/verilog/common/uart_xactor.sv
 Comment: 
 
 Filename: switchboard/verilog/sim/sb_axi_m.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/umi_tx_sim.sv
+Filename: switchboard/verilog/sim/sb_jtag_rbb_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/queue_to_umi_sim.sv
+Filename: switchboard/verilog/sim/perf_meas_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/auto_stop_sim.sv
+Filename: switchboard/verilog/sim/sb_tx_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/xyce_intf.sv
+Filename: switchboard/verilog/sim/sb_rx_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/queue_to_sb_sim.sv
+Filename: switchboard/verilog/sim/umi_tx_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_to_queue_sim.sv
+Filename: switchboard/verilog/sim/queue_to_sb_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+Filename: switchboard/verilog/sim/umi_rx_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/umi_rx_sim.sv
+Filename: switchboard/verilog/sim/xyce_intf.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/umi_to_queue_sim.sv
+Filename: switchboard/verilog/sim/queue_to_umi_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_axil_m.sv
+Filename: switchboard/verilog/sim/auto_stop_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_rx_sim.sv
+Filename: switchboard/verilog/sim/sb_axil_m.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/perf_meas_sim.sv
+Filename: switchboard/verilog/sim/sb_to_queue_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_tx_sim.sv
+Filename: switchboard/verilog/sim/umi_to_queue_sim.sv
 Comment: 
 
 Filename: switchboard/dpi/xyce_dpi.cc
 Comment: 
 
 Filename: switchboard/dpi/switchboard_dpi.cc
 Comment: 
 
-Filename: switchboard/cpp/pciedev.h
+Filename: switchboard/verilator/config.vlt
 Comment: 
 
-Filename: switchboard/cpp/umilib.hpp
+Filename: switchboard/verilator/testbench.cc
 Comment: 
 
-Filename: switchboard/cpp/switchboard_tlm.hpp
+Filename: switchboard/vpi/switchboard_vpi.cc
 Comment: 
 
-Filename: switchboard/cpp/xyce.hpp
+Filename: switchboard/vpi/xyce_vpi.cc
 Comment: 
 
-Filename: switchboard/cpp/switchboard.hpp
+Filename: switchboard/cpp/Makefile
 Comment: 
 
-Filename: switchboard/cpp/umilib.h
+Filename: switchboard/cpp/switchboard_pcie.hpp
 Comment: 
 
-Filename: switchboard/cpp/router.cc
+Filename: switchboard/cpp/xyce.hpp
 Comment: 
 
 Filename: switchboard/cpp/bitutil.h
 Comment: 
 
-Filename: switchboard/cpp/spsc_queue.h
-Comment: 
-
-Filename: switchboard/cpp/switchboard_pcie.hpp
-Comment: 
-
-Filename: switchboard/cpp/Makefile
-Comment: 
-
 Filename: switchboard/cpp/umisb.hpp
 Comment: 
 
 Filename: switchboard/cpp/pagemap.h
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/top_level.txt
+Filename: switchboard/cpp/spsc_queue.h
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/METADATA
+Filename: switchboard/cpp/router.cc
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/WHEEL
+Filename: switchboard/cpp/switchboard.hpp
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/entry_points.txt
+Filename: switchboard/cpp/umilib.hpp
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/RECORD
+Filename: switchboard/cpp/switchboard_tlm.hpp
 Comment: 
 
-Filename: switchboard_hw-0.0.41.dist-info/LICENSE
+Filename: switchboard/cpp/umilib.h
+Comment: 
+
+Filename: switchboard/cpp/pciedev.h
 Comment: 
 
 Zip file comment:
```

## switchboard/sbdut.py

```diff
@@ -17,40 +17,42 @@
 from typing import List, Dict, Any
 from pathlib import Path
 
 from .switchboard import path as sb_path
 from .verilator import verilator_run
 from .icarus import icarus_build_vpi, icarus_find_vpi, icarus_run
 from .util import plusargs_to_args, binary_run
-from .warn import warn_future
 from .xyce import xyce_flags
 from .ams import make_ams_spice_wrapper, make_ams_verilog_wrapper, parse_spice_subckts
 
 import siliconcompiler
 from siliconcompiler.flows import dvflow
 
 SB_DIR = sb_path()
 
 
 class SbDut(siliconcompiler.Chip):
     def __init__(
         self,
         design: str = 'testbench',
         tool: str = 'verilator',
-        default_main: bool = None,
+        default_main: bool = True,
         trace: bool = True,
         trace_type: str = 'vcd',
         module: str = None,
         fpga: bool = False,
         xyce: bool = False,
         frequency: float = 100e6,
         period: float = None,
         timeunit: str = None,
         timeprecision: str = None,
-        warnings: List[str] = None
+        warnings: List[str] = None,
+        cmdline: bool = False,
+        fast: bool = False,
+        extra_args: dict = None
     ):
         """
         Parameters
         ----------
         design: string
             Name of the top level chip design module.
 
@@ -83,41 +85,101 @@
             If provided, the default period of the clock generated in the testbench,
             in seconds.
 
         warnings: List[str], optional
             If provided, a list of tool-specific warnings to enable.  If not provided, a default
             set of warnings will be included.  Warnings can be disabled by setting this argument
             to an empty list.
+
+        cmdline: bool, optional
+            If True, accept configuration settings from the command line, such as "--trace",
+            "--tool TOOL", and "--fast".
+
+        fast: bool, optional
+            If True, the simulation binary will not be rebuilt if an existing one is found.
+            The setting here can be overridden when build() is called by setting its argument
+            with the same name.
         """
+
         # call the super constructor
 
         super().__init__(design)
 
+        # parse command-line options if desired
+
+        if cmdline:
+            from argparse import ArgumentParser
+
+            parser = ArgumentParser()
+
+            if not trace:
+                parser.add_argument('--trace', action='store_true', help='Probe'
+                    ' waveforms during simulation.')
+            else:
+                parser.add_argument('--no-trace', action='store_true', help='Do not'
+                    ' probe waveforms during simulation.  This can improve build time'
+                    ' and run time, but reduces visibility.')
+
+            parser.add_argument('--trace-type', type=str, choices=['vcd', 'fst'],
+                default=trace_type, help='File type for waveform probing.')
+
+            if not fast:
+                parser.add_argument('--fast', action='store_true', help='Do not build'
+                    ' the simulator binary if it has already been built.')
+            else:
+                parser.add_argument('--rebuild', action='store_true', help='Build the'
+                    ' simulator binary even if it has already been built.')
+
+            parser.add_argument('--tool', type=str, choices=['verilator', 'icarus'],
+                default=tool, help='Name of the simulator to use.')
+
+            group = parser.add_mutually_exclusive_group()
+            group.add_argument('--period', type=float, default=period,
+                help='Period of the clk signal in seconds.  Automatically set if'
+                ' --frequency is provided.')
+            group.add_argument('--frequency', type=float, default=frequency,
+                help='Frequency of the clk signal in Hz.  Automatically set if'
+                ' --period is provided.')
+
+            if extra_args is not None:
+                for k, v in extra_args.items():
+                    parser.add_argument(k, **v)
+
+            self.args = parser.parse_args()
+
+            if not trace:
+                trace = self.args.trace
+            else:
+                trace = not self.args.no_trace
+
+            trace_type = self.args.trace_type
+
+            if not fast:
+                fast = self.args.fast
+            else:
+                fast = not self.args.rebuild
+
+            tool = self.args.tool
+            frequency = self.args.frequency
+            period = self.args.period
+
         # input validation
 
         if trace_type not in ('vcd', 'fst'):
             raise ValueError('Invalid trace_type, expected one of "vcd" or "fst"')
 
-        if (tool == 'verilator') and (default_main is None):
-            default_main = False
-            warn_future("default_main isn't provided to the SbDut constructor;"
-                ' defaulting to False.  However, we suggest setting default_main=True'
-                ' and removing any calls to add() that explicitly add a testbench.cc'
-                ' file for Verilator, since that is done automatically when'
-                ' default_main=True.  In the future, the default value for default_main'
-                ' will be True.')
-
         # save settings
 
         self.tool = tool
         self.trace = trace
         self.trace_type = trace_type
         self.fpga = fpga
         self.xyce = False  # is set True by _configure_xyce
         self.warnings = warnings
+        self.fast = fast
 
         if (period is None) and (frequency is not None):
             period = 1 / frequency
         self.period = period
 
         self.timeunit = timeunit
         self.timeprecision = timeprecision
@@ -137,14 +199,18 @@
                 self.set('option', opt, sb_path() / 'verilog' / 'sim')
             self.add('option', opt, sb_path() / 'verilog' / 'common')
 
         self.set('option', 'mode', 'sim')
 
         if trace:
             self.set('option', 'trace', True)
+            self.set('option', 'define', 'SB_TRACE')
+
+        if self.trace_type == 'fst':
+            self.set('option', 'define', 'SB_TRACE_FST')
 
         if tool == 'icarus':
             self._configure_icarus()
         else:
             if module is None:
                 if tool == 'verilator':
                     module = 'siliconcompiler'
@@ -231,14 +297,16 @@
         self.set('option', 'to', 'compile')
 
     def _configure_xyce(self):
         if self.xyce:
             # already configured, so return early
             return
 
+        self.add('option', 'define', 'SB_XYCE')
+
         if self.tool != 'icarus':
             self.input(SB_DIR / 'dpi' / 'xyce_dpi.cc')
 
             xyce_c_includes, xyce_ld_flags = xyce_flags()
 
             self.add('tool', self.tool, 'task', 'compile', 'dir', 'cincludes', xyce_c_includes)
             self.add('tool', self.tool, 'task', 'compile', 'var', 'ldflags', xyce_ld_flags)
@@ -251,26 +319,30 @@
         if self.tool == 'icarus':
             result_kind = 'vvp'
         else:
             result_kind = 'vexe'
 
         return self.find_result(result_kind, step='compile')
 
-    def build(self, cwd: str = None, fast: bool = False):
+    def build(self, cwd: str = None, fast: bool = None):
         """
         Parameters
         ---------
         cwd: str, optional
             Working directory for the simulation build
 
         fast: bool, optional
-            If True, the simulation binary will not be rebuilt if
-            an existing one is found
+            If True, the simulation binary will not be rebuilt if an existing one
+            is found.  Defaults to the value provided to the SbDut constructor,
+            which in turn defaults to False.
         """
 
+        if fast is None:
+            fast = self.fast
+
         if self.tool == 'icarus':
             if (not fast) or (icarus_find_vpi(cwd, name='switchboard') is None):
                 icarus_build_vpi(cwd, name='switchboard')
             if self.xyce and ((not fast) or (icarus_find_vpi(cwd, name='xyce') is None)):
                 cincludes, ldflags = xyce_flags()
                 icarus_build_vpi(cwd, name='xyce', cincludes=cincludes, ldflags=ldflags)
```

## switchboard/util.py

```diff
@@ -1,10 +1,10 @@
 # General utilities for working with switchboard
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 import atexit
 import signal
 import subprocess
 import shlex
```

## switchboard/sbtcp.py

```diff
@@ -1,12 +1,12 @@
 #!/usr/bin/env python3
 
 # Command-line tool that bridges Switchboard packets over TCP.
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 # reference for setting up Python TCP connections:
 # https://realpython.com/python-sockets/#echo-client-and-server
 
 # reference for non-blocking socket programming:
 # https://stackoverflow.com/a/16745561
```

## switchboard/test_util.py

```diff
@@ -1,10 +1,10 @@
 # General utilities for working with switchboard
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 import subprocess
 from pathlib import Path
 
 
 def test_cmd(args, expected=None, path=None):
```

## switchboard/verilator.py

```diff
@@ -1,10 +1,10 @@
 # Utilities for working with Verilator
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 # TODO: replace with SiliconCompiler functionality
 
 from .util import plusargs_to_args, binary_run
```

## switchboard/warn.py

```diff
@@ -1,10 +1,10 @@
 # Infrastructure for printing deprecation warnings
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 
 import warnings
 
 
 warnings.simplefilter('once', FutureWarning)
```

## switchboard/switchboard.py

```diff
@@ -1,10 +1,10 @@
 # Switchboard CLI
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 from argparse import ArgumentParser
 from pathlib import Path
 
 
 def path():
```

## switchboard/uart_xactor.py

```diff
@@ -1,10 +1,10 @@
 #!/usr/bin/env python3
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 """
 UMI/UART Transactor.
 """
 
 import numpy as np
```

## switchboard/__init__.py

```diff
@@ -1,8 +1,8 @@
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 # in the future, there may be some functions implemented directly in Python
 # for now, though, all of the functionality is implemented in C++
 
 from _switchboard import (PySbPacket, delete_queue, umi_opcode_to_str,
     PySbTx, PySbRx, UmiCmd, PySbTxPcie, PySbRxPcie, PyUmiPacket, umi_pack,
```

## switchboard/gpio.py

```diff
@@ -1,8 +1,8 @@
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 import numpy as np
 from .bitvector import BitVector
 
 
 class UmiGpioInput:
```

## switchboard/umi.py

```diff
@@ -1,10 +1,10 @@
 # Python interface for UMI reads, writes, and atomic operations
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 import random
 import numpy as np
 
 from numbers import Integral
 from typing import Iterable, Union, Dict
```

## switchboard/icarus.py

```diff
@@ -1,10 +1,10 @@
 # Utilities for working with Icarus Verilog
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 # TODO: replace with SiliconCompiler functionality
 
 from typing import Union, List
 from pathlib import Path
```

## switchboard/loopback.py

```diff
@@ -1,10 +1,10 @@
 # Loopback test to check the behavior of blocks that split/merge UMI packets
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 from numbers import Integral
 from typing import Iterable, Iterator, Union
 
 try:
     from tqdm import tqdm
```

## switchboard/bitvector.py

```diff
@@ -1,10 +1,10 @@
 # Utilities for working with bit vectors using Verilog-style syntax, i.e. [MSB:LSB]
 
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 import numpy as np
 
 
 class BitVector:
     def __init__(self, value: int = 0):
```

## switchboard/verilator/testbench.cc

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 // modified from examples/make_tracing_c/sim_main.cpp in https://github.com/verilator/verilator,
 // by Wilson Snyder (2017), released as Creative Commons Public Domain
 
 // For Ctrl-C handling
 #include <signal.h>
```

## switchboard/verilator/config.vlt

```diff
@@ -1,11 +1,11 @@
 // This file silences Verilator warnings in the verilog-axi third party library.
 // Note: this file must be passed to Verilator *before* Verilog sources.
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `verilator_config
 
 lint_off -file "*/deps/verilog-axi/rtl/*"
 
 // For some reason these are not caught by the blanket statement above
```

## switchboard/vpi/switchboard_vpi.cc

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #include <chrono>
 #include <memory>
 #include <vector>
 
 #include "switchboard.hpp"
```

## switchboard/verilog/fpga/memory_fault.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module memory_fault(
     input wire clk,
     input wire reset,
```

## switchboard/verilog/fpga/axi_writer.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module axi_writer #(
     parameter ID_WIDTH = 16
 ) (
```

## switchboard/verilog/fpga/umi_fpga_queues.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module umi_fpga_queues #(
     parameter NUM_RX_QUEUES = 1,
     parameter NUM_TX_QUEUES = 1,
```

## switchboard/verilog/fpga/config_registers.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 `ifndef VERSION_MAJOR
 `define VERSION_MAJOR 0
 `endif
```

## switchboard/verilog/fpga/sb_tx_fpga.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_tx_fpga #(
     parameter ID_WIDTH = 16,
     // must be <= 448 (512-64)
```

## switchboard/verilog/fpga/sb_rx_fpga.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_rx_fpga #(
     parameter ID_WIDTH = 16,
     // must be <= 448 (512-64)
```

## switchboard/verilog/fpga/sb_fpga_queues.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_fpga_queues #(
     parameter NUM_RX_QUEUES = 1,
     parameter NUM_TX_QUEUES = 1,
```

## switchboard/verilog/fpga/axi_reader.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module axi_reader #(
     parameter ID_WIDTH = 16
 ) (
```

## switchboard/verilog/fpga/include/sb_queue_regmap.vh

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 // System regs
 localparam [31:0] ID_VERSION_REG = 32'h0000_0000; // ro
 localparam [31:0] CAPABILITY_REG = 32'h0000_0004; // ro
 
 // User regs (rw)
```

## switchboard/verilog/fpga/include/spsc_queue.vh

```diff
@@ -1,7 +1,7 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 localparam [63:0] HEAD_OFFSET = 64'd0;
 localparam [63:0] TAIL_OFFSET = 64'd64;
 localparam [63:0] PACKET_OFFSET = 64'd128;
 localparam PACKET_SIZE = 64;
```

## switchboard/verilog/common/switchboard.vh

```diff
@@ -1,51 +1,111 @@
 // Swithboard utility macros.
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `ifndef SWITCHBOARD_VH_
 `define SWITCHBOARD_VH_
 
+// ref: https://stackoverflow.com/a/15376637
+`define STRINGIFY(x) `"x`"
+
+`define SB_UMI_WIRES(signal, dw, cw, aw)                        \
+    wire signal``_valid;                                        \
+    wire [((cw)-1): 0] signal``_cmd;                            \
+    wire [((aw)-1): 0] signal``_dstaddr;                        \
+    wire [((aw)-1): 0] signal``_srcaddr;                        \
+    wire [((dw)-1): 0] signal``_data;                           \
+    wire signal``_ready
+
+// alias for SB_UMI_WIRES, keep for backwards compatibility
 `define UMI_PORT_WIRES_WIDTHS(prefix, dw, cw, aw)               \
-        wire prefix``_valid;                                    \
-        wire [cw - 1 : 0] prefix``_cmd;                         \
-        wire [aw - 1 : 0] prefix``_dstaddr;                     \
-        wire [aw - 1 : 0] prefix``_srcaddr;                     \
-        wire [dw - 1 : 0] prefix``_data;                        \
-        wire prefix``_ready
+    `SB_UMI_WIRES(prefix, dw, cw, aw)
+
+`define QUEUE_TO_UMI_SIM(signal, dw, cw, aw, file, vldmode=1, clk_signal=clk) \
+    queue_to_umi_sim #(                                         \
+        .VALID_MODE_DEFAULT(vldmode),                           \
+        .DW(dw),                                                \
+        .CW(cw),                                                \
+        .AW(aw),                                                \
+        .FILE(file)                                             \
+    ) signal``_sb_inst (                                        \
+        .clk(clk_signal),                                       \
+        .data(signal``_data),                                   \
+        .srcaddr(signal``_srcaddr),                             \
+        .dstaddr(signal``_dstaddr),                             \
+        .cmd(signal``_cmd),                                     \
+        .ready(signal``_ready),                                 \
+        .valid(signal``_valid)                                  \
+    )
+
+`define UMI_TO_QUEUE_SIM(signal, dw, cw, aw, file, rdymode=1, clk_signal=clk) \
+    umi_to_queue_sim #(                                         \
+        .READY_MODE_DEFAULT(rdymode),                           \
+        .DW(dw),                                                \
+        .CW(cw),                                                \
+        .AW(aw),                                                \
+        .FILE(file)                                             \
+    ) signal``_sb_inst (                                        \
+        .clk(clk_signal),                                       \
+        .data(signal``_data),                                   \
+        .srcaddr(signal``_srcaddr),                             \
+        .dstaddr(signal``_dstaddr),                             \
+        .cmd(signal``_cmd),                                     \
+        .ready(signal``_ready),                                 \
+        .valid(signal``_valid)                                  \
+    )
+
+`define SB_UMI_CONNECT(a, b)                                    \
+    .a``_valid(b``_valid),                                      \
+    .a``_cmd(b``_cmd),                                          \
+    .a``_dstaddr(b``_dstaddr),                                  \
+    .a``_srcaddr(b``_srcaddr),                                  \
+    .a``_data(b``_data),                                        \
+    .a``_ready(b``_ready)
 
 `define SWITCHBOARD_SIM_PORT(prefix, dw)                        \
-    `UMI_PORT_WIRES_WIDTHS(prefix``_req, dw, 32, 64);           \
-    `UMI_PORT_WIRES_WIDTHS(prefix``_resp, dw, 32, 64);          \
-                                                                \
-    initial begin                                               \
-        /* verilator lint_off IGNOREDRETURN */                  \
-        prefix``_rx.init($sformatf("%s_req.q", `"prefix`"));    \
-        prefix``_tx.init($sformatf("%s_resp.q", `"prefix`"));   \
-        /* verilator lint_on IGNOREDRETURN */                   \
-    end                                                         \
-                                                                \
-    queue_to_umi_sim #(.DW(dw)) prefix``_rx (                   \
-        .clk(clk),                                              \
-        .data(prefix``_req_data),                               \
-        .srcaddr(prefix``_req_srcaddr),                         \
-        .dstaddr(prefix``_req_dstaddr),                         \
-        .cmd(prefix``_req_cmd),                                 \
-        .ready(prefix``_req_ready),                             \
-        .valid(prefix``_req_valid)                              \
-    );                                                          \
-    umi_to_queue_sim #(.DW(dw)) prefix``_tx (                   \
-        .clk(clk),                                              \
-        .data(prefix``_resp_data),                              \
-        .srcaddr(prefix``_resp_srcaddr),                        \
-        .dstaddr(prefix``_resp_dstaddr),                        \
-        .cmd(prefix``_resp_cmd),                                \
-        .ready(prefix``_resp_ready),                            \
-        .valid(prefix``_resp_valid)                             \
+    `SB_UMI_WIRES(prefix``_req, dw, 32, 64);                    \
+    `SB_UMI_WIRES(prefix``_resp, dw, 32, 64);                   \
+    `QUEUE_TO_UMI_SIM(prefix``_req, dw, 32, 64);                \
+    `UMI_TO_QUEUE_SIM(prefix``_resp, dw, 32, 64)
+
+`define SB_WIRES(signal, dw)                                    \
+    wire [((dw)-1):0] signal``_data;                            \
+    wire [31:0] signal``_dest;                                  \
+    wire signal``_last;                                         \
+    wire signal``_valid;                                        \
+    wire signal``_ready
+
+`define SB_TO_QUEUE_SIM(signal, dw, file, rdymode=1, clk_signal=clk) \
+    sb_to_queue_sim #(                                          \
+        .READY_MODE_DEFAULT(rdymode),                           \
+        .DW(dw),                                                \
+        .FILE(file)                                             \
+    ) signal``_sb_inst (                                        \
+        .clk(clk_signal),                                       \
+        .data(signal``_data),                                   \
+        .dest(signal``_dest),                                   \
+        .last(signal``_last),                                   \
+        .ready(signal``_ready),                                 \
+        .valid(signal``_valid)                                  \
+    )
+
+`define QUEUE_TO_SB_SIM(signal, dw, file, vldmode=1, clk_signal=clk) \
+    queue_to_sb_sim #(                                          \
+        .VALID_MODE_DEFAULT(vldmode),                           \
+        .DW(dw),                                                \
+        .FILE(file)                                             \
+    ) signal``_sb_inst (                                        \
+        .clk(clk_signal),                                       \
+        .data(signal``_data),                                   \
+        .dest(signal``_dest),                                   \
+        .last(signal``_last),                                   \
+        .ready(signal``_ready),                                 \
+        .valid(signal``_valid)                                  \
     )
 
 `define SB_AXIL_WIRES(signal, dw, aw)                           \
     wire [((aw)-1):0]     signal``_awaddr;                      \
     wire [2:0]            signal``_awprot;                      \
     wire                  signal``_awvalid;                     \
     wire                  signal``_awready;                     \
@@ -82,20 +142,23 @@
         .a``_arvalid(b``_arvalid),                              \
         .a``_arready(b``_arready),                              \
         .a``_rdata(b``_rdata),                                  \
         .a``_rresp(b``_rresp),                                  \
         .a``_rvalid(b``_rvalid),                                \
         .a``_rready(b``_rready)
 
-`define SB_AXIL_M(mod, signal, dw, aw)                          \
+`define SB_AXIL_M(signal, dw, aw, file, vldmode=1, rdymode=1, clk_signal=clk) \
     sb_axil_m #(                                                \
         .DATA_WIDTH(dw),                                        \
-        .ADDR_WIDTH(aw)                                         \
-    ) mod (                                                     \
-        .clk(clk),                                              \
+        .ADDR_WIDTH(aw),                                        \
+        .VALID_MODE_DEFAULT(vldmode),                           \
+        .READY_MODE_DEFAULT(rdymode),                           \
+        .FILE(file)                                             \
+    ) signal``_sb_inst (                                        \
+        .clk(clk_signal),                                       \
         .m_axil_awaddr(signal``_awaddr),                        \
         .m_axil_awprot(signal``_awprot),                        \
         .m_axil_awvalid(signal``_awvalid),                      \
         .m_axil_awready(signal``_awready),                      \
         .m_axil_wdata(signal``_wdata),                          \
         .m_axil_wstrb(signal``_wstrb),                          \
         .m_axil_wvalid(signal``_wvalid),                        \
@@ -183,21 +246,24 @@
     .a``_rid(b``_rid),                                          \
     .a``_rdata(b``_rdata),                                      \
     .a``_rresp(b``_rresp),                                      \
     .a``_rlast(b``_rlast),                                      \
     .a``_rvalid(b``_rvalid),                                    \
     .a``_rready(b``_rready)
 
-`define SB_AXI_M(mod, signal, dw, aw, idw)                      \
-    sb_axi_m #(                                                \
+`define SB_AXI_M(signal, dw, aw, idw, file, vldmode=1, rdymode=1, clk_signal=clk) \
+    sb_axi_m #(                                                 \
         .DATA_WIDTH(dw),                                        \
         .ADDR_WIDTH(aw),                                        \
-        .ID_WIDTH(idw)                                          \
-    ) mod (                                                     \
-        .clk(clk),                                              \
+        .ID_WIDTH(idw),                                         \
+        .VALID_MODE_DEFAULT(vldmode),                           \
+        .READY_MODE_DEFAULT(rdymode),                           \
+        .FILE(file)                                             \
+    ) signal``_sb_inst (                                        \
+        .clk(clk_signal),                                       \
         .m_axi_awid(signal``_awid),                             \
         .m_axi_awaddr(signal``_awaddr),                         \
         .m_axi_awlen(signal``_awlen),                           \
         .m_axi_awsize(signal``_awsize),                         \
         .m_axi_awburst(signal``_awburst),                       \
         .m_axi_awlock(signal``_awlock),                         \
         .m_axi_awcache(signal``_awcache),                       \
@@ -227,8 +293,47 @@
         .m_axi_rdata(signal``_rdata),                           \
         .m_axi_rresp(signal``_rresp),                           \
         .m_axi_rlast(signal``_rlast),                           \
         .m_axi_rvalid(signal``_rvalid),                         \
         .m_axi_rready(signal``_rready)                          \
     )
 
-`endif
+`define SB_CREATE_CLOCK(clk_signal)                             \
+    `ifdef SB_XYCE                                              \
+        timeunit 1s;                                            \
+        timeprecision 1fs;                                      \
+        `define SB_DELAY(t) #(t)                                \
+    `else                                                       \
+        timeunit 1ns;                                           \
+        timeprecision 1ns;                                      \
+        `define SB_DELAY(t) #((t)*1e9)                          \
+    `endif                                                      \
+                                                                \
+    real period = 10e-9;                                        \
+                                                                \
+    initial begin                                               \
+        void'($value$plusargs("period=%f", period));            \
+    end                                                         \
+                                                                \
+    reg clk_signal;                                             \
+    always begin                                                \
+        clk_signal = 1'b0;                                      \
+        `SB_DELAY(0.5 * period);                                \
+        clk_signal = 1'b1;                                      \
+        `SB_DELAY(0.5 * period);                                \
+    end
+
+`define SB_SETUP_PROBES                                         \
+    `ifdef SB_TRACE                                             \
+        initial begin                                           \
+            if ($test$plusargs("trace")) begin                  \
+                `ifdef SB_TRACE_FST                             \
+                    $dumpfile("testbench.fst");                 \
+                `else                                           \
+                    $dumpfile("testbench.vcd");                 \
+                `endif                                          \
+                $dumpvars(0, testbench);                        \
+            end                                                 \
+        end                                                     \
+    `endif
+
+`endif  // SWITCHBOARD_VH_
```

## switchboard/verilog/common/umi_gpio.v

```diff
@@ -1,13 +1,13 @@
 // Universal Memory Interface (UMI) GPIO
 
 // The output gpio_out is "updated" by any write to this module, and the
 // input "gpio_in" is read out by any read from this module.
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 module umi_gpio #(
     parameter integer DW=256,
     parameter integer AW=64,
     parameter integer CW=32,
     parameter integer IWIDTH=32,
```

## switchboard/verilog/common/uart_xactor.sv

```diff
@@ -1,10 +1,10 @@
 // UMI/UART Transactor
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 // Written by Edgar E. Iglesias
 
 `default_nettype none
 
 module uart_xactor
```

## switchboard/verilog/sim/sb_axi_m.sv

```diff
@@ -7,16 +7,17 @@
     // AXI settings
     parameter DATA_WIDTH = 32,
     parameter ADDR_WIDTH = 16,
     parameter STRB_WIDTH = (DATA_WIDTH/8),
     parameter ID_WIDTH = 8,
 
     // Switchboard settings
-    parameter integer VALID_MODE_DEFAULT=0,
-    parameter integer READY_MODE_DEFAULT=0
+    parameter integer VALID_MODE_DEFAULT=1,
+    parameter integer READY_MODE_DEFAULT=1,
+    parameter FILE=""
 ) (
     input wire clk,
 
     // AXI master interface
     // adapted from https://github.com/alexforencich/verilog-axi
     output wire [ID_WIDTH-1:0]    m_axi_awid,
     output wire [ADDR_WIDTH-1:0]  m_axi_awaddr,
@@ -168,14 +169,24 @@
     `SB_START_FUNC set_ready_mode(input integer value);
         /* verilator lint_off IGNOREDRETURN */
         b_channel.set_ready_mode(value);
         r_channel.set_ready_mode(value);
         /* verilator lint_on IGNOREDRETURN */
     `SB_END_FUNC
 
+    // initialize
+
+    initial begin
+        if (FILE != "") begin
+            /* verilator lint_off IGNOREDRETURN */
+            init(FILE);
+            /* verilator lint_on IGNOREDRETURN */
+        end
+    end
+
     // clean up macros
 
     `undef SB_START_FUNC
     `undef SB_END_FUNC
 
 endmodule
```

## switchboard/verilog/sim/umi_tx_sim.sv

```diff
@@ -1,19 +1,20 @@
 // Wrapper module for backwards compatibility (will eventually be removed)
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module umi_tx_sim #(
     parameter integer READY_MODE_DEFAULT=0,
     parameter integer DW=256,
     parameter integer AW=64,
-    parameter integer CW=32
+    parameter integer CW=32,
+    parameter FILE=""
 ) (
     input clk,
     input [DW-1:0] data,
     input [AW-1:0] srcaddr,
     input [AW-1:0] dstaddr,
     input [CW-1:0] cmd,
     output ready,
@@ -28,15 +29,16 @@
         `define SB_END_FUNC endfunction
     `endif
 
     umi_to_queue_sim #(
         .READY_MODE_DEFAULT(READY_MODE_DEFAULT),
         .DW(DW),
         .AW(AW),
-        .CW(CW)
+        .CW(CW),
+        .FILE(FILE)
     ) tx_i (
         .*
     );
 
     `SB_START_FUNC init(input string uri);
         /* verilator lint_off IGNOREDRETURN */
         tx_i.init(uri);
```

## switchboard/verilog/sim/queue_to_umi_sim.sv

```diff
@@ -1,30 +1,32 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module queue_to_umi_sim #(
     parameter integer VALID_MODE_DEFAULT=0,
     parameter integer DW=256,
     parameter integer AW=64,
-    parameter integer CW=32
+    parameter integer CW=32,
+    parameter FILE=""
 ) (
     input clk,
     output [DW-1:0] data,
     output [AW-1:0] srcaddr,
     output [AW-1:0] dstaddr,
     output [CW-1:0] cmd,
     input ready,
     output valid
 );
 
     queue_to_sb_sim #(
         .VALID_MODE_DEFAULT(VALID_MODE_DEFAULT),
-        .DW(DW+AW+AW+CW)
+        .DW(DW+AW+AW+CW),
+        .FILE(FILE)
     ) rx_i (
         .clk(clk),
         .data({data, srcaddr, dstaddr, cmd}),
         .dest(),
         .last(),
         .ready(ready),
         .valid(valid)
```

## switchboard/verilog/sim/auto_stop_sim.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module auto_stop_sim #(
     parameter CYCLES=50000000
 ) (
```

## switchboard/verilog/sim/queue_to_sb_sim.sv

```diff
@@ -1,22 +1,23 @@
 // queue_to_sb_sim
 
 // valid_mode settings (in all cases, valid remains low if there is no incoming data)
 // valid_mode=0: valid alternates between "0" and "1" if there is a continuous stream of incoming data
 // valid_mode=1: valid remains at "1" if there is a continuous stream of incoming data
 // valid_mode=2: valid toggles randomly if there is a continuous stream of incoming data
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module queue_to_sb_sim #(
     parameter integer VALID_MODE_DEFAULT=0,
-    parameter integer DW=416
+    parameter integer DW=416,
+    parameter FILE=""
 ) (
     input clk,
     output [DW-1:0] data,
     output reg [31:0] dest=32'b0,
     output reg last=1'b0,
     input ready,
     output reg valid=1'b0
@@ -143,14 +144,24 @@
                 end
             end else begin
                 valid <= 1'b0;
             end
         end
     end
 
+    // initialize
+
+    initial begin
+        if (FILE != "") begin
+            /* verilator lint_off IGNOREDRETURN */
+            init(FILE);
+            /* verilator lint_on IGNOREDRETURN */
+        end
+    end
+
     // clean up macros
 
     `undef SB_EXT_FUNC
     `undef SB_START_FUNC
     `undef SB_END_FUNC
     `undef SB_VAR_BIT
```

## switchboard/verilog/sim/sb_to_queue_sim.sv

```diff
@@ -1,22 +1,23 @@
 // sb_to_queue_sim
 
 // ready_mode settings (in all cases, ready remains low if an outbound packet is stuck)
 // ready_mode=0: ready waits for valid before asserting
 // ready_mode=1: ready remains asserted as long as an outbound packet is not stuck
 // ready_mode=2: ready toggles randomly as long as an outbound packet is not stuck
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_to_queue_sim #(
     parameter integer READY_MODE_DEFAULT=0,
-    parameter integer DW=416
+    parameter integer DW=416,
+    parameter FILE=""
 ) (
     input clk,
     input [DW-1:0] data,
     input [31:0] dest,
     input last,
     output reg ready=1'b0,
     input valid
@@ -163,14 +164,24 @@
                 /* verilator lint_off WIDTH */
                 ready <= ($random % 2);
                 /* verilator lint_on WIDTH */
             end
         end
     end
 
+    // initialize
+
+    initial begin
+        if (FILE != "") begin
+            /* verilator lint_off IGNOREDRETURN */
+            init(FILE);
+            /* verilator lint_on IGNOREDRETURN */
+        end
+    end
+
     // clean up macros
 
     `undef SB_EXT_FUNC
     `undef SB_START_FUNC
     `undef SB_END_FUNC
 
 endmodule
```

## switchboard/verilog/sim/sb_jtag_rbb_sim.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_jtag_rbb_sim (
     input clk,
     input rst,
```

## switchboard/verilog/sim/umi_rx_sim.sv

```diff
@@ -1,19 +1,20 @@
 // Wrapper module for backwards compatibility (will eventually be removed)
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module umi_rx_sim #(
     parameter integer VALID_MODE_DEFAULT=0,
     parameter integer DW=256,
     parameter integer AW=64,
-    parameter integer CW=32
+    parameter integer CW=32,
+    parameter FILE=""
 ) (
     input clk,
     output [DW-1:0] data,
     output [AW-1:0] srcaddr,
     output [AW-1:0] dstaddr,
     output [CW-1:0] cmd,
     input ready,
@@ -28,15 +29,16 @@
         `define SB_END_FUNC endfunction
     `endif
 
     queue_to_umi_sim #(
         .VALID_MODE_DEFAULT(VALID_MODE_DEFAULT),
         .DW(DW),
         .AW(AW),
-        .CW(CW)
+        .CW(CW),
+        .FILE(FILE)
     ) rx_i (
         .*
     );
 
     `SB_START_FUNC init(input string uri);
         /* verilator lint_off IGNOREDRETURN */
         rx_i.init(uri);
```

## switchboard/verilog/sim/umi_to_queue_sim.sv

```diff
@@ -1,32 +1,34 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module umi_to_queue_sim #(
     parameter integer READY_MODE_DEFAULT=0,
     parameter integer DW=256,
     parameter integer AW=64,
-    parameter integer CW=32
+    parameter integer CW=32,
+    parameter FILE=""
 ) (
     input clk,
     input [DW-1:0] data,
     input [AW-1:0] srcaddr,
     input [AW-1:0] dstaddr,
     input [CW-1:0] cmd,
     output ready,
     input valid
 );
 
     // TODO: support burst mode (through "last")
 
     sb_to_queue_sim #(
         .READY_MODE_DEFAULT(READY_MODE_DEFAULT),
-        .DW(DW+AW+AW+CW)
+        .DW(DW+AW+AW+CW),
+        .FILE(FILE)
     ) tx_i (
         .clk(clk),
         .data({data, srcaddr, dstaddr, cmd}),
         .dest({16'h0000, dstaddr[55:40]}),
         .last(1'b1),
         .ready(ready),
         .valid(valid)
```

## switchboard/verilog/sim/sb_axil_m.sv

```diff
@@ -6,16 +6,17 @@
 module sb_axil_m #(
     // AXI settings
     parameter DATA_WIDTH = 32,
     parameter ADDR_WIDTH = 16,
     parameter STRB_WIDTH = (DATA_WIDTH/8),
 
     // Switchboard settings
-    parameter integer VALID_MODE_DEFAULT=0,
-    parameter integer READY_MODE_DEFAULT=0
+    parameter integer VALID_MODE_DEFAULT=1,
+    parameter integer READY_MODE_DEFAULT=1,
+    parameter FILE=""
 ) (
     input wire clk,
 
     // AXI lite master interface
     // adapted from https://github.com/alexforencich/verilog-axi
     output wire [ADDR_WIDTH-1:0] m_axil_awaddr,
     output wire [2:0]            m_axil_awprot,
@@ -149,14 +150,24 @@
     `SB_START_FUNC set_ready_mode(input integer value);
         /* verilator lint_off IGNOREDRETURN */
         b_channel.set_ready_mode(value);
         r_channel.set_ready_mode(value);
         /* verilator lint_on IGNOREDRETURN */
     `SB_END_FUNC
 
+    // initialize
+
+    initial begin
+        if (FILE != "") begin
+            /* verilator lint_off IGNOREDRETURN */
+            init(FILE);
+            /* verilator lint_on IGNOREDRETURN */
+        end
+    end
+
     // clean up macros
 
     `undef SB_START_FUNC
     `undef SB_END_FUNC
 
 endmodule
```

## switchboard/verilog/sim/sb_rx_sim.sv

```diff
@@ -1,17 +1,18 @@
 // Wrapper module for backwards compatibility (will eventually be removed)
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_rx_sim #(
     parameter integer VALID_MODE_DEFAULT=0,
-    parameter integer DW=416
+    parameter integer DW=416,
+    parameter FILE=""
 ) (
     input clk,
     output [DW-1:0] data,
     output [31:0] dest,
     output last,
     input ready,
     output valid
@@ -22,15 +23,16 @@
     `else
         `define SB_START_FUNC function void
         `define SB_END_FUNC endfunction
     `endif
 
     queue_to_sb_sim #(
         .VALID_MODE_DEFAULT(VALID_MODE_DEFAULT),
-        .DW(DW)
+        .DW(DW),
+        .FILE(FILE)
     ) rx_i (
         .*
     );
 
     `SB_START_FUNC init(input string uri);
         /* verilator lint_off IGNOREDRETURN */
         rx_i.init(uri);
```

## switchboard/verilog/sim/perf_meas_sim.sv

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module perf_meas_sim #(
     // verilog_lint: waive-start parameter-name-style
     parameter integer default_cycles_per_meas=0,
```

## switchboard/verilog/sim/sb_tx_sim.sv

```diff
@@ -1,17 +1,18 @@
 // Wrapper module for backwards compatibility (will eventually be removed)
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `default_nettype none
 
 module sb_tx_sim #(
     parameter integer READY_MODE_DEFAULT=0,
-    parameter integer DW=416
+    parameter integer DW=416,
+    parameter FILE=""
 ) (
     input clk,
     input [DW-1:0] data,
     input [31:0] dest,
     input last,
     output ready,
     input valid
@@ -22,15 +23,16 @@
     `else
         `define SB_START_FUNC function void
         `define SB_END_FUNC endfunction
     `endif
 
     sb_to_queue_sim #(
         .READY_MODE_DEFAULT(READY_MODE_DEFAULT),
-        .DW(DW)
+        .DW(DW),
+        .FILE(FILE)
     ) tx_i (
         .*
     );
 
     `SB_START_FUNC init(input string uri);
         /* verilator lint_off IGNOREDRETURN */
         tx_i.init(uri);
```

## switchboard/dpi/switchboard_dpi.cc

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #include <assert.h>
 #include <chrono>
 #include <memory>
 #include <vector>
```

## switchboard/cpp/pciedev.h

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef PCIEDEV_H__
 #define PCIEDEV_H__
 
 #include <assert.h>
 #include <fcntl.h>
```

## switchboard/cpp/umilib.hpp

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __UMILIB_HPP__
 #define __UMILIB_HPP__
 
 #include "umilib.h"
 #include <string>
```

## switchboard/cpp/switchboard_tlm.hpp

```diff
@@ -1,10 +1,10 @@
 // Switchboard TLM transactor driver
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __SWITCHBOARD_TLM_HPP__
 #define __SWITCHBOARD_TLM_HPP__
 
 #include <array>
 #include <cstdio>
```

## switchboard/cpp/switchboard.hpp

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __SWITCHBOARD_HPP__
 #define __SWITCHBOARD_HPP__
 
 #include <array>
 #include <cstdio>
```

## switchboard/cpp/umilib.h

```diff
@@ -1,10 +1,10 @@
 // C-based subset of umilib
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __UMILIB_H__
 #define __UMILIB_H__
 
 #include <assert.h>
 #include <string.h>
```

## switchboard/cpp/router.cc

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #include <cstdlib>
 #include <iostream>
 #include <map>
 #include <memory>
 #include <thread>
```

## switchboard/cpp/bitutil.h

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __BITUTIL_H__
 #define __BITUTIL_H__
 
 #include <stddef.h>
```

## switchboard/cpp/spsc_queue.h

```diff
@@ -1,10 +1,10 @@
 // Single Producer Single Consumer Queue implemented over shared-memory
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef SPSC_QUEUE_H__
 #define SPSC_QUEUE_H__
 
 #include <assert.h>
 #include <fcntl.h>
```

## switchboard/cpp/switchboard_pcie.hpp

```diff
@@ -1,10 +1,10 @@
 // Switchboard FPGA/PCIe transactor driver
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __SWITCHBOARD_PCIE_HPP__
 #define __SWITCHBOARD_PCIE_HPP__
 
 #include <array>
 #include <cstdio>
```

## switchboard/cpp/Makefile

```diff
@@ -1,8 +1,8 @@
-# Copyright (c) 2023 Zero ASIC Corporation
+# Copyright (c) 2024 Zero ASIC Corporation
 # This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 TARGETS = umidriver old_umidriver router old2new
 
 all: $(TARGETS)
 
 %: %.cc switchboard.hpp
```

## switchboard/cpp/umisb.hpp

```diff
@@ -1,8 +1,8 @@
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef __UMISB_HPP__
 #define __UMISB_HPP__
 
 #include <functional>
 #include <iostream>
```

## switchboard/cpp/pagemap.h

```diff
@@ -1,10 +1,10 @@
 // Linux user-space virt-to-phys mapper
 
-// Copyright (c) 2023 Zero ASIC Corporation
+// Copyright (c) 2024 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 #ifndef PAGEMAP_H_
 #define PAGEMAP_H_
 
 #include <assert.h>
 #include <inttypes.h>
```

## Comparing `switchboard_hw-0.0.41.dist-info/METADATA` & `switchboard_hw-0.1.0.dist-info/METADATA`

 * *Files 4% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: switchboard-hw
-Version: 0.0.41
+Version: 0.1.0
 Summary: A low-latency communication library for RTL simulation and emulation.
 Home-page: https://github.com/zeroasiccorp/switchboard
 Author: Zero ASIC
 License: Apache License 2.0
 Project-URL: Documentation, https://zeroasiccorp.github.io/switchboard/
 Project-URL: Bug Tracker, https://github.com/zeroasiccorp/switchboard/issues
 Requires-Python: >=3.7
@@ -43,35 +43,46 @@
 Switchboard also has mixed-signal features that make it easy to incorporate SPICE subcircuits into a system emulation; see the [xyce example](examples/xyce).
 
 
 ## Installation
 
 The fastest way to install this package is from PyPI:
 
-```shell
+```console
 pip install switchboard-hw
 ```
 
 However, if you want to run the examples below (or if you're a switchboard developer), clone this repository and install the Python package in-place:
 
-```shell
-$ git clone https://github.com/zeroasiccorp/switchboard.git
-$ cd switchboard
-$ git submodule update --init
-$ pip install --upgrade pip
-$ pip install -e .
+```console
+git clone https://github.com/zeroasiccorp/switchboard.git
 ```
 
+```console
+cd switchboard
+```
+
+```console
+git submodule update --init
+```
+
+```console
+pip install --upgrade pip
+```
+
+```console
+pip install -e .
+```
 
 ## Examples
 
 Various examples demonstrating the features of switchboard are in the [examples](examples) folder.  If you'd like to run them yourself, please run this command first:
 
-```shell
-$ pip install -r examples/requirements.txt
+```console
+pip install -r examples/requirements.txt
 ```
 
 This clones some additional repositories that are needed by the examples.
 
 A good starting point is the [python](examples/python) example, where a Python script sends packets to and receives packets from a Verilator RTL simulation.  The configuration is simple: there is a small RTL simulation that accepts an SB packet, increments the data payload, and transmits the result on its SB output port.  On the other side, a Python script sends an SB packet to the simulation, and checks that the packet it gets back has been incremented.
 
 <img width="311" alt="image" src="https://user-images.githubusercontent.com/19254098/225485672-1793521d-a9db-4c18-ad61-c22a605f8720.png">
@@ -95,57 +106,46 @@
 PASS!
 ```
 
 To get a sense of how this works, open the Python script [examples/python/test.py](examples/python/test.py).  The core logic is essentially:
 
 ```python
 from switchboard import PySbPacket, PySbTx, PySbRx
+
 ...
-tx = PySbTx("to_rtl.q")
-rx = PySbRx("from_rtl.q")
+
+tx = PySbTx("to_rtl.q", fresh=True)
+rx = PySbRx("from_rtl.q", fresh=True)
+
 ...
+
 txp = PySbPacket(...)
 tx.send(txp)
+
 ...
+
 rxp = rx.recv()
 ```
 
 In other words, we create an SB output port (`tx`) and an SB input port (`rx`).  An SB packet is then created (`txp`) and sent via the output port.  Finally, a new SB packet is received from the input port.
 
 To get a sense of how switchboard is used in RTL, have a look at the Verilog part of this example in [examples/python/testbench.sv](examples/python/testbench.sv).  The core logic is the instantiation of `queue_to_sb_sim` (SB input port) and `sb_to_queue_sim` (SB output port), along with the initialization step to define the name of each SB connection.  Notice that the Python output port is matched to the Verilog input port (`to_rtl.q`) and similarly the Python input port is matched to the Verilog output port (`from_rtl.q`).
 
 ```verilog
-// ...
+`include "switchboard.vh"
 
-queue_to_sb_sim rx_i (
-    .clk(clk),
-    .data(sb_rx_data),
-    .dest(sb_rx_dest),
-    .last(sb_rx_last),
-    .ready(sb_rx_ready),
-    .valid(sb_rx_valid)
-);
-
-sb_to_queue_sim tx_i (
-    .clk(clk),
-    .data(sb_tx_data),
-    .dest(sb_tx_dest),
-    .last(sb_tx_last),
-    .ready(sb_tx_ready),
-    .valid(sb_tx_valid)
-);
-
-// ...
-
-initial begin
-    rx_i.init("to_rtl.q");
-    tx_i.init("from_rtl.q");
-end
+...
+
+`SB_WIRES(to_rtl, DW);
+`QUEUE_TO_SB_SIM(to_rtl, DW, "to_rtl.q");
+
+...
 
-// ...
+`SB_WIRES(from_rtl, DW);
+`SB_TO_QUEUE_SIM(from_rtl, DW, "from_rtl.q");
 ```
 
 Using the same name for two ports is what establishes a connection between them.  You can use any name that you like for a SB connection, as long as it is a valid file name.  The reason is that SB connections are visible as files on your file system.  After this example runs, it will leave behind files called `to_rtl.q` and `from_rtl.q`.  It's convenient to name SB connections in a way that is amenable to pattern matching, so that you can do things like `rm *.q` to clean up old connections.
 
 We encourage you to explore the other examples, which demonstrate simulation with Icarus Verilog and switchboard's C++ library ([minimal](examples/minimal)), bridging SB connections via TCP ([tcp](examples/tcp)), and switchboard's UMI abstraction ([umiram](examples/umiram)).
 
 
@@ -154,15 +154,15 @@
 We also provide build automation powered by [SiliconCompiler](https://github.com/siliconcompiler/siliconcompiler) that makes it easy to build RTL simulations with switchboard infrastructure (`queue_to_sb_sim`, `sb_to_queue_sim`, etc.).  This is mainly important because Verilog DPI and VPI are used under the hood, requiring certain flags to be passed to the RTL simulator during the build.  Using our build automation lets you focus on specifying RTL sources, without having to deal with these details.
 
 As an example, we return to [examples/python](examples/python).  The basic logic for a Verilator build is:
 
 ```python
 from switchboard import SbDut
 
-dut = SbDut('name-of-top-level-module', default_main=True)
+dut = SbDut('name-of-top-level-module')
 
 dut.input('path/to/file/1')
 dut.input('path/to/file/2')
 ...
 
 dut.build()
```

## Comparing `switchboard_hw-0.0.41.dist-info/RECORD` & `switchboard_hw-0.1.0.dist-info/RECORD`

 * *Files 12% similar despite different names*

```diff
@@ -1,71 +1,71 @@
 _switchboard.cpython-39-x86_64-linux-gnu.so,sha256=E_siO4Igm3LaqovdHC5si5SBeEZRGl4khZBkGjLrHjU,598952
-switchboard/sbdut.py,sha256=IhXstJcxivESl98QTIxaWV6ZQw-sJkFPZouWW_oyd8g,19174
-switchboard/axi.py,sha256=clmnI03mj-7B5meHRodnk-DmAZZoBPSmkV4gtgTZGY4,19140
-switchboard/util.py,sha256=9fTlCi22a6upU8emQu3SALO0orqHegSF6WnATe303e0,2056
-switchboard/sbtcp.py,sha256=-AsLWo6dzeHfABVFu71N7703TLkmMMHsCUEm1XU0mCQ,10762
-switchboard/xyce.py,sha256=sZ02vJn0PujzuIbxZ4lKaoggmQVrBdQjMzZWUNfayuo,547
-switchboard/test_util.py,sha256=DU6_mQTLlXVqrmcah-TsHStjzM3DTtj7zsjXCotxbjM,1311
-switchboard/verilator.py,sha256=4ElTt3yqnBhvOZWAYT52yJCvbu0sOYfey2CIy4bmlZA,1012
-switchboard/warn.py,sha256=Ayi1CAz0SRShBZZtOJj6-I5mFjGv_BVPBDIIfSC0juA,311
-switchboard/switchboard.py,sha256=-t2WDCzNAPeKcWzuM6RSWAydq_-1cjWbcshhtUXbMAo,428
-switchboard/uart_xactor.py,sha256=8NQW5SLvpGThoJDTpfn-rkY_wEbUiHIB72SQU8EiLGo,1701
-switchboard/__init__.py,sha256=CQGFNwG1593L3zI5zMEuWEAfGGakiYWLKJje18RKSXw,910
-switchboard/gpio.py,sha256=B9SWnxNpCzcyDp4SVzdHlTREuB48ga-AwZ5lieM8LT0,2705
-switchboard/umi.py,sha256=XwDUx1Jv4uQon6jB6yxV9upReJaajXgejKQcX6Qp9eg,26147
-switchboard/icarus.py,sha256=OzwX5-8w9ewNTLbvJYNdG9i1Jp5mRIiliV1QVN-UceU,2008
+switchboard_hw-0.1.0.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
+switchboard_hw-0.1.0.dist-info/METADATA,sha256=XvlUrJzT_IiKtvb_Vh2PyeOwBpC60jzfvWdEBTZxkLE,18115
+switchboard_hw-0.1.0.dist-info/RECORD,,
+switchboard_hw-0.1.0.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
+switchboard_hw-0.1.0.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
+switchboard_hw-0.1.0.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
+switchboard/icarus.py,sha256=T4B8sy9ykG2M0tlaNuj36dTcei0VSFOiEjMrX6pwY8A,2008
+switchboard/sbdut.py,sha256=nFErIWoaptUlH1cnmMYpuNnsAbhXbGsLSppeCe8vZYY,21796
+switchboard/gpio.py,sha256=8JUylxytNSY4nTPDWDrWMhyUVz20m2xcLps26G6rgUE,2705
+switchboard/umi.py,sha256=guxtVoDI0deKc6ggMS0VXISSY1uUE3SyalOzC7L0_q4,26147
+switchboard/uart_xactor.py,sha256=5LEA0lVYo4483wOcSwyCIO26LkHJwloA5LkldrpJwjU,1701
+switchboard/switchboard.py,sha256=x-8EVT1HWLvbqiCbv06SLTUb5p05-_uE_vYWOSuZeuk,428
+switchboard/test_util.py,sha256=uHfOKfoAerTzp5FaAswxadUWzIp5nv9MABZZUN_qDE0,1311
+switchboard/sbtcp.py,sha256=3K07AJQAVgnRBHPhQoqYNKDUwVgWI8Kt3XagI6O9v-c,10762
 switchboard/axil.py,sha256=r6nDH9BohSm3rh5IpRUPGdxFCCNXeNm2_IO2_RqUg9g,12719
+switchboard/__init__.py,sha256=Gr62KfYyZppRHy7FqfLoapxkA31hc_TOQTtiBHRYMNA,910
 switchboard/ams.py,sha256=6nLQZ2qha5gvaeLHiCxDQCIn2P3lFswnOrYh_HTIOTs,18067
-switchboard/loopback.py,sha256=jY0v7VyaAigHwgFGmRLB24Hfe_uV71xoRyG0WBggT44,5206
-switchboard/bitvector.py,sha256=Fu-JjYQ1F9iaKnq-03uPZ8H-QtpWpTLI-Ex5mEPWsek,3398
-switchboard/verilator/testbench.cc,sha256=tzpPZfLJrTCA8NWbcKlYC6tN66B-ja6ugg5Sw8e5bDY,3404
-switchboard/verilator/config.vlt,sha256=5Id1Rso0r_K-7quAqphzCAxanwXM7s6ZCGfc_8jemuo,526
-switchboard/vpi/xyce_vpi.cc,sha256=VyAFGyUztbllLnXYhhmr2PAkUwGE124XZ9haSRWONKg,4954
-switchboard/vpi/switchboard_vpi.cc,sha256=hpQxZbR-88dHSSlIa3EeV0i-Agu_waGIrWQq0PAddB8,8576
-switchboard/verilog/fpga/memory_fault.sv,sha256=bGUENTEg8tYEjKIBqj0ct8umfkRQ55l6dUTPDkAC7EY,1005
-switchboard/verilog/fpga/axi_writer.sv,sha256=YhykpjEasxnyOiD4ambEucqTYiBYuLuB8wQknPNPs4A,3171
-switchboard/verilog/fpga/umi_fpga_queues.sv,sha256=llY7pjFTmrYD8DG6GIiXDpBKMIthXDKSVqBVUU_QuKI,4297
-switchboard/verilog/fpga/config_registers.sv,sha256=i6VscTgCUJF6_SBq4E7vwtC69Mw_Qh_PLwRQtvokTrg,8478
-switchboard/verilog/fpga/sb_tx_fpga.sv,sha256=mtLhnVRI9kiLjNj6nm7o1grlGHROzOOOe4PnqpvxAk4,7608
-switchboard/verilog/fpga/sb_rx_fpga.sv,sha256=zU55qt6-CPqr6TM3Z36dMRYg5Ru-KaTxN4o1van9huM,7821
-switchboard/verilog/fpga/sb_fpga_queues.sv,sha256=z9_BVAddg30M4uH_NIOxv-Bq4pfs8B1eefEG0Gmjgio,13623
-switchboard/verilog/fpga/axi_reader.sv,sha256=9KSICUzt-ZUSh7c2pnMPZQFdI73pmreH_G25ZYf5VW4,2061
-switchboard/verilog/fpga/include/sb_queue_regmap.vh,sha256=mkok2PnOIdDHTcLjCIXoubejyJNs-oGyug31xQuOag0,789
-switchboard/verilog/fpga/include/spsc_queue.vh,sha256=VkIC465EQCHTVlkMdxcmYfWJA7yWYQq-MP_a_nKU9Jw,272
-switchboard/verilog/common/switchboard.vh,sha256=LGZsTnO6hKzhVfdJdBY5aeteSFgFyssn-Uy0h8KOXlk,14201
-switchboard/verilog/common/umi_gpio.v,sha256=Giko0ba8ocS1CsI0QNr1iNSkf6_D8xgbvbc2h_dgBIY,7590
-switchboard/verilog/common/uart_xactor.sv,sha256=ucEKsTpiq2aHHGjbuB5pIv77Oxze7czUZXhihQOxu3M,7372
-switchboard/verilog/sim/sb_axi_m.sv,sha256=IYGXTI6_w55EFIIVv4kUGC-keB3zmMGYAE4olRl0vyA,5434
-switchboard/verilog/sim/umi_tx_sim.sv,sha256=38uJ9JSb0PPCpnSSO0B5Z74IX44TlKZd1g_5OOfXXK0,1375
-switchboard/verilog/sim/queue_to_umi_sim.sv,sha256=RLbZpcjDKPuBwyJ7_cTuOGXxMeT0an3lATU61GKswRw,1462
-switchboard/verilog/sim/auto_stop_sim.sv,sha256=CYXV6tp7sWOiwu3hGIoNI1qFYmL6_ZLZgRfsSg3HZJI,468
+switchboard/loopback.py,sha256=j7Hkji1Z7iUwx6LOl7LsdL9a-26QFXQK7pOXLTq3w4o,5206
+switchboard/warn.py,sha256=YLI6T_WrB3mPcASvSqrSa6Nkj5X84HofPm0TOZDS4s8,311
+switchboard/bitvector.py,sha256=ER5c-SRIebnDYch_CfTyy0b6Uw5SlYlY2CmKatHoH0M,3398
+switchboard/xyce.py,sha256=sZ02vJn0PujzuIbxZ4lKaoggmQVrBdQjMzZWUNfayuo,547
+switchboard/util.py,sha256=JLwIVHW5hthdrb7vNdUWjlvHGxMIgGhr0cniLJvljy8,2056
+switchboard/verilator.py,sha256=apmqm_a49mSqvBN08lRHrDjmxl-ChU3rgYElq5alzTo,1012
+switchboard/axi.py,sha256=clmnI03mj-7B5meHRodnk-DmAZZoBPSmkV4gtgTZGY4,19140
+switchboard/verilog/fpga/memory_fault.sv,sha256=Hs0M3P-pxHuavDB2WVWnh0vY2CIuC7ZRIqJFvdU3K9c,1005
+switchboard/verilog/fpga/axi_reader.sv,sha256=BvKRDDss7rhXbd9QRCioXzTSVWhbIWbw1gIGYavVfck,2061
+switchboard/verilog/fpga/sb_tx_fpga.sv,sha256=fE94Vrdgbom_8sXonBh9hDcJtxitMA-AwIwLokxmMrI,7608
+switchboard/verilog/fpga/axi_writer.sv,sha256=47DH1wXOs-OErNpvBpQ0qYuodBgeS75SwZf8KQyrZ5I,3171
+switchboard/verilog/fpga/sb_rx_fpga.sv,sha256=Ophq7CC_fxkgqIPs0gSQyOiVY1toC28Do4AD0HGcqRk,7821
+switchboard/verilog/fpga/sb_fpga_queues.sv,sha256=MSEjp52no5YpKXnYjVK5YEi_n7fMj41XfNcW04GqnPA,13623
+switchboard/verilog/fpga/umi_fpga_queues.sv,sha256=MIcuGAtq12x4yNmOZKU_tmKw-rmG9v9llpeBAuYX7eo,4297
+switchboard/verilog/fpga/config_registers.sv,sha256=Nec_5D30NgIVekjdqhIVbkeUUREdduzTsetj68WiOyY,8478
+switchboard/verilog/fpga/include/sb_queue_regmap.vh,sha256=_HUvT4wceII4hi_m2f46y32FDjczWq4Z5mablfDr3OE,789
+switchboard/verilog/fpga/include/spsc_queue.vh,sha256=Ae640uy8p9r8mdojX1jrfb2c3iKayTMf_2tPj31i8lU,272
+switchboard/verilog/common/umi_gpio.v,sha256=CGdrTZ8Uik7q8qI3lA6AHtdWL0UbOHojWGSzFmWtOoA,7590
+switchboard/verilog/common/switchboard.vh,sha256=d74fq9ibKQFZpyF1fAUmJ34yfiOaVmFReePkdjvosgk,20082
+switchboard/verilog/common/uart_xactor.sv,sha256=XALJOleyOtV-TIawBBYO0YXYwnjezZjxCyfN27TB-q8,7372
+switchboard/verilog/sim/sb_axi_m.sv,sha256=gxfzhZqNCZH_zt0Ov2ODBxtPqeugBPux3tpql5vpdIU,5670
+switchboard/verilog/sim/sb_jtag_rbb_sim.sv,sha256=fC64xh3sd7HwPhB95cvKubNHp1WwhtgempRbNqcwnsU,4556
+switchboard/verilog/sim/perf_meas_sim.sv,sha256=l40bL8V5A_ofiYm03RfWarcka_7WTSjj_3uROpFkbHY,3310
+switchboard/verilog/sim/sb_tx_sim.sv,sha256=57cvx6pEUbwH5e1pZJezNoGdRU_VcfNYGhUO_4zt6Hk,1283
+switchboard/verilog/sim/sb_rx_sim.sv,sha256=_lZNoC2ltrH7VepawVPmu1Yz5-lALnB0tfq7llmbNzg,1286
+switchboard/verilog/sim/umi_tx_sim.sv,sha256=oYEtgVWaouKLC69IP7FpQS0ru4tYBGL0IVsHDPKMAO8,1419
+switchboard/verilog/sim/queue_to_sb_sim.sv,sha256=Ek-FJaYDGbpIDVACnx4ovxDlJqJJAv-iVY-K38Kxe5M,5504
+switchboard/verilog/sim/umi_rx_sim.sv,sha256=rqlO4l9nDQLelacmU2mnk9D0L3qfTlnmFOgE9FBslbk,1423
 switchboard/verilog/sim/xyce_intf.sv,sha256=PVC5BDCWjn3-nzHvkJ_GwonqWMsf3pI0XXscPgSFPwA,1902
-switchboard/verilog/sim/queue_to_sb_sim.sv,sha256=OEkXRls59FThrcIHaJLeIlIAQq3e-ebcaCgLQFGBwF4,5268
-switchboard/verilog/sim/sb_to_queue_sim.sv,sha256=Re5efd6yLGkqX1WZzZGJA0Z4A069jaaJ6mGY3nZmDXE,6188
-switchboard/verilog/sim/sb_jtag_rbb_sim.sv,sha256=3TTnmxCYbcEPDfqGfMgNpOHdChx964vNFK2kU4B-ZQc,4556
-switchboard/verilog/sim/umi_rx_sim.sv,sha256=eQlyfRAnOr6DiAAkWAb1rDOpxj-cYa5xuJFxiLfr7m4,1379
-switchboard/verilog/sim/umi_to_queue_sim.sv,sha256=8ilc9Y7QT2XLVb_B5PzNm2wAKOzbSulzlsGzp5RET8k,1538
-switchboard/verilog/sim/sb_axil_m.sv,sha256=m9ChIUvnrRN-hBVDszqt3jS7R2UWTzI2gejtT-NHkzM,4341
-switchboard/verilog/sim/sb_rx_sim.sv,sha256=3Ho6MWiPLVPtSnMpvYd3PsUiiwkWsYISDc7ZPzpTk4Q,1242
-switchboard/verilog/sim/perf_meas_sim.sv,sha256=n6ZD5656LF46k3LbrRUQp6rfov9f4MTNXmsW4UHrqbg,3310
-switchboard/verilog/sim/sb_tx_sim.sv,sha256=jRiJRtceujPmhjy4jC-QJhdUkDMGSx787UQ1H85cur8,1239
+switchboard/verilog/sim/queue_to_umi_sim.sv,sha256=yJw-lBE_UjuKZbwO5ZmxgkLL1Wf1m7Ctue2FmRZLkNA,1506
+switchboard/verilog/sim/auto_stop_sim.sv,sha256=DqWknItCjgUdLS04FknzGMdU3q3H04CmKlzA5Go39EY,468
+switchboard/verilog/sim/sb_axil_m.sv,sha256=5lqwtmf2rkv_V0AarHeyCFcmMv9106bPNtC8-amuPKE,4577
+switchboard/verilog/sim/sb_to_queue_sim.sv,sha256=UCY5buiLxcWeW8MjmaI378hEPV3AdSfiJdzo7zL7sqg,6424
+switchboard/verilog/sim/umi_to_queue_sim.sv,sha256=oFS0FBU76CQWrAt7yjEkbLco8_wwzBHQXlKsSUXAcPs,1582
 switchboard/dpi/xyce_dpi.cc,sha256=czJOYoBvAHXBYWLn88Ua9M6oPX1-7a56Gjf0W0skWeo,1103
-switchboard/dpi/switchboard_dpi.cc,sha256=RT7QBWFYjMG-YZNXIdNf7XbMBC-rECn_vxFnD27lWmI,2746
-switchboard/cpp/pciedev.h,sha256=qNN1wIM8Kkk4i_aEbgww0F4gcmCvWtdx30hmzTamYgE,4047
-switchboard/cpp/umilib.hpp,sha256=8gSneKL1qCzCk53OPEicPOVBDI12IamsrHGA0a3sEQ8,3809
-switchboard/cpp/switchboard_tlm.hpp,sha256=GIxXpkLmHBmlY0IUQkuiPd3lVXWfDZCvcqWtq_NIVus,2514
+switchboard/dpi/switchboard_dpi.cc,sha256=2N0HG9MohMLs1PRmXDquGeu70FBTI6apPprcnWYKAvw,2746
+switchboard/verilator/config.vlt,sha256=3M7kr2VAnIBS8zEJUFKiJtq-aZrinXHk9itZOn3MlTs,526
+switchboard/verilator/testbench.cc,sha256=WhHO6L40lhIAiaE5ceDzeuk2R4p31P9lvc_OhPfe9yc,3404
+switchboard/vpi/switchboard_vpi.cc,sha256=4J8eMe0c7sLUMifL6x1NFyaF1ybKoZ8BoTPfKpxD5gI,8576
+switchboard/vpi/xyce_vpi.cc,sha256=VyAFGyUztbllLnXYhhmr2PAkUwGE124XZ9haSRWONKg,4954
+switchboard/cpp/Makefile,sha256=-xItDPwG4HxKLoxqUix9jWLXK5oRN44erXFG99HCPKo,291
+switchboard/cpp/switchboard_pcie.hpp,sha256=-p00WsgH3y-Hhxjb-ixXKwZYRsuuR4AjR2pMPcgVVIM,6188
 switchboard/cpp/xyce.hpp,sha256=pBJ8gEArUoUSL-KoQWYuxCV7y2MrJqozAWxV5g5h2RE,2351
-switchboard/cpp/switchboard.hpp,sha256=T-XWu734Jf8j_hpcloyzss8D3g9yAxU1IsSZBiK-IGA,3792
-switchboard/cpp/umilib.h,sha256=Jd6Psww4wvGwW7jLzz2XJRWllsK-YEjNh6lCJdOyyS4,4477
-switchboard/cpp/router.cc,sha256=nMdI8p0X_7YHi7x4urHZB0w1o5k9BaezwplO0xP7Ht8,2786
-switchboard/cpp/bitutil.h,sha256=DCzn0ZQXXcfWveN7icyPWUewIQt8tngui3YDYbz_HF4,979
-switchboard/cpp/spsc_queue.h,sha256=wgC-CHAW_vx0frZf86o3c4yBpxSsg1arqnVKYCWa0B8,6479
-switchboard/cpp/switchboard_pcie.hpp,sha256=RY6BCMgAhPOKGviCubP4nkP2zq12AwBUIRpbik_tOmw,6188
-switchboard/cpp/Makefile,sha256=5sKttO91f-6iM-HIG60B-CW5JLlsQXm0VuQyY_K8d5w,291
-switchboard/cpp/umisb.hpp,sha256=3yNJXK7-vsqPm0s2GY9OhnrPoV6d2-WUpxDUNR-_5vU,9861
-switchboard/cpp/pagemap.h,sha256=fu8EiaGfPPzwtwaPG_wOUVCchnlb7VFqqMpw54GSVbU,2376
-switchboard_hw-0.0.41.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
-switchboard_hw-0.0.41.dist-info/METADATA,sha256=-N7URcwOIybooy-goTTj3t4uecl3kdXpv58gve8dyS4,18292
-switchboard_hw-0.0.41.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
-switchboard_hw-0.0.41.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
-switchboard_hw-0.0.41.dist-info/RECORD,,
-switchboard_hw-0.0.41.dist-info/LICENSE,sha256=2TIhku7H905BsYloYoCwat2JsdkGYc_qsnvU-p7P-IQ,10766
+switchboard/cpp/bitutil.h,sha256=kTj81I2lVfN1QFXgX_plMH8zeBpERqcFJ8pmwivPoBs,979
+switchboard/cpp/umisb.hpp,sha256=ViCHmBzrn8utOV68E1dBHil3Y5q6ihgTV2bpiZbkLNk,9861
+switchboard/cpp/pagemap.h,sha256=AfydFiJNa6buIfOc24bMMhxd_JKL74zwSa8SsY9JIgQ,2376
+switchboard/cpp/spsc_queue.h,sha256=D2EmoLVLh7fShsoL51eVW29TN7FF5Wq48Yt5_wFdJt0,6479
+switchboard/cpp/router.cc,sha256=VcNZ49M00iZFsftcC-YadQH22kR0B7Kcof_jF2H8Pj0,2786
+switchboard/cpp/switchboard.hpp,sha256=YVxeRfiNlGjJRX38y3DFPRuBXdfsmdAFrI1GqGa1sTk,3792
+switchboard/cpp/umilib.hpp,sha256=ktxWbbj0Lx6xAPJFryF121Sh2_v6PL6W_zqq0e9AJug,3809
+switchboard/cpp/switchboard_tlm.hpp,sha256=jUA1Ixb6SnuRz_auH0QzBZn26ATeR-H3a9vCuaKZhCc,2514
+switchboard/cpp/umilib.h,sha256=O0jjh_CtRCLRFuWyQL3B5LkpHdaStwg5VGJGaV2QZQ0,4477
+switchboard/cpp/pciedev.h,sha256=wyLaeCYBjvn8FZi-2JTNqOG2Ko5VR7zBUEmQHJ2_Mrg,4047
```

## Comparing `switchboard_hw-0.0.41.dist-info/LICENSE` & `switchboard_hw-0.1.0.dist-info/LICENSE`

 * *Files 0% similar despite different names*

```diff
@@ -171,15 +171,15 @@
       of any other Contributor, and only if You agree to indemnify,
       defend, and hold each Contributor harmless for any liability
       incurred by, or claims asserted against, such Contributor by reason
       of your accepting any such warranty or additional liability.
 
    END OF TERMS AND CONDITIONS
 
-   Copyright 2023 Zero ASIC Corporation
+   Copyright 2024 Zero ASIC Corporation
 
    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at
 
        http://www.apache.org/licenses/LICENSE-2.0
```

