From e30eb5bcb1428e7dd7380e94d368b00f7305c35e Mon Sep 17 00:00:00 2001
From: chalesyu <574249312@qq.com>
Date: Fri, 16 Jul 2021 00:00:00 +0800
Subject: [PATCH 1/2] fix for AZW-KT02 board

---
 arch/arm/dts/sun50i-h6-beelink-gs1.dts | 12 +++++++-----
 arch/arm/dts/sun50i-h6-tanix-tx6.dts   | 20 ++++++++++++++++++++
 configs/tanix_tx6_lpddr3_defconfig     |  9 +++++++++
 3 files changed, 36 insertions(+), 5 deletions(-)
 create mode 100644 configs/tanix_tx6_lpddr3_defconfig

diff --git a/arch/arm/dts/sun50i-h6-beelink-gs1.dts b/arch/arm/dts/sun50i-h6-beelink-gs1.dts
index 7c9dbde645..deb01721ce 100644
--- a/arch/arm/dts/sun50i-h6-beelink-gs1.dts
+++ b/arch/arm/dts/sun50i-h6-beelink-gs1.dts
@@ -96,9 +96,7 @@
 
 &emac {
 	pinctrl-names = "default";
-	pinctrl-0 = <&ext_rgmii_pins>;
-	phy-mode = "rgmii-id";
-	phy-handle = <&ext_rgmii_phy>;
+	phy-mode = "rmii-id";
 	phy-supply = <&reg_aldo2>;
 	status = "okay";
 };
@@ -128,15 +126,19 @@
 &mmc0 {
 	vmmc-supply = <&reg_cldo1>;
 	cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>;
-	bus-width = <4>;
+//	bus-width = <4>;
 	status = "okay";
 };
 
 &mmc2 {
 	vmmc-supply = <&reg_cldo1>;
 	vqmmc-supply = <&reg_bldo2>;
-	non-removable;
+	max-frequency = <50000000>;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
 	cap-mmc-hw-reset;
+	non-removable;
 	bus-width = <8>;
 	status = "okay";
 };
diff --git a/arch/arm/dts/sun50i-h6-tanix-tx6.dts b/arch/arm/dts/sun50i-h6-tanix-tx6.dts
index be81330db1..3a01b638f5 100644
--- a/arch/arm/dts/sun50i-h6-tanix-tx6.dts
+++ b/arch/arm/dts/sun50i-h6-tanix-tx6.dts
@@ -39,6 +39,13 @@
 		regulator-max-microvolt = <3300000>;
 	};
 
+	reg_vcc1v8: vcc1v8 {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+	};
+
 	reg_vdd_cpu_gpu: vdd-cpu-gpu {
 		compatible = "regulator-fixed";
 		regulator-name = "vdd-cpu-gpu";
@@ -91,6 +98,19 @@
 	status = "okay";
 };
 
+&mmc2 {
+	vmmc-supply = <&reg_vcc3v3>;
+	vqmmc-supply = <&reg_vcc1v8>;
+	max-frequency = <50000000>;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
+	cap-mmc-hw-reset;
+	non-removable;
+	bus-width = <8>;
+	status = "okay";
+};
+
 &ohci0 {
 	status = "okay";
 };
diff --git a/configs/tanix_tx6_lpddr3_defconfig b/configs/tanix_tx6_lpddr3_defconfig
new file mode 100644
index 0000000000..6f9882a9b1
--- /dev/null
+++ b/configs/tanix_tx6_lpddr3_defconfig
@@ -0,0 +1,9 @@
+CONFIG_ARM=y
+CONFIG_ARCH_SUNXI=y
+CONFIG_SPL=y
+CONFIG_MACH_SUN50I_H6=y
+CONFIG_SUNXI_DRAM_H6_LPDDR3=y
+CONFIG_MMC0_CD_PIN="PF6"
+CONFIG_MMC_SUNXI_SLOT_EXTRA=2
+CONFIG_DEFAULT_DEVICE_TREE="sun50i-h6-tanix-tx6"
+# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
-- 

