wb_dma_ch_pri_enc/wire_pri27_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.586191 1.267519 0.455564 1.246947 0.273804 1.618611 -1.800369 -4.833623 0.627170 -0.727040 2.016899 -0.985463 2.045712 -1.024338 -0.153388 2.095606 1.613432 -0.434878 3.021596 2.058324
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.393656 -0.330088 -0.437177 -1.346471 0.690024 -1.353271 -4.512264 0.216492 2.719978 1.422207 -1.510870 1.550722 1.769304 -1.206145 1.260400 2.603449 -0.629951 -1.597339 2.810276 0.152433
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.669990 -0.934795 2.041553 -0.054444 2.003924 -1.172414 1.755429 0.490589 4.133772 0.640790 0.921476 -0.627986 -2.830672 0.951786 -1.125865 0.368624 -3.163308 -0.447907 -1.078617 -2.775067
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.473717 -1.352309 0.877970 -1.702687 -0.682290 1.640498 1.214776 -1.091775 2.130525 -1.928312 2.784580 2.488441 -1.137669 -3.341524 -0.017943 -0.853444 2.400125 0.966085 0.622868 -4.123703
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_rf/assign_1_ch_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_rf/reg_ch_busy 0.153983 -0.519684 2.008860 0.599833 3.383334 0.062958 0.648386 2.022286 3.617432 1.638239 -1.518524 -2.262993 -2.308056 -0.117062 -1.067408 1.380890 -3.060112 -2.055217 -2.174590 -2.788374
wb_dma_wb_slv/always_5 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma_wb_slv/always_4 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_wb_slv/always_3 2.104773 -0.668866 -2.213013 -5.614031 -0.053857 -1.201514 2.819432 -2.349496 1.322050 -3.309109 0.343866 -0.733299 2.041027 1.403053 -0.049561 -1.789413 2.573923 2.841725 -1.023284 -0.446425
wb_dma_wb_slv/always_1 0.860430 -1.266947 0.944012 -5.209258 -0.514856 -3.274413 -0.186481 0.528887 3.315869 -1.915034 2.123246 0.998346 -0.703596 3.529164 2.147267 -4.853469 -2.645582 -0.003002 3.383675 6.069548
wb_dma_ch_sel/always_44/case_1/cond -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma_rf/wire_ch0_csr 5.242957 -0.352949 -0.788763 -1.320690 3.995477 0.398298 1.109835 3.241147 -0.648731 2.497549 -4.877154 0.897959 1.594217 2.143266 -0.320654 -0.131136 -4.342328 0.592757 0.845820 3.534158
wb_dma_de/wire_done 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_pri_enc/wire_pri11_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.119959 -1.699313 0.616338 3.282456 5.312937 1.196625 0.539156 2.730165 0.536596 1.357148 -1.424249 1.238281 2.175312 -2.952622 0.930693 -0.363519 -0.176825 -0.901197 0.400681 -1.810867
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.044407 -1.382111 1.914791 2.170180 1.306965 2.648343 2.692567 -0.235688 0.833139 0.293065 1.207012 1.097653 1.067910 -1.779245 -0.972172 0.770836 2.761713 0.865377 1.039279 -3.675488
wb_dma_de/always_13/stmt_1 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_de/always_4/if_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_arb/input_req 2.200399 2.588443 0.002930 -2.571809 -0.415320 1.791212 3.087617 0.978494 -2.129477 -1.632035 1.028630 2.617444 0.306510 -0.232034 -2.365853 -2.629706 3.859040 1.060164 1.318720 -3.159803
wb_dma_ch_pri_enc/wire_pri20_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_rf/always_26/if_1/if_1 5.539748 2.245358 -1.140196 -1.858784 0.065398 -0.725326 -1.695204 -0.869282 0.960118 -3.579381 -2.574245 1.116467 0.827447 -1.650611 1.684977 2.820677 1.147712 0.909487 -0.572920 1.031215
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.135936 -1.379648 2.447433 2.483562 -1.039892 0.934450 -0.806347 -1.655021 0.475883 0.801352 2.300994 -0.279445 -3.197222 1.397414 0.710562 0.379396 -2.002130 -0.551710 1.238904 1.633325
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_ch_sel/wire_ch_sel 3.390919 1.681837 -0.009168 -5.819937 1.012293 0.259677 1.148275 3.154902 2.061391 0.649917 -3.369452 0.371757 -0.038842 -0.383861 -1.724015 -0.506041 1.546545 -0.843492 -0.704044 -3.284562
wb_dma_rf/inst_u19 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u18 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u17 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u16 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u15 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u14 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u13 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u12 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u11 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u10 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.097953 -3.551473 2.201275 1.847008 2.401058 -0.809751 -1.578077 2.462327 -1.951843 3.008823 -1.165938 3.207497 -0.980065 1.301340 2.445410 -2.722434 2.339773 -4.305935 -3.504986 -0.880759
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.074887 1.664630 -0.392011 0.379608 -3.076630 -0.006524 -1.612008 -4.483174 -3.251541 2.036515 3.060933 2.774981 -0.622762 4.630617 -3.149179 1.634909 1.347800 -0.429468 2.849115 -1.529701
wb_dma/input_wb1_ack_i 0.190105 0.182742 -0.853609 0.383280 1.862208 -1.421125 -0.562782 1.099076 -0.255045 -2.424982 1.426290 3.092722 -1.196583 0.365218 1.864257 -0.982182 -0.952207 0.577980 0.267304 -1.107578
wb_dma/wire_slv0_we 3.654703 -0.200556 -1.500977 -5.128290 0.811337 -0.740715 2.045241 -0.224840 0.762030 -3.124661 -1.455081 -1.586692 2.523116 -0.018759 0.504781 -2.119885 4.157277 0.822679 -1.582197 -0.689965
wb_dma_ch_rf/reg_ch_sz_inf 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_ch_rf 1.630419 -0.849715 -1.334983 -4.614964 -1.783555 -1.139048 -1.079509 1.287980 0.812945 0.203997 -2.165740 -1.529007 2.002824 0.451872 0.238146 0.174263 2.328095 -1.324502 -1.082041 -0.333500
wb_dma_ch_sel/wire_gnt_p1_d -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.769230 1.030006 1.457566 1.804245 2.606753 2.748022 -0.722515 -1.322382 -0.104636 1.428912 -1.077287 -1.923824 2.604957 -2.750383 -0.699665 1.100896 2.917979 -2.553713 1.546127 0.106919
wb_dma_ch_sel/input_ch1_txsz 0.346891 -0.504379 -0.225912 1.192281 1.807209 0.909359 -1.183296 -4.083657 1.227359 -0.783126 2.590353 1.944397 0.064969 -1.445996 1.180183 -0.488765 -2.164384 1.588124 2.898354 2.671386
wb_dma/wire_ch3_txsz 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/assign_7_pri2 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_pri_enc/inst_u30 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/assign_3_dma_nd 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_rf/assign_6_pointer -0.306706 0.098055 5.679802 0.104381 -2.145844 0.621882 2.712630 -3.192777 0.595056 2.630165 0.645905 2.374720 -1.810759 -1.014426 -1.533888 -2.303402 2.724464 -2.133733 2.589336 2.099738
wb_dma_ch_rf/wire_ch_adr0_dewe 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_pri_enc/always_2/if_1/cond 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_sel/input_ch0_txsz 3.583901 1.267599 0.784859 2.411621 2.504878 2.365903 -2.145410 -1.539178 -0.730174 0.965243 -1.317855 -1.368616 1.976093 -1.110436 0.193994 2.050027 1.188716 -1.891361 1.808923 1.697755
wb_dma_ch_sel/always_2 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/always_3 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma_rf/input_de_txsz_we 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/assign_145_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_de/always_3/if_1/if_1/cond 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_rf/always_1/case_1 -2.738614 -3.673776 3.986454 1.644016 -0.048364 -2.396939 0.270262 1.794300 1.361297 0.622173 -1.688564 -0.672119 -2.339044 -0.279357 4.182775 0.394435 -0.053478 -1.298687 0.768917 0.682508
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.191318 0.347625 1.828050 0.561110 0.477871 -3.135869 -2.308137 -1.889620 3.578388 -0.767206 1.436838 -0.441613 -2.042992 2.585684 0.328592 2.247902 -2.967323 -1.833416 1.026580 0.953152
wb_dma_ch_sel/assign_99_valid/expr_1 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_wb_slv/reg_slv_adr 0.860430 -1.266947 0.944012 -5.209258 -0.514856 -3.274413 -0.186481 0.528887 3.315869 -1.915034 2.123246 0.998346 -0.703596 3.529164 2.147267 -4.853469 -2.645582 -0.003002 3.383675 6.069548
wb_dma_ch_sel/assign_8_pri2 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_wb_mast/wire_wb_cyc_o -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_paused -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.153983 -0.519684 2.008860 0.599833 3.383334 0.062958 0.648386 2.022286 3.617432 1.638239 -1.518524 -2.262993 -2.308056 -0.117062 -1.067408 1.380890 -3.060112 -2.055217 -2.174590 -2.788374
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma/wire_ch1_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.345287 1.001904 -1.322948 -2.322622 -0.069787 -1.263896 0.103048 3.088696 -0.947893 2.599966 -1.319597 3.067477 3.554339 0.489178 -1.766539 -0.548397 2.134625 -0.129114 2.450577 -2.901190
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.021676 -0.878358 1.538045 -1.112172 -1.426852 2.976115 2.114420 -1.992806 1.137767 -1.065065 2.437693 0.915793 0.079811 -1.474548 -1.136338 0.525445 4.379921 1.112544 1.121553 -3.807060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.737018 0.464807 0.682719 -0.556905 -1.562968 1.631334 2.457642 2.269805 -1.878394 -2.721917 2.175929 0.392803 1.778315 1.715811 -1.041644 -1.207981 5.000470 0.130459 1.281172 -1.971127
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/always_39/case_1/stmt_4 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_pri_enc/wire_pri14_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_39/case_1/stmt_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_rf/wire_ch6_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 2.688882 -1.332849 1.604990 1.445694 2.609154 0.108593 -0.656481 3.372337 0.041140 -1.604294 1.704490 0.142149 -0.726893 4.095843 1.959962 -1.432735 -1.158589 -1.103256 2.589966 1.175186
wb_dma_wb_if/input_wb_we_i 2.064794 -1.841336 -2.081126 1.047226 -0.229082 -1.695526 -3.148756 0.804831 -2.214975 -1.427442 3.003151 4.504656 -0.921265 6.608438 2.491455 -0.975608 -1.979030 1.123083 -0.297931 2.046908
wb_dma_ch_sel/assign_141_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.018539 -1.029518 -0.435470 -1.413342 1.217940 1.928274 2.627739 4.522360 -0.315777 -1.049224 -0.445443 -0.060348 -0.925380 4.621803 0.062988 -0.494699 -0.894000 3.413897 1.969211 -1.888906
wb_dma_ch_sel_checker 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_rf/reg_ch_dis 5.770813 2.812976 -0.990536 -2.718099 0.070511 -0.196999 -2.401541 -0.141479 0.344523 -1.259632 -2.502223 1.817921 1.225689 -0.059797 0.077749 2.484667 1.661389 -0.317609 0.992471 0.009135
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_rf/wire_pointer_we -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_wb_slv/always_3/stmt_1 2.104773 -0.668866 -2.213013 -5.614031 -0.053857 -1.201514 2.819432 -2.349496 1.322050 -3.309109 0.343866 -0.733299 2.041027 1.403053 -0.049561 -1.789413 2.573923 2.841725 -1.023284 -0.446425
wb_dma_ch_rf/always_2/if_1/if_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_pri_enc_sub/assign_1_pri_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/input_ch0_adr0 -0.239180 -0.342362 1.320476 -1.408048 -2.066534 -0.203100 -1.518308 -0.523395 1.195470 0.106152 -0.169799 -2.608568 -2.539408 3.760744 0.690952 3.201457 -0.156602 -0.611351 0.732178 0.187033
wb_dma_ch_sel/input_ch0_adr1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_wb_slv/assign_4 -4.486294 -1.304304 0.986491 2.668328 3.069947 -1.314434 2.826455 0.784948 0.701586 -0.675626 3.661808 -1.191926 0.131894 4.161389 0.387942 0.137876 -1.746591 0.433645 0.504544 -1.076555
wb_dma_wb_mast/input_wb_data_i 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.021676 -0.878358 1.538045 -1.112172 -1.426852 2.976115 2.114420 -1.992806 1.137767 -1.065065 2.437693 0.915793 0.079811 -1.474548 -1.136338 0.525445 4.379921 1.112544 1.121553 -3.807060
wb_dma_de/wire_adr1_cnt_next1 -0.451018 -4.784346 0.019992 2.837750 1.063328 0.668512 2.422186 1.370472 2.047447 0.668135 0.622406 0.000119 4.101547 -0.462710 1.151358 1.004641 0.311767 2.660039 1.152256 -0.180232
wb_dma_ch_sel/inst_u2 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/inst_u1 2.408626 0.771328 0.568937 -1.023125 -1.043776 2.269983 4.601897 0.506522 -0.517002 -0.989617 -0.839986 0.606353 2.848762 -0.188339 -1.999478 0.839816 5.099447 2.795489 0.403980 -2.668588
wb_dma_ch_sel/inst_u0 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_adr0 -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma/wire_adr1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_rf/assign_18_pointer_we -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_sel/wire_req_p0 2.174735 2.713012 1.011882 -1.442774 -0.389923 3.069734 4.596646 0.799169 -2.306317 -0.925638 -0.180800 0.450673 0.765001 0.837394 -2.923733 -1.218217 4.455017 1.673233 0.835555 -2.479565
wb_dma_ch_sel/wire_req_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma/wire_ndnr 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma_de/reg_mast0_drdy_r 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_sel/assign_137_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_rf/wire_pointer2 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_rf/wire_pointer3 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_rf/wire_pointer0 -0.662749 -0.045705 5.301936 0.474941 -2.091709 1.527628 0.786973 -1.036200 0.021408 2.021176 1.411140 1.411647 -1.553994 -2.078654 -0.603877 -2.538625 3.465209 -3.670737 3.047881 1.240165
wb_dma_rf/wire_pointer1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_rf/wire_sw_pointer0 -0.327886 -1.801758 1.495606 0.742947 -0.219014 -0.862593 0.422247 -0.781715 3.796623 -2.614048 1.188632 -0.976058 -1.205068 -0.799942 1.918364 2.125770 -0.946568 0.989155 -0.692367 -0.117555
wb_dma_de/always_21/stmt_1 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.853081 0.514668 0.073426 0.525466 2.007485 3.175186 0.065813 -3.477896 -0.628008 -0.237344 1.429517 -0.882948 4.701689 -1.718651 -0.270087 0.360647 5.163417 0.120675 4.426826 0.045986
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.581498 0.064432 2.207281 0.814669 1.790083 0.671723 -2.387805 -0.118647 0.287443 -0.247169 0.831141 0.277492 -1.108537 2.595133 1.385060 -0.725052 -1.086774 -2.586459 2.357449 3.705015
wb_dma_ch_arb/input_advance 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_de/always_7/stmt_1 3.349926 0.073841 0.730600 3.707401 3.719531 3.000893 -0.411424 1.846239 -1.539357 1.176895 -1.848399 -0.873551 1.404323 -0.151006 0.257042 1.500848 0.267744 -0.720141 0.979521 -0.369914
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/always_3/if_1/cond 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.018539 -1.029518 -0.435470 -1.413342 1.217940 1.928274 2.627739 4.522360 -0.315777 -1.049224 -0.445443 -0.060348 -0.925380 4.621803 0.062988 -0.494699 -0.894000 3.413897 1.969211 -1.888906
wb_dma_ch_sel/assign_101_valid 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_sel/assign_98_valid 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_rf/wire_ch7_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_sel/reg_csr 3.972748 -1.114326 -0.559583 -1.460639 1.004075 3.537939 -0.211060 2.181338 -3.460043 3.235291 -3.353971 3.533670 -1.742190 2.543724 0.603883 -1.895937 -1.753084 1.559927 1.108749 1.897330
wb_dma_de/reg_next_state 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.262651 -2.712734 3.991275 -0.726794 0.469016 1.964278 2.200597 -1.152483 -3.096814 6.286112 -1.754266 4.016610 -2.459415 3.592409 -0.366702 -3.813924 3.249457 -1.429642 1.196700 -0.031389
wb_dma_de/always_11/stmt_1/expr_1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_rf/input_ptr_set 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/assign_12_pri3 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_de/assign_65_done/expr_1/expr_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.018539 -1.029518 -0.435470 -1.413342 1.217940 1.928274 2.627739 4.522360 -0.315777 -1.049224 -0.445443 -0.060348 -0.925380 4.621803 0.062988 -0.494699 -0.894000 3.413897 1.969211 -1.888906
assert_wb_dma_ch_sel/input_valid 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma/input_wb0_stb_i 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma/wire_ch1_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_rf/assign_5_pause_req 1.568262 2.968584 1.490544 -2.675284 1.071966 -2.882726 -0.554574 0.776979 2.436762 0.651993 -1.353998 3.922865 -3.398793 0.116273 -1.520943 -0.125766 -2.596941 -1.498268 0.681676 -2.035401
wb_dma_de/always_12/stmt_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_wb_if/wire_wb_ack_o -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_ch_rf/always_5/if_1/block_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_arb/assign_1_gnt 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_rf/input_dma_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma/wire_wb0_addr_o 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/assign_73_dma_busy/expr_1 0.628083 2.096871 2.774487 -0.976687 3.853752 0.612266 0.628992 -0.558835 4.109219 1.704956 -1.750325 -2.461170 -2.801552 -1.664427 -2.361540 1.640864 -1.998510 -2.910833 -1.388840 -3.437889
wb_dma/input_dma_nd_i 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_3_pri0 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_de/always_23/block_1/stmt_8 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_arb/always_2/block_1/stmt_1 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_de/always_23/block_1/stmt_1 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_de/always_23/block_1/stmt_2 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_de/always_23/block_1/stmt_4 3.397972 3.230324 1.210861 -1.001698 0.299649 1.841010 -0.710290 -2.617715 -0.180449 1.194006 -2.169644 -0.606098 -0.221436 1.015949 -1.648127 2.671558 1.420598 -0.632136 1.401926 0.731915
wb_dma_de/always_23/block_1/stmt_5 3.108726 -0.739516 1.745822 1.221442 1.175506 3.550678 0.855562 0.354140 -5.124984 1.491601 0.330794 3.338767 -2.349078 3.749921 0.615987 -3.722413 1.595215 0.173628 2.030988 1.169567
wb_dma_de/always_23/block_1/stmt_6 2.688882 -1.332849 1.604990 1.445694 2.609154 0.108593 -0.656481 3.372337 0.041140 -1.604294 1.704490 0.142149 -0.726893 4.095843 1.959962 -1.432735 -1.158589 -1.103256 2.589966 1.175186
wb_dma_rf/inst_u25 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_wb_mast/input_mast_go -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.675230 -1.004153 1.372759 2.060999 1.989918 0.365936 -1.514240 2.351088 0.703437 -0.024043 -0.335653 -1.418121 -0.874526 1.774787 1.401850 0.842528 -1.856706 -1.784307 0.278461 1.100388
wb_dma_ch_sel/assign_125_de_start/expr_1 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.173286 0.031894 1.917490 0.307108 0.939446 -2.576339 -0.000401 0.532721 3.803883 1.596669 0.704521 0.070782 -1.955200 1.747781 -1.370264 1.648475 -3.409913 -1.271642 0.361653 -2.012580
wb_dma_ch_sel/assign_151_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.312190 1.501376 -0.646975 -1.415484 0.842531 1.865296 -0.678111 -1.132416 -0.772232 -2.192647 1.719797 2.870271 1.167012 0.504534 0.084792 -0.230538 2.336190 1.373666 3.838758 -0.679676
wb_dma_wb_mast/reg_mast_dout 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/assign_100_valid 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_sel/assign_131_req_p0 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_rf/input_dma_done_all 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_pri_enc_sub/wire_pri_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/input_wb_rf_din 2.147427 -1.690488 0.971862 -2.017940 -0.958761 2.548391 -1.737507 -0.891968 -0.868299 0.017756 3.276423 -3.254993 0.973868 3.429588 0.382033 -3.229692 2.175174 -3.515179 1.513030 4.888255
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/assign_139_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/always_38/case_1 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.146367 1.602339 -1.162485 -3.141600 -2.710389 -1.993045 0.569979 -0.033399 1.077372 1.557394 1.053740 2.643510 3.249768 -0.539382 -2.999689 1.180454 2.452359 0.676915 2.843081 -3.886739
wb_dma/constraint_wb0_cyc_o -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma/input_wb0_addr_i -0.700909 0.372323 -0.117679 -4.988670 1.163165 -3.750304 -0.570599 0.940642 2.536656 -3.428052 2.398484 1.855755 -1.177918 3.456702 3.316006 -4.442636 -3.110015 0.188031 2.557345 5.380050
wb_dma_de/input_mast1_drdy 0.669158 -1.698749 -0.551309 -0.519909 0.553092 -0.994826 -0.868937 1.389800 0.699164 -1.265590 1.151817 2.794905 -0.993115 -0.067231 1.787746 -1.288947 -1.094073 0.677468 0.822098 -0.829280
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_wb_if/input_wb_ack_i 1.076848 4.949415 -2.677854 -0.787078 2.223276 0.974130 -1.113800 -4.977697 -4.467681 -0.208155 1.396320 3.352327 0.047489 2.059892 -1.448820 -0.558779 1.020612 1.443728 2.876409 -0.255762
wb_dma_ch_sel/wire_pri_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_3_ch_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_rf/input_ch_sel 1.870749 4.444675 1.588613 -2.937680 3.419076 1.849660 2.229611 -2.717454 2.608359 2.149659 -2.239944 -2.111860 -2.479069 1.869255 -4.523441 1.583218 -3.811722 0.283517 0.736895 -0.585541
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_de/always_23/block_1/case_1 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma/wire_pause_req 1.568262 2.968584 1.490544 -2.675284 1.071966 -2.882726 -0.554574 0.776979 2.436762 0.651993 -1.353998 3.922865 -3.398793 0.116273 -1.520943 -0.125766 -2.596941 -1.498268 0.681676 -2.035401
wb_dma_wb_if/input_mast_go -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/input_de_csr 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/input_mast0_din 1.835291 1.432578 0.320351 -1.460426 -0.233085 2.687300 2.073137 -4.144588 -1.816081 0.623261 1.067314 1.670843 0.028567 3.973744 -1.653880 -0.809355 0.168969 3.564656 4.003882 2.769557
wb_dma_pri_enc_sub/always_3 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_pri_enc_sub/always_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/reg_adr0 -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma_ch_sel/reg_adr1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/assign_1_pri0 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_pri_enc/wire_pri26_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.171888 -1.230532 1.475580 -0.716453 -1.074551 1.241634 0.746397 0.413502 1.609555 1.961895 0.644047 1.516702 1.377282 4.616606 -1.634514 -0.701610 -1.151181 -0.048614 -0.008036 4.481118
wb_dma/wire_ptr_set 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 3.207889 -2.294556 1.326284 1.551777 2.245726 0.969926 0.259265 4.821854 0.093493 -1.123673 0.870221 0.615973 -0.024271 3.410513 1.451873 -0.041776 0.428397 -0.312864 1.773019 -2.141371
wb_dma_de/reg_ptr_set 2.052013 0.176116 0.092121 -1.779241 -1.071225 1.338096 -3.163146 -3.900882 4.287007 0.974208 -0.406689 -2.842858 2.710404 0.113131 -0.393041 5.742411 0.940610 -0.246172 2.289891 1.424252
wb_dma/wire_dma_nd 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_rf/assign_3_csr -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_rf/assign_4_dma_abort 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_123_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.809325 -3.104054 -0.194639 1.046346 2.369475 2.627526 2.187976 5.164876 -1.299418 0.037670 -0.297430 0.465918 0.248754 2.679689 1.050947 -1.441755 -0.371495 2.280764 1.271336 -2.084159
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_rf/wire_ch4_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_pri_enc/wire_pri0_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_10_ch_enable -2.146367 1.602339 -1.162485 -3.141600 -2.710389 -1.993045 0.569979 -0.033399 1.077372 1.557394 1.053740 2.643510 3.249768 -0.539382 -2.999689 1.180454 2.452359 0.676915 2.843081 -3.886739
wb_dma_wb_slv/reg_slv_we 2.104773 -0.668866 -2.213013 -5.614031 -0.053857 -1.201514 2.819432 -2.349496 1.322050 -3.309109 0.343866 -0.733299 2.041027 1.403053 -0.049561 -1.789413 2.573923 2.841725 -1.023284 -0.446425
wb_dma_de/input_txsz 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_wb_if/wire_mast_dout 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_ch_rf/wire_ch_enable -2.146367 1.602339 -1.162485 -3.141600 -2.710389 -1.993045 0.569979 -0.033399 1.077372 1.557394 1.053740 2.643510 3.249768 -0.539382 -2.999689 1.180454 2.452359 0.676915 2.843081 -3.886739
wb_dma_rf/wire_csr_we 3.918553 2.429387 1.742778 -3.236380 0.181528 -0.778930 -0.160162 -0.893941 0.820101 -1.281240 -1.797425 2.483081 -4.843816 1.213071 -0.155765 -0.562909 -0.768863 -0.780475 -0.721546 -0.065875
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel_checker/input_dma_busy 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_9_ch_txsz 3.093383 -0.293085 1.105924 -0.346117 3.678893 1.367227 -1.140854 -1.834774 1.094501 -0.732361 1.163363 -0.758511 1.934030 -4.163535 0.965093 -3.348005 2.403936 -3.162149 2.037576 1.404568
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/assign_65_done 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.149250 1.889993 -1.233870 -1.746797 -1.558221 -1.934795 -0.420902 -2.811088 1.326633 -2.639198 0.942635 3.202364 2.923702 1.190241 -0.074687 2.519316 1.812591 2.575769 2.753680 0.993292
wb_dma_de/always_2/if_1/if_1 -1.212115 -4.848422 -1.115830 -0.767060 -1.922265 1.414130 -0.032146 -0.525202 2.622002 1.363403 0.822533 -0.121959 0.411679 2.093689 0.618476 3.164954 -0.393451 3.342600 -0.855416 -2.715327
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_112_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_de/always_23/block_1/case_1/block_8 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_de/always_23/block_1/case_1/block_9 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_rf/assign_28_this_ptr_set 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_rf/always_22 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_de/always_23/block_1/case_1/block_1 4.047451 0.859049 -1.024666 -2.113002 0.915964 -1.388158 -1.432716 3.036777 -2.076248 1.862060 -3.608657 4.247012 3.815656 0.452190 0.500347 -0.905325 2.961870 -0.491614 3.207292 -0.248662
wb_dma_de/always_23/block_1/case_1/block_2 -2.173286 0.031894 1.917490 0.307108 0.939446 -2.576339 -0.000401 0.532721 3.803883 1.596669 0.704521 0.070782 -1.955200 1.747781 -1.370264 1.648475 -3.409913 -1.271642 0.361653 -2.012580
wb_dma_de/always_23/block_1/case_1/block_3 2.178439 -5.284214 -0.069722 -0.769554 2.648589 1.253416 1.099034 3.866193 -0.323588 2.939599 -2.105908 3.003149 3.480285 -0.668118 2.266785 -3.285279 2.078433 0.473852 0.843764 -0.668425
wb_dma_de/always_23/block_1/case_1/block_4 1.685533 -5.386189 -0.750551 -2.200479 3.427010 2.264333 -0.160764 2.452724 0.266932 3.640775 -2.309839 2.148854 2.062967 -0.769365 2.479090 -3.025537 0.909612 1.055455 1.575485 -1.272071
wb_dma_ch_rf/always_27 5.770813 2.812976 -0.990536 -2.718099 0.070511 -0.196999 -2.401541 -0.141479 0.344523 -1.259632 -2.502223 1.817921 1.225689 -0.059797 0.077749 2.484667 1.661389 -0.317609 0.992471 0.009135
wb_dma_de/always_23/block_1/case_1/block_7 0.877491 2.104089 -0.752986 -0.532487 -1.622255 1.140102 -1.999518 -6.222246 -0.997651 1.314785 2.057738 -0.184999 1.706985 2.319523 -2.350133 2.769818 1.667839 0.104524 3.409045 0.845980
wb_dma/assign_4_dma_rest -1.627897 -0.597463 1.230200 0.671905 -0.530045 0.676042 1.493088 -4.125144 1.504217 2.529050 0.741601 1.433872 -1.143090 1.027340 -1.794603 2.014886 -1.594721 2.206245 1.360727 -0.559810
wb_dma_ch_rf/always_23/if_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/reg_ndr_r 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_de/assign_66_dma_done/expr_1 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_ch_sel/reg_req_r 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_rf/reg_pointer_r -3.730085 -2.434571 2.150350 2.045698 -1.696379 1.305242 -0.062792 -3.531041 1.118853 0.597173 3.424214 -1.799377 -2.976713 0.786301 0.036127 0.768286 -1.133858 -0.379479 0.383357 -0.044320
wb_dma_ch_sel/assign_105_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_pri_enc/wire_pri5_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_39/case_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/always_6 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_sel/always_7 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/always_4 4.955382 0.732606 -0.684941 -1.991598 0.381724 -0.530130 -3.050445 1.281232 1.511156 -1.215258 -1.688237 0.383835 2.027200 -0.087691 1.026789 2.601621 1.704019 -1.387422 0.994642 -0.481318
wb_dma_ch_sel/always_5 2.393656 -0.330088 -0.437177 -1.346471 0.690024 -1.353271 -4.512264 0.216492 2.719978 1.422207 -1.510870 1.550722 1.769304 -1.206145 1.260400 2.603449 -0.629951 -1.597339 2.810276 0.152433
wb_dma_ch_sel/assign_126_ch_sel/expr_1 3.390919 1.681837 -0.009168 -5.819937 1.012293 0.259677 1.148275 3.154902 2.061391 0.649917 -3.369452 0.371757 -0.038842 -0.383861 -1.724015 -0.506041 1.546545 -0.843492 -0.704044 -3.284562
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_sel/always_1 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/always_8 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_sel/always_9 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/assign_67_dma_done_all 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_ch_rf/wire_ch_txsz 3.093383 -0.293085 1.105924 -0.346117 3.678893 1.367227 -1.140854 -1.834774 1.094501 -0.732361 1.163363 -0.758511 1.934030 -4.163535 0.965093 -3.348005 2.403936 -3.162149 2.037576 1.404568
wb_dma_ch_sel/assign_99_valid 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.500095 -0.801637 -1.756417 -4.443124 0.831299 0.351901 2.847423 3.652098 -1.549726 0.052820 -1.408102 0.448081 3.619201 2.393077 -0.692463 -2.652061 3.105820 1.507312 1.332723 -1.440635
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.442693 0.079545 -0.678446 0.454963 -1.666713 -0.421113 -3.077226 1.180604 1.195995 -2.882779 3.169266 1.771298 -0.295504 1.686519 0.277823 0.927998 -2.058930 -1.617789 -0.915423 2.430858
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.021676 -0.878358 1.538045 -1.112172 -1.426852 2.976115 2.114420 -1.992806 1.137767 -1.065065 2.437693 0.915793 0.079811 -1.474548 -1.136338 0.525445 4.379921 1.112544 1.121553 -3.807060
wb_dma/wire_ch2_txsz 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.685533 -5.386189 -0.750551 -2.200479 3.427010 2.264333 -0.160764 2.452724 0.266932 3.640775 -2.309839 2.148854 2.062967 -0.769365 2.479090 -3.025537 0.909612 1.055455 1.575485 -1.272071
wb_dma_de/always_23/block_1 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_ch_rf/always_22/if_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_de/wire_mast1_dout 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_de/always_8/stmt_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_rf/wire_ch_done_we 5.246787 1.409687 0.167528 -1.214406 1.946729 1.513215 -1.387501 0.994936 -0.327133 -0.448968 -0.895652 2.782709 0.307271 0.087590 0.131465 0.290937 1.289040 -0.402367 2.525248 -1.206255
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_wb_slv/wire_wb_ack_o -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.021676 -0.878358 1.538045 -1.112172 -1.426852 2.976115 2.114420 -1.992806 1.137767 -1.065065 2.437693 0.915793 0.079811 -1.474548 -1.136338 0.525445 4.379921 1.112544 1.121553 -3.807060
wb_dma_de/reg_ld_desc_sel 1.307189 -1.857474 3.537579 -1.267743 1.557804 0.445698 1.073768 3.010021 0.270958 6.043435 -3.817269 0.195865 -1.301594 4.104079 -1.371472 0.407225 2.670735 -2.926222 -0.139448 -4.024556
wb_dma_wb_mast/assign_2_mast_pt_out -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_de/assign_83_wr_ack 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma/wire_dma_done_all 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
assert_wb_dma_rf/input_ch0_am1 -0.327886 -1.801758 1.495606 0.742947 -0.219014 -0.862593 0.422247 -0.781715 3.796623 -2.614048 1.188632 -0.976058 -1.205068 -0.799942 1.918364 2.125770 -0.946568 0.989155 -0.692367 -0.117555
wb_dma_ch_arb/reg_state 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_sel/input_ch0_csr 4.941494 -0.079397 -0.385037 -1.279985 -0.212274 0.800554 -2.269777 4.061894 -1.243258 1.768980 -4.885057 4.430060 0.482185 -0.028347 2.089891 0.283840 -1.313149 0.912365 1.804549 3.251719
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.178439 -5.284214 -0.069722 -0.769554 2.648589 1.253416 1.099034 3.866193 -0.323588 2.939599 -2.105908 3.003149 3.480285 -0.668118 2.266785 -3.285279 2.078433 0.473852 0.843764 -0.668425
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_wb_mast 1.866846 4.233280 -2.607592 0.088362 0.734885 -0.368706 0.241421 -2.084151 -4.025169 -2.317578 1.889137 3.400717 2.084616 3.363662 -0.836215 -0.367507 1.680359 2.122124 2.428092 1.146790
wb_dma_ch_sel/assign_124_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_de/always_18/stmt_1 -1.045153 0.068780 0.077478 4.249544 -1.680049 0.395639 -0.558386 -1.450050 -2.412616 -0.171651 3.831064 -1.777439 2.572198 3.437727 -1.422417 2.269442 2.109085 -0.959075 1.512294 -0.111139
wb_dma_ch_rf/wire_ch_csr_dewe 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_ch_pri_enc/input_pri2 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_pri_enc/input_pri3 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_pri_enc/input_pri0 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_pri_enc/input_pri1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_if/input_slv_pt_in -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma/wire_de_adr1_we 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_sel/assign_6_pri1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_sel/assign_129_req_p0/expr_1 4.211015 -1.835253 0.289442 2.727677 1.934611 2.363486 0.681062 5.868145 -2.609568 -0.781543 -0.333234 0.810021 1.918692 1.525115 1.041977 -1.053650 1.181858 -0.383446 0.993098 -0.906688
wb_dma_rf/wire_csr -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.961644 1.713856 -1.409041 -1.804998 -0.541946 0.420002 -3.285686 -4.389402 1.578406 -2.774713 3.293542 0.452117 1.127005 -0.203950 0.545264 1.496586 0.374431 0.605036 3.695886 1.852995
wb_dma_ch_sel/always_37/if_1 2.133677 0.703389 -0.245886 -6.821301 1.182940 1.238170 1.312775 0.940840 3.152952 2.217700 -3.223776 0.413416 -0.416686 -1.263933 -2.093627 -0.600244 0.824540 0.248407 0.137934 -3.519725
wb_dma_de/always_6/if_1/cond 3.613537 1.738582 1.192229 2.131770 2.500324 1.671392 -2.425612 -2.346666 -0.318255 -0.095699 0.484662 -1.110857 1.582473 0.623602 0.455491 0.982356 0.039633 -2.029287 3.132934 4.092672
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.178439 -5.284214 -0.069722 -0.769554 2.648589 1.253416 1.099034 3.866193 -0.323588 2.939599 -2.105908 3.003149 3.480285 -0.668118 2.266785 -3.285279 2.078433 0.473852 0.843764 -0.668425
wb_dma_ch_rf/always_8/stmt_1 0.153983 -0.519684 2.008860 0.599833 3.383334 0.062958 0.648386 2.022286 3.617432 1.638239 -1.518524 -2.262993 -2.308056 -0.117062 -1.067408 1.380890 -3.060112 -2.055217 -2.174590 -2.788374
wb_dma_ch_sel/assign_108_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_pri_enc/wire_pri9_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/wire_pri2 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/wire_pri3 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/wire_pri0 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/wire_pri1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_4/if_1/if_1/cond/expr_1 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_rf/input_ptr_set 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_rf/always_2/if_1/if_1 2.835675 2.623607 1.918575 -2.265002 -1.360847 -2.696575 -1.764632 -0.467822 0.386143 -0.578258 -1.172101 4.614967 -4.297055 1.397417 -0.048242 -0.223892 -1.189342 -1.397799 1.029037 0.390763
wb_dma_de/assign_77_read_hold -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_pri_enc_sub/input_valid -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.077346 -2.459559 -0.758292 0.507251 1.648832 4.248209 2.171548 4.084445 -2.480806 0.164699 -0.378273 1.256708 0.782490 2.495966 0.423775 -1.079143 0.732312 3.142956 1.920025 -2.227787
wb_dma_ch_rf/always_27/stmt_1 5.770813 2.812976 -0.990536 -2.718099 0.070511 -0.196999 -2.401541 -0.141479 0.344523 -1.259632 -2.502223 1.817921 1.225689 -0.059797 0.077749 2.484667 1.661389 -0.317609 0.992471 0.009135
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.638222 -1.335730 -2.042233 3.116266 5.694121 1.567758 2.276894 2.465566 -1.382352 -0.551085 1.675787 0.980598 2.223522 -0.339666 0.641897 -3.155983 -5.031435 3.471165 3.303586 1.225238
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_sel/wire_valid -2.146367 1.602339 -1.162485 -3.141600 -2.710389 -1.993045 0.569979 -0.033399 1.077372 1.557394 1.053740 2.643510 3.249768 -0.539382 -2.999689 1.180454 2.452359 0.676915 2.843081 -3.886739
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/wire_chunk_cnt_is_0_d 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/assign_109_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 2.052927 1.248964 2.098641 -1.230498 -0.006986 -3.424205 0.624150 3.301239 2.971446 -3.970373 1.727283 -1.577478 -1.960700 5.375667 -0.180767 0.330578 -0.903926 -2.035473 -0.469946 -0.478516
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_de/assign_75_mast1_dout 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma/constraint_csr 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_ch_rf/always_5/if_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_pri_enc/wire_pri21_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_157_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_wb_mast/assign_1/expr_1 1.018987 -2.484705 -1.901352 3.410889 1.101693 -0.615240 0.903638 -0.464783 -0.738746 -1.588824 3.823281 4.033909 5.212717 1.858696 1.537225 -1.087072 -0.663299 3.408001 3.235901 3.645796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_de/reg_mast1_adr -0.135228 -1.102966 -1.430792 -1.259915 0.166342 -1.515256 3.059888 1.235711 3.497002 -0.958473 -0.366060 0.454193 2.278531 4.105595 -0.554096 3.186563 -1.819784 5.896279 2.485005 -1.420936
wb_dma_ch_pri_enc/wire_pri17_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/input_ch2_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_ch_rf/assign_13_ch_txsz_we 2.769230 1.030006 1.457566 1.804245 2.606753 2.748022 -0.722515 -1.322382 -0.104636 1.428912 -1.077287 -1.923824 2.604957 -2.750383 -0.699665 1.100896 2.917979 -2.553713 1.546127 0.106919
wb_dma_ch_sel/assign_130_req_p0 4.211015 -1.835253 0.289442 2.727677 1.934611 2.363486 0.681062 5.868145 -2.609568 -0.781543 -0.333234 0.810021 1.918692 1.525115 1.041977 -1.053650 1.181858 -0.383446 0.993098 -0.906688
wb_dma_ch_arb/always_1/if_1/stmt_2 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_sel/assign_106_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_pri_enc/wire_pri28_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_rf/always_11/if_1/if_1 2.911799 -1.797349 0.337368 1.278999 2.965862 0.410096 0.640270 4.302701 0.409491 -1.706829 1.107826 3.162509 0.161334 0.168378 1.362512 -1.091125 0.000497 0.614141 1.626110 -3.343781
wb_dma_wb_if/wire_slv_adr 0.860430 -1.266947 0.944012 -5.209258 -0.514856 -3.274413 -0.186481 0.528887 3.315869 -1.915034 2.123246 0.998346 -0.703596 3.529164 2.147267 -4.853469 -2.645582 -0.003002 3.383675 6.069548
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_sel/input_ch1_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma/wire_pt1_sel_i 0.813262 -2.152902 -0.530269 2.315772 2.476446 2.765254 2.595071 -0.886170 -1.177650 0.957214 0.735147 0.142878 3.528343 2.756924 0.499688 -0.489046 -0.246071 3.860516 3.138862 2.846004
wb_dma_ch_sel/always_47/case_1/stmt_1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma/wire_pt1_sel_o -0.333889 -2.864147 0.328383 2.138296 0.461903 1.424646 -0.654341 0.113565 0.794722 -0.029915 1.698746 1.984624 -1.952312 -3.032089 1.247449 -1.475656 -2.572083 1.333825 0.998337 -0.590287
wb_dma_ch_sel/assign_127_req_p0/expr_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_pri_enc/inst_u16 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/always_48/case_1 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_sel/input_ch7_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
assert_wb_dma_rf/input_ch0_txsz 0.673910 -1.027337 1.304548 1.835494 1.020849 0.148554 -0.372946 -1.598872 1.674796 -3.335532 3.770626 -2.702716 0.094985 0.697096 1.404646 -0.561430 0.457573 -1.004983 0.590245 1.665026
assert_wb_dma_rf 0.645188 -1.553760 1.363147 0.890856 -0.031289 -1.150242 -0.461016 -1.090582 3.435213 -3.942974 2.363170 -2.099059 -0.198471 -0.200057 2.477665 1.146253 -0.139295 -0.087488 -0.100859 1.625741
wb_dma_ch_rf/reg_ch_am0_r -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_rf/always_4/if_1 -3.730085 -2.434571 2.150350 2.045698 -1.696379 1.305242 -0.062792 -3.531041 1.118853 0.597173 3.424214 -1.799377 -2.976713 0.786301 0.036127 0.768286 -1.133858 -0.379479 0.383357 -0.044320
wb_dma_de/always_4/if_1/if_1/stmt_1 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_de/always_14/stmt_1/expr_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/wire_use_ed 1.475447 -2.440328 2.600669 -1.532071 1.775690 2.622824 1.561543 -1.116530 -3.349177 6.250502 -2.599406 3.644998 -3.109572 5.179917 -0.014863 -3.104256 1.088203 0.473125 1.808470 -0.428857
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.173286 0.031894 1.917490 0.307108 0.939446 -2.576339 -0.000401 0.532721 3.803883 1.596669 0.704521 0.070782 -1.955200 1.747781 -1.370264 1.648475 -3.409913 -1.271642 0.361653 -2.012580
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/input_nd_i 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
assert_wb_dma_ch_sel/input_req_i 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/reg_ch_rl 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_de/reg_paused -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_wb_if/wire_mast_drdy 1.099544 0.610854 -3.903611 -0.113157 -0.248475 2.282153 -4.994888 -1.747121 -5.194048 0.125929 3.562768 2.171014 0.048403 1.247601 -0.343030 -0.457004 1.734295 -0.764657 3.053536 -3.643267
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.037698 0.951240 1.510723 -0.996260 -1.397210 1.388084 0.431395 -0.422377 1.182209 -0.844190 1.130221 -0.426722 -1.271249 3.753948 -1.478594 3.430821 1.837438 0.576664 1.380818 -2.963016
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/assign_100_valid/expr_1 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_wb_if/inst_u1 -0.891304 -0.628906 -1.462411 -3.348030 -0.414532 -2.237461 2.022645 0.201826 1.288256 -2.166910 2.072868 0.489919 3.688661 -1.391031 -0.456360 -3.121230 1.764356 0.902138 1.698801 -0.720948
wb_dma_wb_if/inst_u0 1.866846 4.233280 -2.607592 0.088362 0.734885 -0.368706 0.241421 -2.084151 -4.025169 -2.317578 1.889137 3.400717 2.084616 3.363662 -0.836215 -0.367507 1.680359 2.122124 2.428092 1.146790
wb_dma_ch_sel 2.646672 1.271084 -0.969098 -3.488687 -0.017011 -0.297322 -1.275216 2.338707 -0.526020 2.805238 -3.742079 1.908013 0.779363 0.252371 -1.263437 0.252637 0.755537 -1.200338 0.145325 -1.650759
wb_dma_rf/input_de_csr_we 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_rf/wire_ch0_adr0 0.083335 -2.950998 0.736806 -2.179732 -1.575823 0.279153 -1.877635 0.498921 0.962893 2.281596 0.053322 -0.913991 -2.574634 6.888556 1.014237 1.560612 -1.441576 0.106206 0.782623 0.416710
wb_dma_rf/wire_ch0_adr1 1.076428 -0.856330 1.442704 2.835620 -0.469515 -0.331909 -0.161103 0.082189 0.917547 -3.938905 3.638781 -2.875981 1.649797 0.812008 1.264661 0.181265 2.193506 -1.635370 0.160612 1.538593
wb_dma_de/always_9/stmt_1/expr_1 2.704143 -0.683140 0.466194 4.242819 4.291078 2.171717 -0.993838 2.479213 -0.876040 1.100174 -1.937076 -2.125736 1.773312 0.299993 1.078272 1.553309 -1.066608 -0.936455 0.906434 0.874888
wb_dma_ch_sel/always_42/case_1/cond 2.397293 2.604601 0.381490 -2.076050 0.115092 1.916050 -1.075017 -2.383841 0.650533 1.366673 -1.863694 2.152697 -3.079256 -0.303108 -1.615030 2.226815 -1.437420 0.860355 0.618975 -1.268469
wb_dma_wb_slv/input_wb_cyc_i 0.985653 2.220887 -1.774418 0.829745 0.865361 1.877236 2.466799 3.180205 -1.749702 -2.972557 1.571589 -2.185720 2.154472 2.426047 -1.705840 -1.073580 -3.344126 4.288872 4.399165 2.229386
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_de/reg_tsz_cnt 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_sel/reg_ndr 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_de/assign_83_wr_ack/expr_1 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_de/reg_de_txsz_we 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma_ch_rf/reg_pointer_sr -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_rf/input_de_adr1_we 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.685533 -5.386189 -0.750551 -2.200479 3.427010 2.264333 -0.160764 2.452724 0.266932 3.640775 -2.309839 2.148854 2.062967 -0.769365 2.479090 -3.025537 0.909612 1.055455 1.575485 -1.272071
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_43/case_1/cond 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_rf/reg_ch_adr0_r -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_pri_enc/input_valid -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_pri_enc/reg_pri_out1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.945136 -0.252441 -0.406406 2.713964 -1.114568 1.004030 -0.853458 -3.249144 -2.040925 1.609682 3.507633 -0.989836 1.374068 3.528787 -1.776268 1.932304 0.967187 -0.006795 2.288274 -0.714188
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.627897 -0.597463 1.230200 0.671905 -0.530045 0.676042 1.493088 -4.125144 1.504217 2.529050 0.741601 1.433872 -1.143090 1.027340 -1.794603 2.014886 -1.594721 2.206245 1.360727 -0.559810
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.473717 -1.352309 0.877970 -1.702687 -0.682290 1.640498 1.214776 -1.091775 2.130525 -1.928312 2.784580 2.488441 -1.137669 -3.341524 -0.017943 -0.853444 2.400125 0.966085 0.622868 -4.123703
wb_dma_ch_sel/input_req_i 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_rf/assign_4_dma_abort/expr_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/always_1/case_1/stmt_8 -1.108011 -2.804945 2.719105 0.058047 -0.096798 0.001585 0.295608 0.354356 0.928594 2.129673 -1.889100 -0.630143 -2.390667 0.666789 1.983379 1.259639 0.323002 -0.514365 0.431743 -0.774446
wb_dma_ch_rf/wire_ptr_inv 1.044407 -1.382111 1.914791 2.170180 1.306965 2.648343 2.692567 -0.235688 0.833139 0.293065 1.207012 1.097653 1.067910 -1.779245 -0.972172 0.770836 2.761713 0.865377 1.039279 -3.675488
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.610507 -1.201968 0.027609 -0.283397 1.081555 -0.737081 -1.345246 0.480365 0.527554 -1.754256 2.403410 2.643080 -0.741264 1.271173 1.928138 -2.210988 -1.383289 0.040432 2.242180 1.579293
wb_dma_ch_sel/assign_138_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_rf/always_1/case_1/stmt_1 -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_rf/always_1/case_1/stmt_6 -1.504227 -3.188672 1.891015 0.755734 1.985924 -1.311064 2.314686 3.151933 2.395214 -0.918673 2.109426 -3.102127 -2.049317 3.918811 0.140025 -1.040614 -3.653551 -0.333163 0.287234 -1.100835
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_sel/always_43/case_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_sel/assign_9_pri2 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_pri_enc_sub/always_1/case_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_rf/always_2/if_1 2.835675 2.623607 1.918575 -2.265002 -1.360847 -2.696575 -1.764632 -0.467822 0.386143 -0.578258 -1.172101 4.614967 -4.297055 1.397417 -0.048242 -0.223892 -1.189342 -1.397799 1.029037 0.390763
wb_dma/wire_dma_abort 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_wb_if/input_wb_stb_i 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma_rf/input_de_txsz 3.349926 0.073841 0.730600 3.707401 3.719531 3.000893 -0.411424 1.846239 -1.539357 1.176895 -1.848399 -0.873551 1.404323 -0.151006 0.257042 1.500848 0.267744 -0.720141 0.979521 -0.369914
wb_dma_ch_pri_enc/wire_pri3_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/wire_gnt_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/wire_gnt_p0 2.408626 0.771328 0.568937 -1.023125 -1.043776 2.269983 4.601897 0.506522 -0.517002 -0.989617 -0.839986 0.606353 2.848762 -0.188339 -1.999478 0.839816 5.099447 2.795489 0.403980 -2.668588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma/input_wb0_err_i 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.953176 -1.691165 0.942169 -1.061373 -1.201296 0.878782 2.627484 -0.022426 1.819546 -0.124763 1.418716 0.570890 -2.536884 1.966123 -0.939363 1.166430 -0.233534 2.776832 -0.365740 -4.292493
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.239180 -0.342362 1.320476 -1.408048 -2.066534 -0.203100 -1.518308 -0.523395 1.195470 0.106152 -0.169799 -2.608568 -2.539408 3.760744 0.690952 3.201457 -0.156602 -0.611351 0.732178 0.187033
wb_dma_wb_mast/wire_wb_data_o 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_de/always_6/if_1/if_1/stmt_1 2.119959 -1.699313 0.616338 3.282456 5.312937 1.196625 0.539156 2.730165 0.536596 1.357148 -1.424249 1.238281 2.175312 -2.952622 0.930693 -0.363519 -0.176825 -0.901197 0.400681 -1.810867
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_sel/always_38/case_1/cond 4.955382 0.732606 -0.684941 -1.991598 0.381724 -0.530130 -3.050445 1.281232 1.511156 -1.215258 -1.688237 0.383835 2.027200 -0.087691 1.026789 2.601621 1.704019 -1.387422 0.994642 -0.481318
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.586191 1.267519 0.455564 1.246947 0.273804 1.618611 -1.800369 -4.833623 0.627170 -0.727040 2.016899 -0.985463 2.045712 -1.024338 -0.153388 2.095606 1.613432 -0.434878 3.021596 2.058324
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.349926 0.073841 0.730600 3.707401 3.719531 3.000893 -0.411424 1.846239 -1.539357 1.176895 -1.848399 -0.873551 1.404323 -0.151006 0.257042 1.500848 0.267744 -0.720141 0.979521 -0.369914
wb_dma_de/assign_4_use_ed 1.475447 -2.440328 2.600669 -1.532071 1.775690 2.622824 1.561543 -1.116530 -3.349177 6.250502 -2.599406 3.644998 -3.109572 5.179917 -0.014863 -3.104256 1.088203 0.473125 1.808470 -0.428857
assert_wb_dma_wb_if/assert_a_wb_stb -1.238616 -2.521951 1.132055 3.414520 -0.264881 2.234862 0.766818 0.223208 -0.089610 0.257681 2.176997 0.511744 -1.582923 -1.379595 0.293453 -0.774313 -1.663911 1.653774 1.114964 -0.606046
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 4.161148 -0.681885 1.834705 2.109925 2.930928 1.892159 -0.860936 3.232464 0.374619 0.495260 -1.147792 0.076589 0.102033 0.953035 0.554139 1.706892 0.471905 -1.716407 1.174563 -1.944726
wb_dma_ch_sel/assign_132_req_p0 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_rf/always_25/if_1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_de/wire_rd_ack 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma/wire_slv0_adr 1.414509 -1.450785 2.072419 -4.423415 -0.464196 -2.109810 -0.357061 0.810324 3.727933 -0.838311 1.108370 -0.103890 -0.794446 2.153639 1.659681 -4.641407 -2.653475 -1.510631 2.305426 6.795606
wb_dma_rf/input_dma_busy 0.153983 -0.519684 2.008860 0.599833 3.383334 0.062958 0.648386 2.022286 3.617432 1.638239 -1.518524 -2.262993 -2.308056 -0.117062 -1.067408 1.380890 -3.060112 -2.055217 -2.174590 -2.788374
wb_dma_ch_sel/assign_96_valid/expr_1 5.266538 -0.703184 -2.031666 -2.100294 -3.291707 -3.341807 -2.468931 -0.095552 -1.201521 -0.145471 -0.700312 3.707237 0.534973 5.970137 0.191255 2.661296 1.570028 -0.495885 -0.748100 -0.137960
wb_dma_ch_sel/always_4/stmt_1 4.955382 0.732606 -0.684941 -1.991598 0.381724 -0.530130 -3.050445 1.281232 1.511156 -1.215258 -1.688237 0.383835 2.027200 -0.087691 1.026789 2.601621 1.704019 -1.387422 0.994642 -0.481318
wb_dma_rf/wire_pointer2_s -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_de/reg_chunk_dec 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_de/reg_chunk_cnt_is_0_r 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma/wire_wb0_cyc_o -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.347507 1.058966 -1.599061 -3.962888 0.152149 0.248352 3.593506 -0.004712 0.457833 1.943552 -0.303224 2.536711 3.212279 0.535892 -3.122528 -0.764393 2.178941 2.860460 1.587477 -3.210967
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.996311 1.802356 0.024931 -2.644738 1.833689 3.471169 2.840259 2.862629 -1.603757 0.575303 -1.658052 2.079709 -0.728210 -1.250271 -2.354489 -2.326581 2.008530 0.825494 0.871192 -4.301667
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_rf/reg_ch_adr1_r -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma/input_wb0_cyc_i 0.475558 2.514977 -0.729091 0.517969 4.723037 0.075957 4.007633 0.942007 -1.317210 -2.076682 0.930481 -1.152961 3.226954 5.781394 -0.508069 -0.060060 -1.623070 2.951225 3.242642 2.846308
wb_dma_ch_sel/always_8/stmt_1 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_wb_slv -0.891304 -0.628906 -1.462411 -3.348030 -0.414532 -2.237461 2.022645 0.201826 1.288256 -2.166910 2.072868 0.489919 3.688661 -1.391031 -0.456360 -3.121230 1.764356 0.902138 1.698801 -0.720948
wb_dma_de/inst_u0 -1.212115 -4.848422 -1.115830 -0.767060 -1.922265 1.414130 -0.032146 -0.525202 2.622002 1.363403 0.822533 -0.121959 0.411679 2.093689 0.618476 3.164954 -0.393451 3.342600 -0.855416 -2.715327
wb_dma_de/inst_u1 -0.451018 -4.784346 0.019992 2.837750 1.063328 0.668512 2.422186 1.370472 2.047447 0.668135 0.622406 0.000119 4.101547 -0.462710 1.151358 1.004641 0.311767 2.660039 1.152256 -0.180232
wb_dma_pri_enc_sub/input_pri_in 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/assign_101_valid/expr_1 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/reg_de_adr1_we 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.149250 1.889993 -1.233870 -1.746797 -1.558221 -1.934795 -0.420902 -2.811088 1.326633 -2.639198 0.942635 3.202364 2.923702 1.190241 -0.074687 2.519316 1.812591 2.575769 2.753680 0.993292
wb_dma_ch_sel/always_46/case_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_rf/assign_11_ch_csr_we 2.500095 -0.801637 -1.756417 -4.443124 0.831299 0.351901 2.847423 3.652098 -1.549726 0.052820 -1.408102 0.448081 3.619201 2.393077 -0.692463 -2.652061 3.105820 1.507312 1.332723 -1.440635
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.165754 0.347634 1.714659 3.987848 3.428921 3.542049 -0.822414 -1.562778 0.065132 2.179939 -1.506526 -0.740528 0.056213 -2.360693 -0.331941 2.574053 -0.546785 -0.913421 0.733317 -0.246997
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma/wire_de_adr0_we 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_wb_slv/wire_rf_sel 0.097989 4.227908 1.664747 1.421118 1.072772 -2.954189 1.336273 4.723328 0.597290 -3.762721 1.902000 -0.264665 -2.512001 4.492620 -1.450926 0.392934 -1.513968 -1.914571 -0.944081 -2.223845
assert_wb_dma_wb_if -1.238616 -2.521951 1.132055 3.414520 -0.264881 2.234862 0.766818 0.223208 -0.089610 0.257681 2.176997 0.511744 -1.582923 -1.379595 0.293453 -0.774313 -1.663911 1.653774 1.114964 -0.606046
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_sel/assign_120_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma/wire_wb1s_data_o 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_de/wire_adr0_cnt_next1 -1.212115 -4.848422 -1.115830 -0.767060 -1.922265 1.414130 -0.032146 -0.525202 2.622002 1.363403 0.822533 -0.121959 0.411679 2.093689 0.618476 3.164954 -0.393451 3.342600 -0.855416 -2.715327
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma/wire_pt0_sel_o 0.813262 -2.152902 -0.530269 2.315772 2.476446 2.765254 2.595071 -0.886170 -1.177650 0.957214 0.735147 0.142878 3.528343 2.756924 0.499688 -0.489046 -0.246071 3.860516 3.138862 2.846004
wb_dma/wire_pt0_sel_i -0.333889 -2.864147 0.328383 2.138296 0.461903 1.424646 -0.654341 0.113565 0.794722 -0.029915 1.698746 1.984624 -1.952312 -3.032089 1.247449 -1.475656 -2.572083 1.333825 0.998337 -0.590287
wb_dma_ch_rf/always_11 2.911799 -1.797349 0.337368 1.278999 2.965862 0.410096 0.640270 4.302701 0.409491 -1.706829 1.107826 3.162509 0.161334 0.168378 1.362512 -1.091125 0.000497 0.614141 1.626110 -3.343781
wb_dma_ch_rf/always_10 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_rf/always_17 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_rf/always_19 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_ch_rf/input_de_csr_we 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_ch_sel/assign_147_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.643872 -1.165117 1.314245 1.277764 1.692592 0.165228 -0.131415 2.602217 0.383547 -1.148852 1.117218 -0.101963 -0.647141 2.631074 1.263730 -0.454298 -0.744337 -0.639691 1.402295 0.083977
wb_dma_wb_if/wire_slv_dout 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.099229 2.010634 0.063721 -0.202016 1.543563 -0.986699 -4.509151 -0.204596 0.476406 0.595915 -0.602089 2.079178 0.275248 -0.024201 0.763822 1.140254 -1.269717 -2.364805 3.391862 1.561970
wb_dma/wire_pointer 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_de/assign_75_mast1_dout/expr_1 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma/wire_ch3_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_ch_rf/assign_27_ptr_inv 1.044407 -1.382111 1.914791 2.170180 1.306965 2.648343 2.692567 -0.235688 0.833139 0.293065 1.207012 1.097653 1.067910 -1.779245 -0.972172 0.770836 2.761713 0.865377 1.039279 -3.675488
wb_dma_de/reg_adr1_inc 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_sel/input_ch6_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_de/input_mast0_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/assign_68_de_txsz/expr_1 3.007199 0.412919 0.356447 3.421968 3.836168 1.982079 -2.304017 0.374714 -0.114743 1.417215 -2.212856 -2.944875 2.407561 -0.961211 0.576561 2.912015 0.031784 -2.129476 0.938093 0.836493
wb_dma/wire_ch2_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_rf/input_ndnr 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/always_19/stmt_1 -0.135228 -1.102966 -1.430792 -1.259915 0.166342 -1.515256 3.059888 1.235711 3.497002 -0.958473 -0.366060 0.454193 2.278531 4.105595 -0.554096 3.186563 -1.819784 5.896279 2.485005 -1.420936
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.697397 -0.276549 1.838251 0.357490 0.922712 0.878164 -2.351727 -0.744069 0.475021 0.414288 0.358332 0.072873 -1.493923 1.883396 1.055994 -0.052924 -0.913474 -2.176897 1.378929 2.757167
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.226067 -5.043729 1.171034 0.589559 -0.066335 -0.438040 -0.756832 -1.318802 1.891071 2.679479 0.618255 3.061491 1.652408 0.690213 0.817311 -1.478381 0.903531 -1.240070 -0.881453 2.455074
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_de/assign_78_mast0_go/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma/assign_6_pt1_sel_i 0.813262 -2.152902 -0.530269 2.315772 2.476446 2.765254 2.595071 -0.886170 -1.177650 0.957214 0.735147 0.142878 3.528343 2.756924 0.499688 -0.489046 -0.246071 3.860516 3.138862 2.846004
wb_dma/wire_mast1_adr -0.135228 -1.102966 -1.430792 -1.259915 0.166342 -1.515256 3.059888 1.235711 3.497002 -0.958473 -0.366060 0.454193 2.278531 4.105595 -0.554096 3.186563 -1.819784 5.896279 2.485005 -1.420936
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_wb_slv/input_wb_stb_i 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma_de/reg_adr1_cnt -0.454688 -3.284603 0.398935 3.270137 -0.201855 -0.749400 2.130697 1.652354 1.854461 -0.711845 1.639888 -0.685956 4.958440 0.239081 0.546700 1.635975 1.594249 1.276937 0.917375 0.017611
wb_dma_ch_sel/always_42/case_1/stmt_4 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_ch_sel/always_42/case_1/stmt_2 1.942822 0.665016 0.474679 1.812781 2.448111 1.861150 -0.892891 -2.958124 0.454308 -0.724485 1.565870 2.564735 0.036366 -3.017968 0.483298 0.004482 -0.312848 0.601148 2.577335 0.218192
wb_dma_ch_sel/always_42/case_1/stmt_3 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/always_42/case_1/stmt_1 4.333750 -1.874700 0.085431 -1.156720 1.423206 5.917858 -0.769056 3.405071 -3.567367 3.655392 -4.190718 -0.199101 -1.239206 2.979576 1.202446 -0.947554 -0.150001 0.770540 1.174738 1.651366
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.730085 -2.434571 2.150350 2.045698 -1.696379 1.305242 -0.062792 -3.531041 1.118853 0.597173 3.424214 -1.799377 -2.976713 0.786301 0.036127 0.768286 -1.133858 -0.379479 0.383357 -0.044320
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.911944 -0.035219 1.086276 2.860571 -0.890642 0.024241 0.458336 4.147162 1.356736 -0.761113 -0.023502 -3.168256 2.337352 4.610972 -0.770279 3.157735 -0.989588 -0.542855 -0.114324 2.451221
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.537242 -4.702212 0.837548 -0.068268 -1.022584 0.952074 0.258564 0.252679 2.746302 2.380217 1.132178 2.514072 2.166617 0.084274 -0.632073 -1.905527 -0.648973 -0.624125 -0.042566 3.216713
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.809325 -3.104054 -0.194639 1.046346 2.369475 2.627526 2.187976 5.164876 -1.299418 0.037670 -0.297430 0.465918 0.248754 2.679689 1.050947 -1.441755 -0.371495 2.280764 1.271336 -2.084159
wb_dma/wire_txsz 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_de/always_14/stmt_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_wb_slv/reg_rf_ack 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 4.955382 0.732606 -0.684941 -1.991598 0.381724 -0.530130 -3.050445 1.281232 1.511156 -1.215258 -1.688237 0.383835 2.027200 -0.087691 1.026789 2.601621 1.704019 -1.387422 0.994642 -0.481318
wb_dma/wire_de_csr_we 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.097989 4.227908 1.664747 1.421118 1.072772 -2.954189 1.336273 4.723328 0.597290 -3.762721 1.902000 -0.264665 -2.512001 4.492620 -1.450926 0.392934 -1.513968 -1.914571 -0.944081 -2.223845
wb_dma/wire_ch1_txsz 0.346891 -0.504379 -0.225912 1.192281 1.807209 0.909359 -1.183296 -4.083657 1.227359 -0.783126 2.590353 1.944397 0.064969 -1.445996 1.180183 -0.488765 -2.164384 1.588124 2.898354 2.671386
wb_dma_rf/inst_u9 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u8 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u7 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_rf/inst_u6 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_rf/inst_u5 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_rf/inst_u4 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_rf/inst_u3 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_rf/inst_u1 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_rf/inst_u0 2.102160 0.087427 -0.663866 -3.710401 -1.037224 -1.719457 -1.494295 2.940384 0.204392 1.517840 -3.105519 0.166255 1.634052 1.162875 0.180008 -0.258685 0.914564 -1.717551 0.210680 0.787634
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.178439 -5.284214 -0.069722 -0.769554 2.648589 1.253416 1.099034 3.866193 -0.323588 2.939599 -2.105908 3.003149 3.480285 -0.668118 2.266785 -3.285279 2.078433 0.473852 0.843764 -0.668425
wb_dma_inc30r/assign_2_out -0.934639 -5.912582 1.008800 3.497447 0.968938 0.537438 1.769811 3.032324 2.013410 2.208291 -1.021015 -0.595085 2.987065 -0.591673 2.166249 1.745386 -0.088830 1.226589 0.060196 -0.347868
wb_dma/wire_mast1_din 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_ch_sel/assign_2_pri0 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_rf/input_de_adr0_we 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_wb_mast/always_1/if_1/stmt_1 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_ch_sel/always_48/case_1/cond 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_rf/input_wb_rf_we 3.654703 -0.200556 -1.500977 -5.128290 0.811337 -0.740715 2.045241 -0.224840 0.762030 -3.124661 -1.455081 -1.586692 2.523116 -0.018759 0.504781 -2.119885 4.157277 0.822679 -1.582197 -0.689965
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/assign_7_pt0_sel_i -0.333889 -2.864147 0.328383 2.138296 0.461903 1.424646 -0.654341 0.113565 0.794722 -0.029915 1.698746 1.984624 -1.952312 -3.032089 1.247449 -1.475656 -2.572083 1.333825 0.998337 -0.590287
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.044407 -1.382111 1.914791 2.170180 1.306965 2.648343 2.692567 -0.235688 0.833139 0.293065 1.207012 1.097653 1.067910 -1.779245 -0.972172 0.770836 2.761713 0.865377 1.039279 -3.675488
wb_dma_wb_mast/wire_mast_pt_out -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
assert_wb_dma_ch_arb/input_state 3.207889 -2.294556 1.326284 1.551777 2.245726 0.969926 0.259265 4.821854 0.093493 -1.123673 0.870221 0.615973 -0.024271 3.410513 1.451873 -0.041776 0.428397 -0.312864 1.773019 -2.141371
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/always_8/stmt_1/expr_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma/wire_ch0_csr 5.189952 -0.239387 -2.857649 -1.624729 1.801374 0.964381 -1.882493 2.474198 0.785502 1.855978 -3.000912 3.119045 2.967991 0.334302 0.196832 0.588417 -3.391523 2.112698 0.893926 2.670032
wb_dma_de/assign_69_de_adr0/expr_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_wb_slv/wire_pt_sel -0.638222 -1.335730 -2.042233 3.116266 5.694121 1.567758 2.276894 2.465566 -1.382352 -0.551085 1.675787 0.980598 2.223522 -0.339666 0.641897 -3.155983 -5.031435 3.471165 3.303586 1.225238
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.412917 2.256189 1.507324 -0.697063 -2.028717 -2.126630 -2.422491 0.527686 -0.490548 1.792890 -0.819972 5.718933 -2.491575 1.248546 -0.869442 1.034340 -0.676819 -1.414120 2.451413 -0.869460
wb_dma_ch_sel/wire_de_start 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_wb_mast/assign_3_mast_drdy 1.099544 0.610854 -3.903611 -0.113157 -0.248475 2.282153 -4.994888 -1.747121 -5.194048 0.125929 3.562768 2.171014 0.048403 1.247601 -0.343030 -0.457004 1.734295 -0.764657 3.053536 -3.643267
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_de/always_5/stmt_1 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/input_mast1_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/reg_mast0_adr -1.045153 0.068780 0.077478 4.249544 -1.680049 0.395639 -0.558386 -1.450050 -2.412616 -0.171651 3.831064 -1.777439 2.572198 3.437727 -1.422417 2.269442 2.109085 -0.959075 1.512294 -0.111139
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_ch_rf/assign_15_ch_am0_we -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_rf/inst_u2 2.412659 -0.759509 -1.839855 -3.248004 -1.668518 2.875910 -0.375465 -1.243662 -2.305732 1.209747 -1.107488 0.679986 2.049356 -0.623149 -0.758099 -0.302184 4.501866 0.284442 -0.027938 -1.710204
wb_dma_ch_rf/wire_ch_adr1_dewe 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_rf/always_17/if_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_de/assign_71_de_csr 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/always_42/case_1 3.972748 -1.114326 -0.559583 -1.460639 1.004075 3.537939 -0.211060 2.181338 -3.460043 3.235291 -3.353971 3.533670 -1.742190 2.543724 0.603883 -1.895937 -1.753084 1.559927 1.108749 1.897330
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_sel/always_6/stmt_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_rf/reg_ch_chk_sz_r 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_sel/always_3/stmt_1 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma/wire_pointer2_s -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.258711 0.759999 1.598831 3.348502 2.820915 -0.923356 1.804950 0.499580 0.996230 0.163894 2.295727 1.327680 -1.416968 1.235847 -0.669422 0.703592 -2.468179 0.082122 0.584458 -2.159553
wb_dma_ch_rf/input_de_txsz 3.349926 0.073841 0.730600 3.707401 3.719531 3.000893 -0.411424 1.846239 -1.539357 1.176895 -1.848399 -0.873551 1.404323 -0.151006 0.257042 1.500848 0.267744 -0.720141 0.979521 -0.369914
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_wb_if/input_pt_sel_i 1.052312 -3.695379 -2.219065 2.917518 0.645353 2.139202 0.092448 0.715424 -1.249795 -0.467029 2.264215 1.940855 2.917496 -0.736197 1.443136 -2.538697 -2.004458 4.662568 4.099803 2.106578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.351923 0.214761 -1.590700 2.303190 -0.767295 3.544079 -2.842971 -4.066815 -4.867262 1.208484 4.041677 0.500046 1.509737 1.262988 -1.366775 0.338361 2.888541 -0.818595 3.180934 -1.464159
wb_dma/wire_mast0_go -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_1/stmt_1 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_ch_rf/always_10/if_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_165_req_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.001708 0.288985 0.814505 4.041663 2.785906 3.795876 0.441247 -1.789069 -1.132699 0.485164 0.373699 -0.099311 1.198397 -1.320839 -0.334503 1.737960 0.760181 0.921081 1.827512 -0.464580
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/always_2/stmt_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/assign_115_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.442313 -4.267645 0.344250 -3.198571 2.749835 1.711655 -0.579210 -1.816494 0.623423 5.484011 -3.449286 3.927741 -0.366818 -0.334185 1.803466 -1.798785 0.965386 1.428582 1.327224 -1.377341
wb_dma/wire_de_txsz 3.007199 0.412919 0.356447 3.421968 3.836168 1.982079 -2.304017 0.374714 -0.114743 1.417215 -2.212856 -2.944875 2.407561 -0.961211 0.576561 2.912015 0.031784 -2.129476 0.938093 0.836493
wb_dma_wb_slv/input_slv_pt_in -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
assert_wb_dma_ch_sel/input_ch0_csr 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.438262 0.268796 -1.334888 1.893916 -0.244022 2.048397 -3.653406 -5.242561 -1.866055 1.158579 3.389761 -0.816405 3.259718 0.060948 -0.813672 1.889679 2.298586 -1.351282 3.634439 0.511671
wb_dma_ch_sel/assign_149_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_de/wire_adr0_cnt_next -1.212115 -4.848422 -1.115830 -0.767060 -1.922265 1.414130 -0.032146 -0.525202 2.622002 1.363403 0.822533 -0.121959 0.411679 2.093689 0.618476 3.164954 -0.393451 3.342600 -0.855416 -2.715327
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.047451 0.859049 -1.024666 -2.113002 0.915964 -1.388158 -1.432716 3.036777 -2.076248 1.862060 -3.608657 4.247012 3.815656 0.452190 0.500347 -0.905325 2.961870 -0.491614 3.207292 -0.248662
wb_dma_ch_rf/always_23/if_1/block_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_rf/wire_ch0_txsz 4.678506 1.023927 1.232413 1.459958 4.031037 2.680526 -2.091116 -2.180042 -0.434235 -1.533247 -0.583030 -3.749198 0.858865 -1.655223 1.730334 -0.614840 1.504194 -2.845480 1.010644 3.381607
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.466759 2.313962 1.263450 -2.149477 -2.508428 -0.839425 -1.428368 -5.407047 2.329237 -0.069191 0.718969 0.181709 -1.374764 2.483155 -1.412497 3.721855 0.747725 -0.253278 1.334971 1.084454
wb_dma_de/always_6/if_1/if_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_sel/assign_128_req_p0 4.211015 -1.835253 0.289442 2.727677 1.934611 2.363486 0.681062 5.868145 -2.609568 -0.781543 -0.333234 0.810021 1.918692 1.525115 1.041977 -1.053650 1.181858 -0.383446 0.993098 -0.906688
wb_dma_de/assign_77_read_hold/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/wire_de_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_de/wire_de_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_wb_mast/always_4 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_wb_mast/always_1 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_rf/wire_ch3_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_ch_rf/reg_ptr_valid 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_sel/always_9/stmt_1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_rf/assign_6_csr_we/expr_1 3.918553 2.429387 1.742778 -3.236380 0.181528 -0.778930 -0.160162 -0.893941 0.820101 -1.281240 -1.797425 2.483081 -4.843816 1.213071 -0.155765 -0.562909 -0.768863 -0.780475 -0.721546 -0.065875
wb_dma_ch_sel/assign_154_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma/wire_ch5_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_pri_enc/wire_pri10_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_20_ch_done_we 5.246787 1.409687 0.167528 -1.214406 1.946729 1.513215 -1.387501 0.994936 -0.327133 -0.448968 -0.895652 2.782709 0.307271 0.087590 0.131465 0.290937 1.289040 -0.402367 2.525248 -1.206255
wb_dma_wb_mast/input_wb_ack_i 1.076848 4.949415 -2.677854 -0.787078 2.223276 0.974130 -1.113800 -4.977697 -4.467681 -0.208155 1.396320 3.352327 0.047489 2.059892 -1.448820 -0.558779 1.020612 1.443728 2.876409 -0.255762
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_rf/input_dma_rest -1.627897 -0.597463 1.230200 0.671905 -0.530045 0.676042 1.493088 -4.125144 1.504217 2.529050 0.741601 1.433872 -1.143090 1.027340 -1.794603 2.014886 -1.594721 2.206245 1.360727 -0.559810
wb_dma_ch_sel/always_5/stmt_1 2.393656 -0.330088 -0.437177 -1.346471 0.690024 -1.353271 -4.512264 0.216492 2.719978 1.422207 -1.510870 1.550722 1.769304 -1.206145 1.260400 2.603449 -0.629951 -1.597339 2.810276 0.152433
wb_dma_ch_sel/always_40/case_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma/wire_de_csr 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.047451 0.859049 -1.024666 -2.113002 0.915964 -1.388158 -1.432716 3.036777 -2.076248 1.862060 -3.608657 4.247012 3.815656 0.452190 0.500347 -0.905325 2.961870 -0.491614 3.207292 -0.248662
wb_dma_ch_sel/always_37/if_1/if_1 2.133677 0.703389 -0.245886 -6.821301 1.182940 1.238170 1.312775 0.940840 3.152952 2.217700 -3.223776 0.413416 -0.416686 -1.263933 -2.093627 -0.600244 0.824540 0.248407 0.137934 -3.519725
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_rf/always_10/if_1/if_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/input_ch3_adr0 -1.953176 -1.691165 0.942169 -1.061373 -1.201296 0.878782 2.627484 -0.022426 1.819546 -0.124763 1.418716 0.570890 -2.536884 1.966123 -0.939363 1.166430 -0.233534 2.776832 -0.365740 -4.292493
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_de/wire_de_txsz 3.007199 0.412919 0.356447 3.421968 3.836168 1.982079 -2.304017 0.374714 -0.114743 1.417215 -2.212856 -2.944875 2.407561 -0.961211 0.576561 2.912015 0.031784 -2.129476 0.938093 0.836493
wb_dma_rf/input_de_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_rf/input_de_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_de/always_2/if_1 -0.581540 -3.263052 0.525217 -3.580783 -3.188441 0.184602 -0.542999 -0.181074 3.270433 1.294680 -0.495143 -1.135911 -1.544886 3.481669 0.477604 3.253293 0.516833 1.349509 -0.576261 -2.173329
wb_dma_ch_sel/assign_102_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.896671 -0.823571 -2.006761 -4.716858 0.313606 0.424636 3.476462 0.979929 -0.671036 0.288725 0.228769 1.229715 3.566491 2.696290 -1.140418 -2.310601 1.829171 3.300669 2.709966 -0.286490
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_wb_mast/assign_4_mast_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_ch_rf/always_2/if_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma/input_wb1_err_i 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_sel/assign_121_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_sel/assign_4_pri1 1.583915 -1.064120 1.141897 2.112502 3.003288 1.239915 0.002280 0.526968 1.611438 -0.361379 0.896813 2.920842 -1.231334 -2.515615 0.695040 0.349069 -1.122650 0.399236 1.125210 -2.945022
wb_dma_de/always_2/if_1/cond 0.881105 -1.666773 0.121495 -1.132169 -1.774297 -1.903719 -0.444608 -0.233959 4.464646 -0.605390 -0.001187 -0.242922 1.470402 3.070012 0.390347 5.160870 -0.116829 2.003008 1.131572 -1.021388
wb_dma_ch_rf/reg_ch_csr_r -1.659983 0.849795 -1.285907 -2.480282 -1.353006 -1.646822 1.147842 -0.245893 -0.046537 2.575179 0.736555 3.895290 3.213457 0.729234 -2.625754 -0.505069 1.492053 1.517297 3.173180 -2.395789
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_wb_if/wire_slv_we 2.104773 -0.668866 -2.213013 -5.614031 -0.053857 -1.201514 2.819432 -2.349496 1.322050 -3.309109 0.343866 -0.733299 2.041027 1.403053 -0.049561 -1.789413 2.573923 2.841725 -1.023284 -0.446425
wb_dma_de/assign_70_de_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_ch_sel/always_38/case_1/stmt_4 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/reg_ch_sel_r 2.133677 0.703389 -0.245886 -6.821301 1.182940 1.238170 1.312775 0.940840 3.152952 2.217700 -3.223776 0.413416 -0.416686 -1.263933 -2.093627 -0.600244 0.824540 0.248407 0.137934 -3.519725
wb_dma_ch_sel/always_38/case_1/stmt_1 2.549431 1.805568 1.708030 0.364241 -0.017028 -1.864745 -1.787327 0.927028 2.867856 0.706848 -2.306092 -1.154854 3.469936 0.567596 -0.303030 4.385606 0.953158 -1.985476 2.501918 1.568915
wb_dma_ch_sel/always_38/case_1/stmt_3 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/always_38/case_1/stmt_2 1.942822 0.665016 0.474679 1.812781 2.448111 1.861150 -0.892891 -2.958124 0.454308 -0.724485 1.565870 2.564735 0.036366 -3.017968 0.483298 0.004482 -0.312848 0.601148 2.577335 0.218192
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_pri_enc/wire_pri30_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/reg_ch_sel_d 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_rf/assign_14_ch_adr0_we -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_rf/wire_ch1_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.842493 -5.401783 1.987096 1.260693 -2.150559 0.659547 -0.130345 -0.720704 4.497720 2.200749 2.196252 -3.272347 3.145825 -0.174465 0.511883 2.500880 2.119592 -1.263760 0.809647 0.581411
wb_dma_rf/wire_pause_req 1.568262 2.968584 1.490544 -2.675284 1.071966 -2.882726 -0.554574 0.776979 2.436762 0.651993 -1.353998 3.922865 -3.398793 0.116273 -1.520943 -0.125766 -2.596941 -1.498268 0.681676 -2.035401
wb_dma_ch_sel/assign_95_valid 5.264762 -0.922999 -2.654541 -3.168963 -0.275584 -0.166080 -5.433995 2.514075 -1.217729 0.049811 -1.277375 -0.685704 2.173959 3.126481 1.668772 1.512809 2.486559 -2.891012 0.678767 -0.836172
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.044407 -1.382111 1.914791 2.170180 1.306965 2.648343 2.692567 -0.235688 0.833139 0.293065 1.207012 1.097653 1.067910 -1.779245 -0.972172 0.770836 2.761713 0.865377 1.039279 -3.675488
wb_dma_ch_rf/reg_ch_stop 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_146_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/always_45/case_1/stmt_1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/input_dma_abort 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/input_adr1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/input_adr0 -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma_ch_arb/reg_next_state 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_wb_mast/input_wb_err_i 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_wb_if/wire_wbs_data_o 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_de/assign_73_dma_busy 0.628083 2.096871 2.774487 -0.976687 3.853752 0.612266 0.628992 -0.558835 4.109219 1.704956 -1.750325 -2.461170 -2.801552 -1.664427 -2.361540 1.640864 -1.998510 -2.910833 -1.388840 -3.437889
wb_dma_de/always_22/if_1 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_rf/wire_ch2_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_de/input_de_start 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_pri_enc_sub/always_3/if_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.675230 -1.004153 1.372759 2.060999 1.989918 0.365936 -1.514240 2.351088 0.703437 -0.024043 -0.335653 -1.418121 -0.874526 1.774787 1.401850 0.842528 -1.856706 -1.784307 0.278461 1.100388
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_rf/always_25/if_1/if_1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_ch_sel/assign_98_valid/expr_1 2.130687 -0.552938 -0.258006 -3.268026 -2.932841 -0.575711 -0.610431 3.098180 0.253063 -0.457034 -0.434443 -1.901765 2.466342 3.178501 -0.562037 1.493327 4.490458 -1.718059 0.019016 -2.083842
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.345287 1.001904 -1.322948 -2.322622 -0.069787 -1.263896 0.103048 3.088696 -0.947893 2.599966 -1.319597 3.067477 3.554339 0.489178 -1.766539 -0.548397 2.134625 -0.129114 2.450577 -2.901190
wb_dma_ch_sel/reg_pointer 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_wb_if/input_wb_err_i 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/input_de_csr 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/input_de_adr0_we 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_sel/assign_161_req_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.659983 0.849795 -1.285907 -2.480282 -1.353006 -1.646822 1.147842 -0.245893 -0.046537 2.575179 0.736555 3.895290 3.213457 0.729234 -2.625754 -0.505069 1.492053 1.517297 3.173180 -2.395789
wb_dma_ch_sel/assign_129_req_p0 4.211015 -1.835253 0.289442 2.727677 1.934611 2.363486 0.681062 5.868145 -2.609568 -0.781543 -0.333234 0.810021 1.918692 1.525115 1.041977 -1.053650 1.181858 -0.383446 0.993098 -0.906688
wb_dma_de/wire_de_ack 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_arb 3.656473 1.087231 -0.194482 -1.795304 0.066511 1.251794 2.500357 2.648548 -0.856854 -0.963948 -1.458912 2.775599 1.725410 -1.520167 -1.388468 -0.461756 3.925290 1.050039 0.081782 -3.927339
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_pri_enc_sub/always_3/if_1/cond -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.044407 -1.382111 1.914791 2.170180 1.306965 2.648343 2.692567 -0.235688 0.833139 0.293065 1.207012 1.097653 1.067910 -1.779245 -0.972172 0.770836 2.761713 0.865377 1.039279 -3.675488
wb_dma/wire_de_txsz_we 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma_ch_pri_enc/wire_pri16_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.911799 -1.797349 0.337368 1.278999 2.965862 0.410096 0.640270 4.302701 0.409491 -1.706829 1.107826 3.162509 0.161334 0.168378 1.362512 -1.091125 0.000497 0.614141 1.626110 -3.343781
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_pri_enc/wire_pri7_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_wb_if/wire_mast_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.769230 1.030006 1.457566 1.804245 2.606753 2.748022 -0.722515 -1.322382 -0.104636 1.428912 -1.077287 -1.923824 2.604957 -2.750383 -0.699665 1.100896 2.917979 -2.553713 1.546127 0.106919
wb_dma_wb_if/input_wb_cyc_i 0.985653 2.220887 -1.774418 0.829745 0.865361 1.877236 2.466799 3.180205 -1.749702 -2.972557 1.571589 -2.185720 2.154472 2.426047 -1.705840 -1.073580 -3.344126 4.288872 4.399165 2.229386
wb_dma_ch_sel/assign_97_valid 4.199500 -1.577239 -1.118082 -2.048730 -2.027815 -0.936627 -3.983171 2.616679 -1.025772 0.773587 -0.980983 -0.970861 2.222034 5.984673 1.100631 2.551254 2.720325 -2.491186 0.806327 0.049783
wb_dma/wire_mast0_drdy 0.681272 1.296733 -3.236662 -0.477658 0.624823 2.110908 -5.474124 -2.071692 -3.023300 1.272878 2.501800 0.336610 -1.253433 0.824617 -1.658265 0.659675 -0.987746 -1.947735 1.346323 -3.664995
wb_dma_ch_pri_enc/wire_pri8_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_if/wire_pt_sel_o 1.052312 -3.695379 -2.219065 2.917518 0.645353 2.139202 0.092448 0.715424 -1.249795 -0.467029 2.264215 1.940855 2.917496 -0.736197 1.443136 -2.538697 -2.004458 4.662568 4.099803 2.106578
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_pri_enc/wire_pri22_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/assign_135_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/wire_gnt_p0_d 2.408626 0.771328 0.568937 -1.023125 -1.043776 2.269983 4.601897 0.506522 -0.517002 -0.989617 -0.839986 0.606353 2.848762 -0.188339 -1.999478 0.839816 5.099447 2.795489 0.403980 -2.668588
wb_dma_de/assign_20_adr0_cnt_next -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.238616 -2.521951 1.132055 3.414520 -0.264881 2.234862 0.766818 0.223208 -0.089610 0.257681 2.176997 0.511744 -1.582923 -1.379595 0.293453 -0.774313 -1.663911 1.653774 1.114964 -0.606046
wb_dma_ch_sel/assign_153_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_de/assign_82_rd_ack/expr_1 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 5.246787 1.409687 0.167528 -1.214406 1.946729 1.513215 -1.387501 0.994936 -0.327133 -0.448968 -0.895652 2.782709 0.307271 0.087590 0.131465 0.290937 1.289040 -0.402367 2.525248 -1.206255
wb_dma_de/reg_de_csr_we 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma/wire_wb0_ack_o -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_pri_enc/wire_pri23_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_103_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_rf/wire_ch1_txsz 0.346891 -0.504379 -0.225912 1.192281 1.807209 0.909359 -1.183296 -4.083657 1.227359 -0.783126 2.590353 1.944397 0.064969 -1.445996 1.180183 -0.488765 -2.164384 1.588124 2.898354 2.671386
wb_dma_de/always_23/block_1/stmt_13 2.192019 -0.068152 -0.301991 -1.329098 -0.136882 1.077459 -2.126720 -3.202091 4.121794 0.812850 -0.764686 -3.038515 2.762429 2.099200 -0.146201 5.148196 -0.727014 1.105547 2.136681 3.273929
wb_dma_de/always_23/block_1/stmt_14 0.830340 -3.791072 2.655094 -1.135744 2.338409 2.825750 0.427667 2.662989 -0.251246 6.767949 -3.676577 0.451935 -1.871302 1.628045 -0.368441 -0.854952 1.434484 -2.157421 -0.300641 -4.186877
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 3.116816 -0.214474 0.687092 0.878348 2.851778 1.817816 0.223581 1.315604 0.146248 0.218514 -0.698941 2.108014 1.197574 -3.242501 0.167795 -0.708595 1.516971 -0.692598 1.102724 -2.046689
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_ch_rf/input_ch_sel 1.870749 4.444675 1.588613 -2.937680 3.419076 1.849660 2.229611 -2.717454 2.608359 2.149659 -2.239944 -2.111860 -2.479069 1.869255 -4.523441 1.583218 -3.811722 0.283517 0.736895 -0.585541
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_wb_if/wire_wb_addr_o -0.330566 -2.334132 0.468717 2.985597 -0.860372 0.687789 2.006109 2.849598 -0.864919 -1.524391 2.612069 -1.303126 1.900187 3.581883 0.299794 0.292853 1.060874 1.168118 0.708087 -0.182813
wb_dma_ch_rf/wire_ch_txsz_we 2.769230 1.030006 1.457566 1.804245 2.606753 2.748022 -0.722515 -1.322382 -0.104636 1.428912 -1.077287 -1.923824 2.604957 -2.750383 -0.699665 1.100896 2.917979 -2.553713 1.546127 0.106919
wb_dma_de/assign_70_de_adr1/expr_1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_ch_sel/assign_116_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.502304 1.551817 0.750157 -2.137714 -2.263324 -0.307612 -2.855136 -4.231901 2.497682 -1.474350 2.184649 -1.234356 -0.152880 1.462911 -0.293151 3.128761 1.571382 -1.292654 2.210554 0.995104
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_wb_mast/wire_wb_addr_o -0.330566 -2.334132 0.468717 2.985597 -0.860372 0.687789 2.006109 2.849598 -0.864919 -1.524391 2.612069 -1.303126 1.900187 3.581883 0.299794 0.292853 1.060874 1.168118 0.708087 -0.182813
wb_dma_ch_rf/reg_ch_csr_r2 2.911799 -1.797349 0.337368 1.278999 2.965862 0.410096 0.640270 4.302701 0.409491 -1.706829 1.107826 3.162509 0.161334 0.168378 1.362512 -1.091125 0.000497 0.614141 1.626110 -3.343781
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_ch_sel/assign_11_pri3 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_de 2.802496 2.157116 -0.901387 -4.029730 0.664774 -1.740585 -0.599495 2.406625 -0.186927 1.595805 -2.839912 2.405989 1.603646 1.029016 -1.411847 -0.708987 1.597813 -1.226824 0.945822 -1.892711
wb_dma_wb_slv/wire_wb_data_o -3.787354 -4.326452 1.549019 1.978364 1.615521 -0.793303 2.667023 1.694970 2.522831 0.423963 3.586877 -2.415955 0.086382 2.735339 0.077018 -0.779270 -2.878331 0.568843 1.312738 -1.030583
wb_dma_inc30r/always_1/stmt_1 -1.616949 -6.063959 1.062498 2.117779 -1.053276 2.138925 0.661271 2.445756 3.098826 2.008706 0.736784 -3.923245 3.141551 -0.644245 1.655072 1.988162 1.018874 0.083342 0.921224 0.512450
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/assign_127_req_p0 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_94_valid 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_pri_enc/wire_pri12_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/always_20/if_1/block_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.380819 -0.290302 1.058990 -0.211651 2.053617 1.219572 -0.179982 1.051510 0.841842 -1.471652 1.333737 4.120157 -0.170538 -0.359548 0.605676 -0.398008 1.354337 0.270953 2.970744 -2.642338
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_wb_if/input_slv_din -3.787354 -4.326452 1.549019 1.978364 1.615521 -0.793303 2.667023 1.694970 2.522831 0.423963 3.586877 -2.415955 0.086382 2.735339 0.077018 -0.779270 -2.878331 0.568843 1.312738 -1.030583
wb_dma_ch_sel/assign_94_valid/expr_1 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.581498 0.064432 2.207281 0.814669 1.790083 0.671723 -2.387805 -0.118647 0.287443 -0.247169 0.831141 0.277492 -1.108537 2.595133 1.385060 -0.725052 -1.086774 -2.586459 2.357449 3.705015
wb_dma_de/always_21 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_de/always_22 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_de/always_23 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_ch_pri_enc/wire_pri1_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/assign_78_mast0_go -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/wire_dma_done 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_rf/input_wb_rf_adr 1.414509 -1.450785 2.072419 -4.423415 -0.464196 -2.109810 -0.357061 0.810324 3.727933 -0.838311 1.108370 -0.103890 -0.794446 2.153639 1.659681 -4.641407 -2.653475 -1.510631 2.305426 6.795606
wb_dma_wb_if -0.793904 1.504052 -0.980484 -3.018058 -0.394010 -2.535546 2.367744 -0.516270 0.410217 -2.267903 1.362046 1.268558 1.972721 -0.238343 -0.804817 -2.750190 2.164744 1.300528 0.920713 -0.651065
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_ch_pri_enc/wire_pri25_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_mast/reg_mast_cyc -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/input_wb_rf_we 1.519265 -1.107515 -1.610104 -3.930988 0.450861 -0.412394 2.363287 0.336856 0.340053 -1.737908 -0.217754 -1.008058 5.090704 -0.640324 0.309575 -1.815495 5.486740 0.817241 -0.006839 -1.337654
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_rf/always_20 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_de/always_6/if_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_wb_slv/always_4/stmt_1 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_de/assign_3_ptr_valid 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_wb_mast/input_pt_sel 0.700920 -3.192916 -1.861821 1.957915 2.945559 0.764150 1.499884 -0.507332 -0.146220 0.042941 2.162849 3.233370 4.053529 1.713320 1.664456 -1.570889 -1.619996 4.105919 3.544992 2.818516
wb_dma_ch_pri_enc/wire_pri15_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_slv/input_wb_we_i 2.064794 -1.841336 -2.081126 1.047226 -0.229082 -1.695526 -3.148756 0.804831 -2.214975 -1.427442 3.003151 4.504656 -0.921265 6.608438 2.491455 -0.975608 -1.979030 1.123083 -0.297931 2.046908
wb_dma_de/reg_tsz_cnt_is_0_r 3.349926 0.073841 0.730600 3.707401 3.719531 3.000893 -0.411424 1.846239 -1.539357 1.176895 -1.848399 -0.873551 1.404323 -0.151006 0.257042 1.500848 0.267744 -0.720141 0.979521 -0.369914
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.798954 -6.086440 0.685249 -1.522159 3.169586 1.484148 -2.117664 -0.309100 0.965059 4.866663 -2.450854 2.671635 0.662493 -1.368698 3.508993 -2.460858 0.784856 -0.773022 1.098404 0.326913
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_mast1_drdy 0.669158 -1.698749 -0.551309 -0.519909 0.553092 -0.994826 -0.868937 1.389800 0.699164 -1.265590 1.151817 2.794905 -0.993115 -0.067231 1.787746 -1.288947 -1.094073 0.677468 0.822098 -0.829280
wb_dma_ch_rf/wire_ch_csr_we 2.500095 -0.801637 -1.756417 -4.443124 0.831299 0.351901 2.847423 3.652098 -1.549726 0.052820 -1.408102 0.448081 3.619201 2.393077 -0.692463 -2.652061 3.105820 1.507312 1.332723 -1.440635
wb_dma_ch_pri_enc/inst_u9 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_8_ch_csr 1.679718 -0.024823 -1.445227 -3.523388 0.470567 -0.618094 0.431268 4.187652 -1.069782 2.629310 -3.182886 0.910116 1.879143 2.334419 -1.225236 -0.726061 0.713838 -0.383702 0.129211 -1.823338
wb_dma_ch_rf/wire_this_ptr_set 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_pri_enc/inst_u5 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u4 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u7 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u6 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u0 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u3 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u2 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_de_start 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_ch_sel/assign_130_req_p0/expr_1 4.211015 -1.835253 0.289442 2.727677 1.934611 2.363486 0.681062 5.868145 -2.609568 -0.781543 -0.333234 0.810021 1.918692 1.525115 1.041977 -1.053650 1.181858 -0.383446 0.993098 -0.906688
wb_dma_rf/wire_ch_stop 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/input_de_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_rf/input_de_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_wb_if/input_wbs_data_i 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_de/reg_tsz_dec 2.704143 -0.683140 0.466194 4.242819 4.291078 2.171717 -0.993838 2.479213 -0.876040 1.100174 -1.937076 -2.125736 1.773312 0.299993 1.078272 1.553309 -1.066608 -0.936455 0.906434 0.874888
wb_dma_ch_sel/input_ch0_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_sel/input_ch0_am1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_ch_sel/assign_162_req_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.001708 0.288985 0.814505 4.041663 2.785906 3.795876 0.441247 -1.789069 -1.132699 0.485164 0.373699 -0.099311 1.198397 -1.320839 -0.334503 1.737960 0.760181 0.921081 1.827512 -0.464580
wb_dma_rf/wire_ch5_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_rf/wire_ch_am1_we 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_inc30r/wire_out -1.791752 -5.387029 -0.648252 0.006100 -1.909058 2.056397 2.734349 1.247438 1.620698 1.098796 1.670813 0.063060 1.918482 1.483891 -0.021364 0.968265 1.265587 3.784917 -0.394134 -2.999496
wb_dma_ch_pri_enc/reg_pri_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/input_wb0_we_i 2.064794 -1.841336 -2.081126 1.047226 -0.229082 -1.695526 -3.148756 0.804831 -2.214975 -1.427442 3.003151 4.504656 -0.921265 6.608438 2.491455 -0.975608 -1.979030 1.123083 -0.297931 2.046908
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.212115 -4.848422 -1.115830 -0.767060 -1.922265 1.414130 -0.032146 -0.525202 2.622002 1.363403 0.822533 -0.121959 0.411679 2.093689 0.618476 3.164954 -0.393451 3.342600 -0.855416 -2.715327
wb_dma_ch_rf/wire_ch_txsz_dewe 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma_de/always_22/if_1/stmt_2 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 2.688882 -1.332849 1.604990 1.445694 2.609154 0.108593 -0.656481 3.372337 0.041140 -1.604294 1.704490 0.142149 -0.726893 4.095843 1.959962 -1.432735 -1.158589 -1.103256 2.589966 1.175186
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma/wire_de_ack 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_wb_mast/always_1/if_1 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_wb_if/wire_wb_cyc_o -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/assign_143_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_wb_mast/wire_mast_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma/wire_slv0_dout 1.448398 0.692431 1.419003 -1.525406 -2.576575 -1.387583 -2.076455 -0.507665 0.108228 -0.300046 3.217335 -1.780115 1.290686 4.848800 -1.087785 -2.471464 -0.008427 -3.890074 3.260502 6.314346
wb_dma_ch_sel/reg_am1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_ch_sel/input_next_ch 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_de/always_9 2.704143 -0.683140 0.466194 4.242819 4.291078 2.171717 -0.993838 2.479213 -0.876040 1.100174 -1.937076 -2.125736 1.773312 0.299993 1.078272 1.553309 -1.066608 -0.936455 0.906434 0.874888
wb_dma_de/always_8 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_wb_mast/always_1/if_1/cond 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_rf/always_1/case_1/stmt_12 -2.135936 -1.379648 2.447433 2.483562 -1.039892 0.934450 -0.806347 -1.655021 0.475883 0.801352 2.300994 -0.279445 -3.197222 1.397414 0.710562 0.379396 -2.002130 -0.551710 1.238904 1.633325
wb_dma_rf/always_1/case_1/stmt_13 -0.327886 -1.801758 1.495606 0.742947 -0.219014 -0.862593 0.422247 -0.781715 3.796623 -2.614048 1.188632 -0.976058 -1.205068 -0.799942 1.918364 2.125770 -0.946568 0.989155 -0.692367 -0.117555
wb_dma_de/always_3 -0.454688 -3.284603 0.398935 3.270137 -0.201855 -0.749400 2.130697 1.652354 1.854461 -0.711845 1.639888 -0.685956 4.958440 0.239081 0.546700 1.635975 1.594249 1.276937 0.917375 0.017611
wb_dma_de/always_2 -0.581540 -3.263052 0.525217 -3.580783 -3.188441 0.184602 -0.542999 -0.181074 3.270433 1.294680 -0.495143 -1.135911 -1.544886 3.481669 0.477604 3.253293 0.516833 1.349509 -0.576261 -2.173329
wb_dma_de/always_5 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_de/always_4 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_de/always_7 3.349926 0.073841 0.730600 3.707401 3.719531 3.000893 -0.411424 1.846239 -1.539357 1.176895 -1.848399 -0.873551 1.404323 -0.151006 0.257042 1.500848 0.267744 -0.720141 0.979521 -0.369914
wb_dma_de/always_6 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_sel/input_ch3_txsz 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_11/if_1 2.911799 -1.797349 0.337368 1.278999 2.965862 0.410096 0.640270 4.302701 0.409491 -1.706829 1.107826 3.162509 0.161334 0.168378 1.362512 -1.091125 0.000497 0.614141 1.626110 -3.343781
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/always_45/case_1/cond -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/assign_68_de_txsz 3.007199 0.412919 0.356447 3.421968 3.836168 1.982079 -2.304017 0.374714 -0.114743 1.417215 -2.212856 -2.944875 2.407561 -0.961211 0.576561 2.912015 0.031784 -2.129476 0.938093 0.836493
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_rf/always_20/if_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma/input_wb0s_data_i 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_de/reg_dma_done_d 4.090757 3.103277 -0.231242 -1.495878 1.286132 0.882424 -2.077985 -1.937286 -0.391309 -0.098439 -1.192763 2.517958 -0.358409 -1.205431 -0.482476 0.677405 0.529390 -0.602806 1.933312 0.210779
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_wb_slv/assign_1_rf_sel 0.097989 4.227908 1.664747 1.421118 1.072772 -2.954189 1.336273 4.723328 0.597290 -3.762721 1.902000 -0.264665 -2.512001 4.492620 -1.450926 0.392934 -1.513968 -1.914571 -0.944081 -2.223845
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.225292 0.943383 0.539798 1.473270 2.386638 4.007941 2.033559 -2.065435 -4.351024 2.482939 -1.247686 2.644476 0.345148 2.643361 -1.186178 -1.044406 1.078542 2.534284 2.984566 0.900899
wb_dma_de/always_4/if_1/if_1/cond 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_sel/assign_376_gnt_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/wire_wr_ack 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.001708 0.288985 0.814505 4.041663 2.785906 3.795876 0.441247 -1.789069 -1.132699 0.485164 0.373699 -0.099311 1.198397 -1.320839 -0.334503 1.737960 0.760181 0.921081 1.827512 -0.464580
wb_dma_ch_arb/always_1 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_arb/always_2 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma/wire_ch0_txsz 3.583901 1.267599 0.784859 2.411621 2.504878 2.365903 -2.145410 -1.539178 -0.730174 0.965243 -1.317855 -1.368616 1.976093 -1.110436 0.193994 2.050027 1.188716 -1.891361 1.808923 1.697755
wb_dma_de/always_19 -0.135228 -1.102966 -1.430792 -1.259915 0.166342 -1.515256 3.059888 1.235711 3.497002 -0.958473 -0.366060 0.454193 2.278531 4.105595 -0.554096 3.186563 -1.819784 5.896279 2.485005 -1.420936
wb_dma_de/always_18 -1.045153 0.068780 0.077478 4.249544 -1.680049 0.395639 -0.558386 -1.450050 -2.412616 -0.171651 3.831064 -1.777439 2.572198 3.437727 -1.422417 2.269442 2.109085 -0.959075 1.512294 -0.111139
wb_dma_de/always_15 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_de/always_14 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/always_11 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/always_13 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_de/always_12 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.554603 0.451674 0.136980 -3.025681 1.529186 -0.356761 -2.736570 0.494701 2.470538 -1.991832 0.816910 0.187239 -4.134939 3.451228 1.067958 -0.565979 -3.853124 -1.308637 -0.179946 1.630639
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_pri_enc/wire_pri13_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/reg_read_r 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.300730 0.957905 0.053508 0.630647 2.320224 2.277666 -0.129832 -1.018111 -0.874630 -1.501417 1.343312 3.727952 1.065730 -1.136131 0.276977 -0.519037 1.734608 1.218793 3.551460 -0.977429
wb_dma/assign_9_slv0_pt_in -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_rf/always_17/if_1/block_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.146367 1.602339 -1.162485 -3.141600 -2.710389 -1.993045 0.569979 -0.033399 1.077372 1.557394 1.053740 2.643510 3.249768 -0.539382 -2.999689 1.180454 2.452359 0.676915 2.843081 -3.886739
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_pri_enc/wire_pri2_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_11/stmt_1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_rf/wire_ch_adr1_we -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel_checker/input_ch_sel 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_sel/input_ch1_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma/wire_slv0_pt_in -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_rf/always_2/if_1/if_1/cond 3.918553 2.429387 1.742778 -3.236380 0.181528 -0.778930 -0.160162 -0.893941 0.820101 -1.281240 -1.797425 2.483081 -4.843816 1.213071 -0.155765 -0.562909 -0.768863 -0.780475 -0.721546 -0.065875
wb_dma_pri_enc_sub/reg_pri_out_d 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/always_4/case_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/wire_pri29_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_de/wire_read_hold -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/wire_sw_pointer 5.539748 2.245358 -1.140196 -1.858784 0.065398 -0.725326 -1.695204 -0.869282 0.960118 -3.579381 -2.574245 1.116467 0.827447 -1.650611 1.684977 2.820677 1.147712 0.909487 -0.572920 1.031215
wb_dma/wire_slv0_din -2.921874 -2.403903 3.690991 1.477109 -0.077742 -1.599725 1.174588 3.066074 -0.138159 1.543943 -1.762514 -1.582386 -2.570573 1.079161 1.666781 0.986340 -1.097938 -1.558874 2.178274 -0.726537
wb_dma_ch_rf/input_dma_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_158_req_p1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_17_ch_am1_we 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_ch_rf/assign_7_pointer_s -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_slv/always_5/stmt_1 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_wb_mast/assign_1 1.018987 -2.484705 -1.901352 3.410889 1.101693 -0.615240 0.903638 -0.464783 -0.738746 -1.588824 3.823281 4.033909 5.212717 1.858696 1.537225 -1.087072 -0.663299 3.408001 3.235901 3.645796
wb_dma_ch_sel/input_de_ack 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/reg_valid_sel 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_de/assign_63_chunk_cnt_is_0_d 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_de/assign_64_tsz_cnt_is_0_d 3.116816 -0.214474 0.687092 0.878348 2.851778 1.817816 0.223581 1.315604 0.146248 0.218514 -0.698941 2.108014 1.197574 -3.242501 0.167795 -0.708595 1.516971 -0.692598 1.102724 -2.046689
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_wb_mast/always_4/stmt_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/assign_375_gnt_p0 2.408626 0.771328 0.568937 -1.023125 -1.043776 2.269983 4.601897 0.506522 -0.517002 -0.989617 -0.839986 0.606353 2.848762 -0.188339 -1.999478 0.839816 5.099447 2.795489 0.403980 -2.668588
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma/inst_u2 2.802496 2.157116 -0.901387 -4.029730 0.664774 -1.740585 -0.599495 2.406625 -0.186927 1.595805 -2.839912 2.405989 1.603646 1.029016 -1.411847 -0.708987 1.597813 -1.226824 0.945822 -1.892711
wb_dma/inst_u1 2.646672 1.271084 -0.969098 -3.488687 -0.017011 -0.297322 -1.275216 2.338707 -0.526020 2.805238 -3.742079 1.908013 0.779363 0.252371 -1.263437 0.252637 0.755537 -1.200338 0.145325 -1.650759
wb_dma/inst_u0 1.630419 -0.849715 -1.334983 -4.614964 -1.783555 -1.139048 -1.079509 1.287980 0.812945 0.203997 -2.165740 -1.529007 2.002824 0.451872 0.238146 0.174263 2.328095 -1.324502 -1.082041 -0.333500
wb_dma/inst_u4 2.666127 1.077781 -2.535478 0.480172 -0.136464 1.538499 -0.351811 2.916373 -3.939678 -3.682029 2.367289 2.883872 0.754569 0.214427 0.580756 -3.349365 -0.396145 2.626405 3.225527 0.295218
wb_dma_ch_rf/assign_2_ch_adr1 0.142098 -1.036373 2.748487 2.574550 -0.007215 -1.182009 1.648186 -0.257494 2.118177 -2.829007 3.934572 -1.587830 2.918630 -1.276964 0.313165 -1.274315 3.577744 -2.295027 0.871216 0.846080
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_rf/wire_pointer_s -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_sel/always_40/case_1/stmt_1 1.558176 -0.711228 2.288150 0.618489 0.171891 2.286551 2.307216 -2.128113 1.297139 0.054100 1.977390 1.912294 1.094553 -1.569834 -1.294078 0.481745 3.828624 0.568481 2.074426 -2.849059
wb_dma_ch_sel/always_40/case_1/stmt_2 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/always_40/case_1/stmt_3 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_sel/always_40/case_1/stmt_4 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_pri_enc_sub 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/reg_ch_am1_r 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_de/assign_72_dma_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/reg_ptr_adr_low -1.945136 -0.252441 -0.406406 2.713964 -1.114568 1.004030 -0.853458 -3.249144 -2.040925 1.609682 3.507633 -0.989836 1.374068 3.528787 -1.776268 1.932304 0.967187 -0.006795 2.288274 -0.714188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/reg_state 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_ch_rf/always_26/if_1 5.539748 2.245358 -1.140196 -1.858784 0.065398 -0.725326 -1.695204 -0.869282 0.960118 -3.579381 -2.574245 1.116467 0.827447 -1.650611 1.684977 2.820677 1.147712 0.909487 -0.572920 1.031215
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.442313 -4.267645 0.344250 -3.198571 2.749835 1.711655 -0.579210 -1.816494 0.623423 5.484011 -3.449286 3.927741 -0.366818 -0.334185 1.803466 -1.798785 0.965386 1.428582 1.327224 -1.377341
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_sel/assign_113_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_inc30r/always_1 -1.616949 -6.063959 1.062498 2.117779 -1.053276 2.138925 0.661271 2.445756 3.098826 2.008706 0.736784 -3.923245 3.141551 -0.644245 1.655072 1.988162 1.018874 0.083342 0.921224 0.512450
wb_dma_de/always_23/block_1/case_1/cond 3.795550 2.300848 -1.242067 -2.417465 2.960499 -2.438158 -1.456187 2.160719 -0.368130 2.637982 -3.714162 3.495955 3.318190 -0.495791 -1.190190 -0.880375 0.720245 -1.917132 2.001609 -1.059509
wb_dma_ch_sel/assign_128_req_p0/expr_1 4.211015 -1.835253 0.289442 2.727677 1.934611 2.363486 0.681062 5.868145 -2.609568 -0.781543 -0.333234 0.810021 1.918692 1.525115 1.041977 -1.053650 1.181858 -0.383446 0.993098 -0.906688
wb_dma_de/always_8/stmt_1/expr_1/expr_1 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.411658 -0.808307 -0.073352 4.137421 3.399323 2.580900 -0.357970 1.029373 -0.321658 1.888905 -2.311368 -1.557667 1.388990 -0.934090 0.137652 3.460272 -0.820529 0.606101 -0.039427 -1.735789
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.737018 0.464807 0.682719 -0.556905 -1.562968 1.631334 2.457642 2.269805 -1.878394 -2.721917 2.175929 0.392803 1.778315 1.715811 -1.041644 -1.207981 5.000470 0.130459 1.281172 -1.971127
wb_dma_ch_sel/assign_148_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma/wire_ndr 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.021676 -0.878358 1.538045 -1.112172 -1.426852 2.976115 2.114420 -1.992806 1.137767 -1.065065 2.437693 0.915793 0.079811 -1.474548 -1.136338 0.525445 4.379921 1.112544 1.121553 -3.807060
wb_dma_rf/input_dma_done_all 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_de/assign_66_dma_done 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma/wire_ch4_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/input_ch3_csr 5.137204 -0.167538 -2.663862 -2.101812 -0.742127 2.655338 -3.718676 -0.095011 -3.158070 1.316099 -2.544831 0.792104 1.169864 2.218856 1.162408 1.095320 0.898333 0.393041 0.982439 2.408122
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/wire_adr1_cnt_next -0.451018 -4.784346 0.019992 2.837750 1.063328 0.668512 2.422186 1.370472 2.047447 0.668135 0.622406 0.000119 4.101547 -0.462710 1.151358 1.004641 0.311767 2.660039 1.152256 -0.180232
wb_dma/wire_de_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/reg_adr0_cnt -0.581540 -3.263052 0.525217 -3.580783 -3.188441 0.184602 -0.542999 -0.181074 3.270433 1.294680 -0.495143 -1.135911 -1.544886 3.481669 0.477604 3.253293 0.516833 1.349509 -0.576261 -2.173329
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma/wire_am1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/always_22/if_1/if_1 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_de/assign_69_de_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_de/wire_mast0_go -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_wb_slv/input_slv_din -3.787354 -4.326452 1.549019 1.978364 1.615521 -0.793303 2.667023 1.694970 2.522831 0.423963 3.586877 -2.415955 0.086382 2.735339 0.077018 -0.779270 -2.878331 0.568843 1.312738 -1.030583
wb_dma_de/always_3/if_1/if_1 -0.454688 -3.284603 0.398935 3.270137 -0.201855 -0.749400 2.130697 1.652354 1.854461 -0.711845 1.639888 -0.685956 4.958440 0.239081 0.546700 1.635975 1.594249 1.276937 0.917375 0.017611
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/always_47/case_1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_ch_sel/assign_152_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_de/reg_de_adr0_we 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_sel/assign_114_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_rf/assign_4_ch_am1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_de/wire_dma_done_all 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_wb_slv/input_wb_data_i 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_de/input_nd 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/assign_126_ch_sel 3.390919 1.681837 -0.009168 -5.819937 1.012293 0.259677 1.148275 3.154902 2.061391 0.649917 -3.369452 0.371757 -0.038842 -0.383861 -1.724015 -0.506041 1.546545 -0.843492 -0.704044 -3.284562
wb_dma/wire_mast1_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/wire_ptr_valid 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma/wire_ch_sel 1.870749 4.444675 1.588613 -2.937680 3.419076 1.849660 2.229611 -2.717454 2.608359 2.149659 -2.239944 -2.111860 -2.479069 1.869255 -4.523441 1.583218 -3.811722 0.283517 0.736895 -0.585541
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.021676 -0.878358 1.538045 -1.112172 -1.426852 2.976115 2.114420 -1.992806 1.137767 -1.065065 2.437693 0.915793 0.079811 -1.474548 -1.136338 0.525445 4.379921 1.112544 1.121553 -3.807060
wb_dma_de/always_12/stmt_1/expr_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma/wire_dma_req 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_sel/assign_136_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/assign_5_sw_pointer 5.539748 2.245358 -1.140196 -1.858784 0.065398 -0.725326 -1.695204 -0.869282 0.960118 -3.579381 -2.574245 1.116467 0.827447 -1.650611 1.684977 2.820677 1.147712 0.909487 -0.572920 1.031215
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_ch_sel/assign_97_valid/expr_1 4.199500 -1.577239 -1.118082 -2.048730 -2.027815 -0.936627 -3.983171 2.616679 -1.025772 0.773587 -0.980983 -0.970861 2.222034 5.984673 1.100631 2.551254 2.720325 -2.491186 0.806327 0.049783
wb_dma_de/always_9/stmt_1 2.704143 -0.683140 0.466194 4.242819 4.291078 2.171717 -0.993838 2.479213 -0.876040 1.100174 -1.937076 -2.125736 1.773312 0.299993 1.078272 1.553309 -1.066608 -0.936455 0.906434 0.874888
wb_dma_de/input_pause_req 1.568262 2.968584 1.490544 -2.675284 1.071966 -2.882726 -0.554574 0.776979 2.436762 0.651993 -1.353998 3.922865 -3.398793 0.116273 -1.520943 -0.125766 -2.596941 -1.498268 0.681676 -2.035401
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_de/wire_dma_busy 0.628083 2.096871 2.774487 -0.976687 3.853752 0.612266 0.628992 -0.558835 4.109219 1.704956 -1.750325 -2.461170 -2.801552 -1.664427 -2.361540 1.640864 -1.998510 -2.910833 -1.388840 -3.437889
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_pri_enc/always_2/if_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/always_6/if_1/stmt_1 1.854204 0.341340 1.532007 3.501909 4.379486 2.210730 -0.655788 0.564614 0.197341 2.525502 -2.127297 -3.459890 2.819887 -2.583704 -0.504976 1.409186 1.302286 -3.303294 0.709912 -0.073012
wb_dma_ch_rf/input_de_txsz_we 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_wb_if/input_wb_addr_i -0.700909 0.372323 -0.117679 -4.988670 1.163165 -3.750304 -0.570599 0.940642 2.536656 -3.428052 2.398484 1.855755 -1.177918 3.456702 3.316006 -4.442636 -3.110015 0.188031 2.557345 5.380050
wb_dma_ch_sel/always_7/stmt_1 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.146367 1.602339 -1.162485 -3.141600 -2.710389 -1.993045 0.569979 -0.033399 1.077372 1.557394 1.053740 2.643510 3.249768 -0.539382 -2.999689 1.180454 2.452359 0.676915 2.843081 -3.886739
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.881562 0.243250 -0.756434 0.274166 2.274643 2.466769 0.508764 -1.728880 -3.203161 1.030078 0.011740 5.109284 -0.235933 0.587797 0.225799 -2.383377 -0.254313 2.707140 3.059808 0.704976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_rf/always_4/if_1/block_1 -3.730085 -2.434571 2.150350 2.045698 -1.696379 1.305242 -0.062792 -3.531041 1.118853 0.597173 3.424214 -1.799377 -2.976713 0.786301 0.036127 0.768286 -1.133858 -0.379479 0.383357 -0.044320
wb_dma_de/reg_dma_abort_r 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/input_ch2_txsz 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/input_ch5_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_sel/assign_150_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_sel/assign_155_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/always_43/case_1/stmt_4 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/always_43/case_1/stmt_3 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_sel/always_43/case_1/stmt_2 0.346891 -0.504379 -0.225912 1.192281 1.807209 0.909359 -1.183296 -4.083657 1.227359 -0.783126 2.590353 1.944397 0.064969 -1.445996 1.180183 -0.488765 -2.164384 1.588124 2.898354 2.671386
wb_dma_ch_sel/always_43/case_1/stmt_1 3.583901 1.267599 0.784859 2.411621 2.504878 2.365903 -2.145410 -1.539178 -0.730174 0.965243 -1.317855 -1.368616 1.976093 -1.110436 0.193994 2.050027 1.188716 -1.891361 1.808923 1.697755
wb_dma_de/always_19/stmt_1/expr_1 -0.135228 -1.102966 -1.430792 -1.259915 0.166342 -1.515256 3.059888 1.235711 3.497002 -0.958473 -0.366060 0.454193 2.278531 4.105595 -0.554096 3.186563 -1.819784 5.896279 2.485005 -1.420936
wb_dma_ch_rf/wire_ch_err_we 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.669990 -0.934795 2.041553 -0.054444 2.003924 -1.172414 1.755429 0.490589 4.133772 0.640790 0.921476 -0.627986 -2.830672 0.951786 -1.125865 0.368624 -3.163308 -0.447907 -1.078617 -2.775067
wb_dma_rf/wire_ch1_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.960037 -1.731151 1.497648 0.280127 -0.317956 -1.605651 -1.352162 -0.812512 -3.911457 3.805723 -0.199157 5.457376 -1.604217 3.086895 -0.277303 -2.663196 3.584188 -4.451123 -2.078792 -1.599972
assert_wb_dma_wb_if/input_pt_sel_i -1.238616 -2.521951 1.132055 3.414520 -0.264881 2.234862 0.766818 0.223208 -0.089610 0.257681 2.176997 0.511744 -1.582923 -1.379595 0.293453 -0.774313 -1.663911 1.653774 1.114964 -0.606046
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.018539 -1.029518 -0.435470 -1.413342 1.217940 1.928274 2.627739 4.522360 -0.315777 -1.049224 -0.445443 -0.060348 -0.925380 4.621803 0.062988 -0.494699 -0.894000 3.413897 1.969211 -1.888906
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_rf/input_paused -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma/wire_mast0_adr -1.045153 0.068780 0.077478 4.249544 -1.680049 0.395639 -0.558386 -1.450050 -2.412616 -0.171651 3.831064 -1.777439 2.572198 3.437727 -1.422417 2.269442 2.109085 -0.959075 1.512294 -0.111139
wb_dma_ch_pri_enc/inst_u8 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.675230 -1.004153 1.372759 2.060999 1.989918 0.365936 -1.514240 2.351088 0.703437 -0.024043 -0.335653 -1.418121 -0.874526 1.774787 1.401850 0.842528 -1.856706 -1.784307 0.278461 1.100388
wb_dma_ch_arb/always_2/block_1 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_ch_sel/always_40/case_1/cond 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_rf/assign_22_ch_err_we 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_rf/wire_pointer -0.306706 0.098055 5.679802 0.104381 -2.145844 0.621882 2.712630 -3.192777 0.595056 2.630165 0.645905 2.374720 -1.810759 -1.014426 -1.533888 -2.303402 2.724464 -2.133733 2.589336 2.099738
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/wire_pri19_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_5_pri1 1.583915 -1.064120 1.141897 2.112502 3.003288 1.239915 0.002280 0.526968 1.611438 -0.361379 0.896813 2.920842 -1.231334 -2.515615 0.695040 0.349069 -1.122650 0.399236 1.125210 -2.945022
wb_dma_rf/inst_u26 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u27 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/always_23/block_1/case_1/block_10 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_de/always_23/block_1/case_1/block_11 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_rf/inst_u22 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u23 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u20 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/assign_86_de_ack 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_rf/inst_u28 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/inst_u29 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/always_1/stmt_1 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.269615 -0.501301 1.254798 4.263540 3.746853 2.249025 -0.760850 -0.702966 0.257680 1.814829 -1.084349 -1.562013 0.907647 -1.157820 0.426134 1.680349 -1.587755 -0.773534 0.882850 1.407764
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_rf/inst_check_wb_dma_rf 0.645188 -1.553760 1.363147 0.890856 -0.031289 -1.150242 -0.461016 -1.090582 3.435213 -3.942974 2.363170 -2.099059 -0.198471 -0.200057 2.477665 1.146253 -0.139295 -0.087488 -0.100859 1.625741
wb_dma_rf/reg_wb_rf_dout -2.738614 -3.673776 3.986454 1.644016 -0.048364 -2.396939 0.270262 1.794300 1.361297 0.622173 -1.688564 -0.672119 -2.339044 -0.279357 4.182775 0.394435 -0.053478 -1.298687 0.768917 0.682508
wb_dma/input_dma_req_i 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_de/input_am1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_de/input_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_sel/reg_next_start 2.393656 -0.330088 -0.437177 -1.346471 0.690024 -1.353271 -4.512264 0.216492 2.719978 1.422207 -1.510870 1.550722 1.769304 -1.206145 1.260400 2.603449 -0.629951 -1.597339 2.810276 0.152433
wb_dma_ch_sel/input_ch4_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma/wire_mast0_dout 1.418510 3.269698 0.935069 -0.780536 0.145997 2.193301 2.431675 -4.165201 -2.146579 0.123583 0.126475 1.791305 -1.703719 3.765477 -1.538745 -0.583743 0.443168 3.434650 2.403266 2.613063
wb_dma_ch_sel/assign_107_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma/wire_next_ch 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_rf/wire_ch2_txsz 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_ch_rf/wire_ch_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_rf/wire_ch_am1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma/wire_ch6_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/input_csr 2.090788 -1.673705 -0.868717 -3.178180 1.611073 1.439170 0.467393 -0.760293 -2.043944 2.604282 -0.607995 4.453126 -0.367764 4.274560 1.050613 -3.699508 -0.707044 3.146844 3.782707 2.053032
wb_dma_de/reg_read 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma/input_wb1_cyc_i -1.238616 -2.521951 1.132055 3.414520 -0.264881 2.234862 0.766818 0.223208 -0.089610 0.257681 2.176997 0.511744 -1.582923 -1.379595 0.293453 -0.774313 -1.663911 1.653774 1.114964 -0.606046
wb_dma_ch_rf/wire_ch_adr0_we -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_sel/assign_140_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_rf/wire_ch3_txsz 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_rf/input_wb_rf_din 1.448398 0.692431 1.419003 -1.525406 -2.576575 -1.387583 -2.076455 -0.507665 0.108228 -0.300046 3.217335 -1.780115 1.290686 4.848800 -1.087785 -2.471464 -0.008427 -3.890074 3.260502 6.314346
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_pri_enc_sub/reg_pri_out_d1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/always_19/if_1/block_1 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_ch_rf/always_2 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_rf/always_1 1.822498 0.784663 1.504987 -0.278664 -1.192625 0.522638 -3.002695 -0.191701 2.022383 0.318731 -0.837967 -2.705312 -2.574587 3.471734 -0.069209 4.678738 -1.390934 -1.815135 -0.295796 0.463995
wb_dma_de/input_mast0_drdy 0.681272 1.296733 -3.236662 -0.477658 0.624823 2.110908 -5.474124 -2.071692 -3.023300 1.272878 2.501800 0.336610 -1.253433 0.824617 -1.658265 0.659675 -0.987746 -1.947735 1.346323 -3.664995
wb_dma_ch_rf/always_6 -1.659983 0.849795 -1.285907 -2.480282 -1.353006 -1.646822 1.147842 -0.245893 -0.046537 2.575179 0.736555 3.895290 3.213457 0.729234 -2.625754 -0.505069 1.492053 1.517297 3.173180 -2.395789
wb_dma_ch_rf/always_5 -1.730151 -1.580538 1.028428 2.319785 -0.430551 1.662101 0.769964 -3.415704 0.783608 -1.208278 3.152027 -1.757435 -1.226211 0.041098 0.143399 1.022333 0.167164 0.850048 -0.262132 -0.435056
wb_dma_ch_rf/always_4 -3.730085 -2.434571 2.150350 2.045698 -1.696379 1.305242 -0.062792 -3.531041 1.118853 0.597173 3.424214 -1.799377 -2.976713 0.786301 0.036127 0.768286 -1.133858 -0.379479 0.383357 -0.044320
wb_dma_ch_rf/always_9 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_rf/always_8 0.153983 -0.519684 2.008860 0.599833 3.383334 0.062958 0.648386 2.022286 3.617432 1.638239 -1.518524 -2.262993 -2.308056 -0.117062 -1.067408 1.380890 -3.060112 -2.055217 -2.174590 -2.788374
assert_wb_dma_rf/input_wb_rf_dout 0.645188 -1.553760 1.363147 0.890856 -0.031289 -1.150242 -0.461016 -1.090582 3.435213 -3.942974 2.363170 -2.099059 -0.198471 -0.200057 2.477665 1.146253 -0.139295 -0.087488 -0.100859 1.625741
wb_dma/wire_wb1_addr_o -0.549660 -3.347596 0.075260 1.836048 0.527220 1.932218 2.849776 2.660819 -0.461776 -0.258654 1.651768 -0.285059 0.797293 2.989471 0.489182 -0.660995 -0.395679 2.868525 1.174083 -0.814710
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_wb_slv/always_5/stmt_1/expr_1 2.086229 0.235916 1.334936 0.539486 -0.295275 -1.462265 -0.939814 2.838565 0.452706 -2.896717 2.459033 -1.394799 -0.002294 5.729677 0.861849 0.540397 0.063761 -1.610953 1.857706 1.365569
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.104773 -0.668866 -2.213013 -5.614031 -0.053857 -1.201514 2.819432 -2.349496 1.322050 -3.309109 0.343866 -0.733299 2.041027 1.403053 -0.049561 -1.789413 2.573923 2.841725 -1.023284 -0.446425
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.743097 -0.511740 -0.484658 -0.203325 -0.283821 -3.030264 -1.491987 3.267528 1.267329 -4.765319 4.029369 2.052390 -0.345556 3.480273 1.927218 -1.011684 -1.400304 -0.262951 1.596787 0.474680
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_wb_slv/reg_slv_dout 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_ch_pri_enc/always_2 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/always_4 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/inst_u3 -0.793904 1.504052 -0.980484 -3.018058 -0.394010 -2.535546 2.367744 -0.516270 0.410217 -2.267903 1.362046 1.268558 1.972721 -0.238343 -0.804817 -2.750190 2.164744 1.300528 0.920713 -0.651065
wb_dma_wb_slv/always_1/stmt_1 0.860430 -1.266947 0.944012 -5.209258 -0.514856 -3.274413 -0.186481 0.528887 3.315869 -1.915034 2.123246 0.998346 -0.703596 3.529164 2.147267 -4.853469 -2.645582 -0.003002 3.383675 6.069548
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_rf/wire_ch0_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_rf/wire_ch0_am1 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma_wb_mast/wire_mast_drdy 1.099544 0.610854 -3.903611 -0.113157 -0.248475 2.282153 -4.994888 -1.747121 -5.194048 0.125929 3.562768 2.171014 0.048403 1.247601 -0.343030 -0.457004 1.734295 -0.764657 3.053536 -3.643267
wb_dma_wb_if/wire_mast_pt_out -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_ch_sel/assign_95_valid/expr_1 5.264762 -0.922999 -2.654541 -3.168963 -0.275584 -0.166080 -5.433995 2.514075 -1.217729 0.049811 -1.277375 -0.685704 2.173959 3.126481 1.668772 1.512809 2.486559 -2.891012 0.678767 -0.836172
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.737018 0.464807 0.682719 -0.556905 -1.562968 1.631334 2.457642 2.269805 -1.878394 -2.721917 2.175929 0.392803 1.778315 1.715811 -1.041644 -1.207981 5.000470 0.130459 1.281172 -1.971127
wb_dma/constraint_slv0_din 0.191318 0.347625 1.828050 0.561110 0.477871 -3.135869 -2.308137 -1.889620 3.578388 -0.767206 1.436838 -0.441613 -2.042992 2.585684 0.328592 2.247902 -2.967323 -1.833416 1.026580 0.953152
wb_dma_de/always_4/if_1/if_1 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_rf/always_2 2.835675 2.623607 1.918575 -2.265002 -1.360847 -2.696575 -1.764632 -0.467822 0.386143 -0.578258 -1.172101 4.614967 -4.297055 1.397417 -0.048242 -0.223892 -1.189342 -1.397799 1.029037 0.390763
wb_dma_rf/inst_u24 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/always_1 -2.738614 -3.673776 3.986454 1.644016 -0.048364 -2.396939 0.270262 1.794300 1.361297 0.622173 -1.688564 -0.672119 -2.339044 -0.279357 4.182775 0.394435 -0.053478 -1.298687 0.768917 0.682508
wb_dma_ch_sel/always_38 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_ch_sel/always_39 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/always_37 2.133677 0.703389 -0.245886 -6.821301 1.182940 1.238170 1.312775 0.940840 3.152952 2.217700 -3.223776 0.413416 -0.416686 -1.263933 -2.093627 -0.600244 0.824540 0.248407 0.137934 -3.519725
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.685533 -5.386189 -0.750551 -2.200479 3.427010 2.264333 -0.160764 2.452724 0.266932 3.640775 -2.309839 2.148854 2.062967 -0.769365 2.479090 -3.025537 0.909612 1.055455 1.575485 -1.272071
wb_dma_ch_sel/assign_10_pri3 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_rf/inst_u21 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_rf/wire_ch3_adr0 -1.953176 -1.691165 0.942169 -1.061373 -1.201296 0.878782 2.627484 -0.022426 1.819546 -0.124763 1.418716 0.570890 -2.536884 1.966123 -0.939363 1.166430 -0.233534 2.776832 -0.365740 -4.292493
wb_dma_ch_rf/input_dma_busy 0.153983 -0.519684 2.008860 0.599833 3.383334 0.062958 0.648386 2.022286 3.617432 1.638239 -1.518524 -2.262993 -2.308056 -0.117062 -1.067408 1.380890 -3.060112 -2.055217 -2.174590 -2.788374
wb_dma_ch_sel/assign_134_req_p0 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma/wire_wb0m_data_o -3.787354 -4.326452 1.549019 1.978364 1.615521 -0.793303 2.667023 1.694970 2.522831 0.423963 3.586877 -2.415955 0.086382 2.735339 0.077018 -0.779270 -2.878331 0.568843 1.312738 -1.030583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_ch_rf/always_6/if_1 -1.659983 0.849795 -1.285907 -2.480282 -1.353006 -1.646822 1.147842 -0.245893 -0.046537 2.575179 0.736555 3.895290 3.213457 0.729234 -2.625754 -0.505069 1.492053 1.517297 3.173180 -2.395789
wb_dma 0.247458 1.061753 -1.568388 -1.570468 -0.341908 -0.777996 -0.347007 1.009606 -1.415267 0.734699 -2.250548 -0.272134 1.388911 -0.703053 -0.283939 -0.822288 0.607189 -0.436586 -1.042197 0.748447
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 3.116816 -0.214474 0.687092 0.878348 2.851778 1.817816 0.223581 1.315604 0.146248 0.218514 -0.698941 2.108014 1.197574 -3.242501 0.167795 -0.708595 1.516971 -0.692598 1.102724 -2.046689
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
assert_wb_dma_rf/input_wb_rf_adr 0.645188 -1.553760 1.363147 0.890856 -0.031289 -1.150242 -0.461016 -1.090582 3.435213 -3.942974 2.363170 -2.099059 -0.198471 -0.200057 2.477665 1.146253 -0.139295 -0.087488 -0.100859 1.625741
wb_dma_ch_rf/always_6/if_1/if_1 -1.659983 0.849795 -1.285907 -2.480282 -1.353006 -1.646822 1.147842 -0.245893 -0.046537 2.575179 0.736555 3.895290 3.213457 0.729234 -2.625754 -0.505069 1.492053 1.517297 3.173180 -2.395789
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_arb/wire_gnt 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.091429 0.117142 1.172150 2.205937 0.037490 -1.607299 -2.108610 -0.638847 1.051812 1.405734 1.602478 1.030461 -0.260174 2.281886 -0.214742 1.884834 -2.304620 -1.088198 2.698364 0.800063
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_rf/always_1/case_1/cond -2.738614 -3.673776 3.986454 1.644016 -0.048364 -2.396939 0.270262 1.794300 1.361297 0.622173 -1.688564 -0.672119 -2.339044 -0.279357 4.182775 0.394435 -0.053478 -1.298687 0.768917 0.682508
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_wb_slv/assign_4/expr_1 -4.486294 -1.304304 0.986491 2.668328 3.069947 -1.314434 2.826455 0.784948 0.701586 -0.675626 3.661808 -1.191926 0.131894 4.161389 0.387942 0.137876 -1.746591 0.433645 0.504544 -1.076555
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.368239 1.164589 0.970608 2.025277 1.251524 3.303437 -0.264062 -3.507061 -0.757924 -0.262607 1.337956 0.531371 0.726518 -0.987839 -0.486737 1.235472 1.632578 0.546506 2.625776 0.488449
wb_dma_de/always_3/if_1/stmt_1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_sel/assign_104_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_rf/always_9/stmt_1 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_wb_if/input_mast_adr -0.330566 -2.334132 0.468717 2.985597 -0.860372 0.687789 2.006109 2.849598 -0.864919 -1.524391 2.612069 -1.303126 1.900187 3.581883 0.299794 0.292853 1.060874 1.168118 0.708087 -0.182813
assert_wb_dma_ch_arb/input_req 3.207889 -2.294556 1.326284 1.551777 2.245726 0.969926 0.259265 4.821854 0.093493 -1.123673 0.870221 0.615973 -0.024271 3.410513 1.451873 -0.041776 0.428397 -0.312864 1.773019 -2.141371
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_wb_if/input_wbm_data_i 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_de/wire_tsz_cnt_is_0_d 3.116816 -0.214474 0.687092 0.878348 2.851778 1.817816 0.223581 1.315604 0.146248 0.218514 -0.698941 2.108014 1.197574 -3.242501 0.167795 -0.708595 1.516971 -0.692598 1.102724 -2.046689
wb_dma/wire_dma_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel_checker/input_ch_sel_r 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_sel/assign_119_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_inc30r/input_in -2.362812 -2.821277 1.095725 -1.210364 -3.803371 0.190781 1.361093 -0.899941 4.042737 0.018897 2.479060 -1.508343 1.314742 0.142647 -0.969320 3.231140 2.605482 1.107724 0.279188 -3.168652
wb_dma_ch_pri_enc/inst_u15 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u14 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u17 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/wire_dma_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_pri_enc/inst_u11 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u10 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u13 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u12 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u19 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u18 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/assign_110_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_rf/inst_u30 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.502304 1.551817 0.750157 -2.137714 -2.263324 -0.307612 -2.855136 -4.231901 2.497682 -1.474350 2.184649 -1.234356 -0.152880 1.462911 -0.293151 3.128761 1.571382 -1.292654 2.210554 0.995104
wb_dma_ch_pri_enc/wire_pri6_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_rf/assign_6_csr_we 3.918553 2.429387 1.742778 -3.236380 0.181528 -0.778930 -0.160162 -0.893941 0.820101 -1.281240 -1.797425 2.483081 -4.843816 1.213071 -0.155765 -0.562909 -0.768863 -0.780475 -0.721546 -0.065875
wb_dma_de/assign_82_rd_ack 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_sel/assign_96_valid 5.266538 -0.703184 -2.031666 -2.100294 -3.291707 -3.341807 -2.468931 -0.095552 -1.201521 -0.145471 -0.700312 3.707237 0.534973 5.970137 0.191255 2.661296 1.570028 -0.495885 -0.748100 -0.137960
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/reg_next_ch 4.064945 1.030390 -1.028612 -2.527006 0.443183 0.673355 -2.488177 -1.487381 1.260522 0.448663 -2.428015 1.983599 0.437536 -1.017199 0.345867 2.618641 0.408748 0.610398 1.105089 -0.525494
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.331040 1.376704 1.794377 3.495436 3.683954 2.382168 -0.649097 -0.121417 -1.186925 -0.017380 0.049467 -0.972837 0.756995 0.601744 0.255289 -0.045947 -0.432341 -1.612038 2.302379 2.736289
assert_wb_dma_ch_arb 3.207889 -2.294556 1.326284 1.551777 2.245726 0.969926 0.259265 4.821854 0.093493 -1.123673 0.870221 0.615973 -0.024271 3.410513 1.451873 -0.041776 0.428397 -0.312864 1.773019 -2.141371
wb_dma/wire_csr 3.972748 -1.114326 -0.559583 -1.460639 1.004075 3.537939 -0.211060 2.181338 -3.460043 3.235291 -3.353971 3.533670 -1.742190 2.543724 0.603883 -1.895937 -1.753084 1.559927 1.108749 1.897330
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_wb_if/input_mast_din 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_rf/reg_sw_pointer_r 5.539748 2.245358 -1.140196 -1.858784 0.065398 -0.725326 -1.695204 -0.869282 0.960118 -3.579381 -2.574245 1.116467 0.827447 -1.650611 1.684977 2.820677 1.147712 0.909487 -0.572920 1.031215
wb_dma_ch_sel/assign_142_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_rf 1.630419 -0.849715 -1.334983 -4.614964 -1.783555 -1.139048 -1.079509 1.287980 0.812945 0.203997 -2.165740 -1.529007 2.002824 0.451872 0.238146 0.174263 2.328095 -1.324502 -1.082041 -0.333500
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.174173 -4.392008 1.571716 1.286558 0.886425 1.133784 0.101632 1.187623 1.660874 2.466842 -1.497718 -0.301425 -2.066075 -0.039339 2.112602 1.683550 -1.153471 0.506826 -1.063266 -2.079395
wb_dma_de/reg_chunk_cnt 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.685533 -5.386189 -0.750551 -2.200479 3.427010 2.264333 -0.160764 2.452724 0.266932 3.640775 -2.309839 2.148854 2.062967 -0.769365 2.479090 -3.025537 0.909612 1.055455 1.575485 -1.272071
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.178439 -5.284214 -0.069722 -0.769554 2.648589 1.253416 1.099034 3.866193 -0.323588 2.939599 -2.105908 3.003149 3.480285 -0.668118 2.266785 -3.285279 2.078433 0.473852 0.843764 -0.668425
wb_dma/input_wb0m_data_i 0.921276 1.326899 0.788966 -2.599209 -2.531851 -2.450325 -1.013481 -1.079046 -0.538602 -1.549299 3.722376 -1.137919 0.809456 6.337285 -0.852754 -3.002461 0.205085 -2.133157 4.081151 5.517901
wb_dma_de/always_15/stmt_1 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma/wire_ch7_csr 3.140765 0.091536 -1.497737 -2.351853 -1.038803 1.913154 -0.468293 1.152772 -2.378558 1.246156 -2.171917 1.335535 1.922283 0.393937 -0.390571 -0.046898 2.951869 0.517677 0.559543 -0.632038
wb_dma/input_wb0_ack_i 1.428481 2.937671 -2.053692 -0.695235 0.332256 1.082217 -1.534213 -5.982391 -3.001178 0.988822 1.277995 3.126574 0.765596 1.249912 -1.503192 0.207337 1.472702 1.794949 3.237341 0.348014
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.810013 -0.820299 0.333711 0.729860 -0.419399 -0.322477 1.176222 4.250266 -0.817005 -2.478124 1.686398 -1.023278 1.694133 4.371393 0.378813 -0.127626 1.813143 -0.035181 1.125060 -0.616292
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 2.688882 -1.332849 1.604990 1.445694 2.609154 0.108593 -0.656481 3.372337 0.041140 -1.604294 1.704490 0.142149 -0.726893 4.095843 1.959962 -1.432735 -1.158589 -1.103256 2.589966 1.175186
wb_dma_ch_sel/assign_125_de_start 3.565656 0.990099 -0.248327 -0.910284 0.409107 -2.225775 -3.942318 1.721712 1.886561 -0.129560 -1.415851 1.451249 2.655579 -0.541263 0.975862 2.398037 0.475303 -2.348202 2.403674 0.450993
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma_ch_sel/input_dma_busy 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_inc30r -1.791752 -5.387029 -0.648252 0.006100 -1.909058 2.056397 2.734349 1.247438 1.620698 1.098796 1.670813 0.063060 1.918482 1.483891 -0.021364 0.968265 1.265587 3.784917 -0.394134 -2.999496
wb_dma_ch_sel/always_45/case_1 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/assign_117_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.150189 2.355799 0.014558 -0.819720 -0.695468 1.353869 -2.176571 -4.648933 1.028586 -1.762192 2.088059 -1.628766 1.392292 1.146911 -0.322276 2.713770 1.461331 0.160883 3.452895 2.428981
wb_dma/wire_ch3_adr0 -1.953176 -1.691165 0.942169 -1.061373 -1.201296 0.878782 2.627484 -0.022426 1.819546 -0.124763 1.418716 0.570890 -2.536884 1.966123 -0.939363 1.166430 -0.233534 2.776832 -0.365740 -4.292493
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_de/always_6/if_1/if_1/cond 2.704143 -0.683140 0.466194 4.242819 4.291078 2.171717 -0.993838 2.479213 -0.876040 1.100174 -1.937076 -2.125736 1.773312 0.299993 1.078272 1.553309 -1.066608 -0.936455 0.906434 0.874888
wb_dma/wire_mast1_pt_out -1.293476 0.784912 1.308714 3.613765 2.449416 -0.339733 0.390804 -0.826180 0.640331 -1.804929 2.710826 0.173577 -1.261279 0.359473 0.482317 0.433913 -2.030884 -0.256969 0.691317 0.133640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_sel/always_48 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_sel/always_43 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_ch_sel/always_42 3.972748 -1.114326 -0.559583 -1.460639 1.004075 3.537939 -0.211060 2.181338 -3.460043 3.235291 -3.353971 3.533670 -1.742190 2.543724 0.603883 -1.895937 -1.753084 1.559927 1.108749 1.897330
wb_dma_ch_sel/always_40 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_sel/always_47 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_ch_sel/always_46 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_sel/always_45 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_ch_sel/always_44 -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/input_ndnr 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma_de/always_4/if_1/stmt_1 5.001935 0.213670 2.409771 0.996010 2.105845 2.283940 -1.495606 1.024845 0.628322 0.541773 -0.752366 0.869593 -0.423221 0.668399 0.168308 1.856086 1.336034 -2.097105 2.031060 -1.357180
wb_dma_ch_pri_enc/wire_pri4_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_sel/assign_111_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_wb_slv/assign_2_pt_sel -0.638222 -1.335730 -2.042233 3.116266 5.694121 1.567758 2.276894 2.465566 -1.382352 -0.551085 1.675787 0.980598 2.223522 -0.339666 0.641897 -3.155983 -5.031435 3.471165 3.303586 1.225238
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.043654 0.891516 0.287963 -0.616036 -0.136483 0.220098 -1.659930 0.075180 1.745678 -0.741294 -1.853930 -1.897382 2.900807 0.774769 0.265636 4.179889 2.304408 -0.810289 0.937521 0.506300
wb_dma_ch_sel/assign_144_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_de/input_pointer 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.489387 2.621826 -0.290140 -0.340841 -0.283304 3.428789 -0.302582 -3.408135 -1.446910 -2.050299 2.312134 -0.670599 0.432899 2.499433 -0.855628 1.332857 1.602262 2.084588 3.528147 1.435489
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.466759 2.313962 1.263450 -2.149477 -2.508428 -0.839425 -1.428368 -5.407047 2.329237 -0.069191 0.718969 0.181709 -1.374764 2.483155 -1.412497 3.721855 0.747725 -0.253278 1.334971 1.084454
wb_dma_ch_rf/input_wb_rf_adr 3.570261 -0.412644 -2.954301 -0.378505 -0.079787 2.754792 -2.461504 0.786891 4.890167 0.665753 5.337651 1.092780 2.534872 2.393174 -2.611645 -3.199648 -1.830977 -0.094210 -4.324914 2.941026
wb_dma_ch_sel/input_pointer0 1.558176 -0.711228 2.288150 0.618489 0.171891 2.286551 2.307216 -2.128113 1.297139 0.054100 1.977390 1.912294 1.094553 -1.569834 -1.294078 0.481745 3.828624 0.568481 2.074426 -2.849059
wb_dma_ch_sel/input_pointer1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma_ch_sel/input_pointer2 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_sel/input_pointer3 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma_de/reg_chunk_0 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_sel/reg_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma/assign_2_dma_req 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.473717 -1.352309 0.877970 -1.702687 -0.682290 1.640498 1.214776 -1.091775 2.130525 -1.928312 2.784580 2.488441 -1.137669 -3.341524 -0.017943 -0.853444 2.400125 0.966085 0.622868 -4.123703
wb_dma_ch_rf/wire_ch_csr 1.679718 -0.024823 -1.445227 -3.523388 0.470567 -0.618094 0.431268 4.187652 -1.069782 2.629310 -3.182886 0.910116 1.879143 2.334419 -1.225236 -0.726061 0.713838 -0.383702 0.129211 -1.823338
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.975925 -2.382449 0.724398 1.012742 -2.449871 0.336900 -0.831247 -0.403967 1.765032 -0.593654 2.721993 -3.469505 -1.238060 4.079020 0.455667 3.104693 -0.766449 0.206683 -0.220121 -0.177539
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_sel/assign_118_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_ch_rf/input_de_adr1_we 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_wb_mast/input_mast_din 0.406275 -1.439712 0.373093 2.990981 2.956246 2.103615 0.673282 -2.276124 -1.161755 1.816889 0.796153 0.178708 1.958104 1.522237 0.518507 -0.589491 -0.753879 1.503252 2.718532 2.819973
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.077535 0.090714 -0.886377 -4.810277 0.421549 -0.606763 4.335114 -2.409495 1.388526 -2.431331 -0.610748 -3.057758 2.657315 3.046293 -1.170845 -0.908704 3.040311 2.655258 -1.001416 0.158235
wb_dma_de/always_2/if_1/stmt_1 -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma_de/assign_65_done/expr_1 4.023617 0.828264 0.588852 0.923230 3.035220 1.506547 -1.384561 0.065827 0.088909 0.006579 -0.618436 2.790335 0.163014 -1.942027 0.536883 0.142624 0.004088 -0.617081 2.118438 -0.585080
wb_dma_ch_sel/reg_de_start_r 4.955382 0.732606 -0.684941 -1.991598 0.381724 -0.530130 -3.050445 1.281232 1.511156 -1.215258 -1.688237 0.383835 2.027200 -0.087691 1.026789 2.601621 1.704019 -1.387422 0.994642 -0.481318
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/input_dma_rest -1.627897 -0.597463 1.230200 0.671905 -0.530045 0.676042 1.493088 -4.125144 1.504217 2.529050 0.741601 1.433872 -1.143090 1.027340 -1.794603 2.014886 -1.594721 2.206245 1.360727 -0.559810
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.298331 0.385186 3.009171 0.937734 -0.197873 0.898624 3.126529 -3.714284 1.134318 2.275450 0.595037 3.402359 -0.443453 -0.656375 -2.601179 0.919043 2.269463 0.849734 1.424825 -2.314640
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_de/wire_de_csr 1.381716 1.485804 0.879332 0.604549 0.150161 3.147050 0.607864 -4.679797 -0.666409 1.397103 0.159004 1.184423 -0.517672 -0.210528 -1.758995 1.847916 0.825358 1.678403 1.974214 -0.236945
wb_dma_ch_sel/reg_ndnr 3.378013 -0.019433 0.890569 1.431891 1.670136 3.798102 1.971627 -0.294210 -1.521951 0.074889 0.316648 0.949356 2.548209 -0.819172 -0.870554 0.193159 4.254663 0.941894 2.266583 -2.102853
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_sel/reg_txsz 2.602759 0.789173 0.490199 1.198062 3.038217 1.200644 -1.416217 -0.856452 0.487213 0.028895 0.223389 0.529044 2.373422 -4.222144 0.219899 -0.630897 1.656476 -2.307203 1.983495 0.075846
wb_dma_rf/always_1/case_1/stmt_10 0.673910 -1.027337 1.304548 1.835494 1.020849 0.148554 -0.372946 -1.598872 1.674796 -3.335532 3.770626 -2.702716 0.094985 0.697096 1.404646 -0.561430 0.457573 -1.004983 0.590245 1.665026
wb_dma_ch_pri_enc/inst_u28 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u29 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_de_adr1 -1.018507 -1.964429 1.543221 2.451095 0.949542 0.936046 2.527063 -0.209426 1.084950 0.277519 1.766660 0.378454 1.108703 -1.054637 -0.386433 -0.135700 1.133044 0.739692 0.647550 -1.661897
wb_dma_ch_arb/always_2/block_1/case_1 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_de/always_18/stmt_1/expr_1 -1.045153 0.068780 0.077478 4.249544 -1.680049 0.395639 -0.558386 -1.450050 -2.412616 -0.171651 3.831064 -1.777439 2.572198 3.437727 -1.422417 2.269442 2.109085 -0.959075 1.512294 -0.111139
wb_dma_ch_arb/always_1/if_1 2.192289 0.482024 -0.522226 -1.832237 -0.798805 1.069726 3.373771 0.929053 -0.528145 -1.871536 0.381968 2.836237 2.344234 -1.526458 -1.210742 -0.956286 4.290277 2.475922 0.726589 -3.248370
wb_dma_ch_pri_enc/inst_u20 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u21 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u22 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u23 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u24 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u25 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u26 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_pri_enc/inst_u27 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/wire_dma_busy 0.628083 2.096871 2.774487 -0.976687 3.853752 0.612266 0.628992 -0.558835 4.109219 1.704956 -1.750325 -2.461170 -2.801552 -1.664427 -2.361540 1.640864 -1.998510 -2.910833 -1.388840 -3.437889
wb_dma_ch_sel/reg_ack_o 1.707299 2.891073 0.816246 -1.513130 -1.097389 1.031186 -0.518138 -5.499653 1.217219 -0.062079 0.553779 -0.390468 0.310818 1.140831 -1.677382 2.797454 1.097606 0.801543 2.678499 1.801187
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_rf/reg_csr_r 2.835675 2.623607 1.918575 -2.265002 -1.360847 -2.696575 -1.764632 -0.467822 0.386143 -0.578258 -1.172101 4.614967 -4.297055 1.397417 -0.048242 -0.223892 -1.189342 -1.397799 1.029037 0.390763
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.881364 -1.473048 1.126207 -1.470731 0.317434 0.313502 -0.548053 4.032104 0.878579 -0.773737 0.318080 -0.004631 -1.841238 5.812205 0.879510 1.055790 0.028679 -0.149207 1.521730 -2.279184
assert_wb_dma_ch_sel 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_rf/always_27/stmt_1/expr_1 5.770813 2.812976 -0.990536 -2.718099 0.070511 -0.196999 -2.401541 -0.141479 0.344523 -1.259632 -2.502223 1.817921 1.225689 -0.059797 0.077749 2.484667 1.661389 -0.317609 0.992471 0.009135
wb_dma_ch_sel/inst_ch2 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_ch_sel/assign_122_valid 4.381966 0.572843 1.471627 -1.299709 0.523720 1.387618 -1.516915 1.324887 0.623850 0.453423 -1.124280 0.181162 -0.680733 2.809987 -0.187209 2.108483 1.322332 -1.425963 1.685388 -1.291780
wb_dma_rf/wire_dma_abort 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_de/assign_67_dma_done_all/expr_1 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
wb_dma_de/always_4/if_1/cond 4.175421 -0.150845 1.389381 0.204368 2.669808 0.432993 -1.923661 1.724089 1.579215 -0.228390 -0.384632 2.836225 -1.021475 -0.700080 1.026729 0.474300 -0.587215 -1.571673 1.829328 -1.551977
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.451018 -4.784346 0.019992 2.837750 1.063328 0.668512 2.422186 1.370472 2.047447 0.668135 0.622406 0.000119 4.101547 -0.462710 1.151358 1.004641 0.311767 2.660039 1.152256 -0.180232
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.104773 -0.668866 -2.213013 -5.614031 -0.053857 -1.201514 2.819432 -2.349496 1.322050 -3.309109 0.343866 -0.733299 2.041027 1.403053 -0.049561 -1.789413 2.573923 2.841725 -1.023284 -0.446425
wb_dma_ch_sel/assign_156_req_p0 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
assert_wb_dma_ch_arb/input_advance 3.207889 -2.294556 1.326284 1.551777 2.245726 0.969926 0.259265 4.821854 0.093493 -1.123673 0.870221 0.615973 -0.024271 3.410513 1.451873 -0.041776 0.428397 -0.312864 1.773019 -2.141371
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.594877 0.190240 1.190727 -1.306955 -1.597176 -0.467616 -0.503659 -0.007474 1.506694 -1.194902 1.646453 -0.719554 -2.005172 4.501523 -0.228309 1.859848 -0.210004 0.021762 1.132455 -0.576385
wb_dma_ch_rf/reg_ch_tot_sz_r 1.854204 0.341340 1.532007 3.501909 4.379486 2.210730 -0.655788 0.564614 0.197341 2.525502 -2.127297 -3.459890 2.819887 -2.583704 -0.504976 1.409186 1.302286 -3.303294 0.709912 -0.073012
wb_dma_ch_rf/wire_ch_adr0 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_ch_rf/wire_ch_adr1 0.142098 -1.036373 2.748487 2.574550 -0.007215 -1.182009 1.648186 -0.257494 2.118177 -2.829007 3.934572 -1.587830 2.918630 -1.276964 0.313165 -1.274315 3.577744 -2.295027 0.871216 0.846080
wb_dma/wire_ch0_adr0 0.213512 -1.207209 0.452926 -2.316960 -2.019486 0.584958 -1.667517 -0.699057 0.416416 0.833109 1.499168 -1.477763 -2.622861 7.045617 -0.056912 1.256286 -1.033821 0.113020 1.166980 0.721208
wb_dma/wire_ch0_adr1 0.037692 -0.679008 1.325959 3.028600 -0.757283 -0.693902 0.443903 1.564535 0.316225 -2.436989 2.939759 -1.774275 1.321146 2.323075 0.277101 1.242068 1.138919 -1.022566 0.499548 0.068376
wb_dma_ch_pri_enc/wire_pri24_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma/input_dma_rest_i -1.627897 -0.597463 1.230200 0.671905 -0.530045 0.676042 1.493088 -4.125144 1.504217 2.529050 0.741601 1.433872 -1.143090 1.027340 -1.794603 2.014886 -1.594721 2.206245 1.360727 -0.559810
wb_dma_inc30r/assign_1_out -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_sel/assign_133_req_p0 3.640098 1.266868 1.384983 -0.562839 -0.886809 1.546862 1.405052 4.444215 -1.822992 -2.085896 0.232158 -0.823240 0.699652 1.087973 -1.138698 -0.834930 4.496356 -2.296624 -0.191607 -2.456283
wb_dma_ch_rf/always_23 -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_inc30r/reg_out_r -1.616949 -6.063959 1.062498 2.117779 -1.053276 2.138925 0.661271 2.445756 3.098826 2.008706 0.736784 -3.923245 3.141551 -0.644245 1.655072 1.988162 1.018874 0.083342 0.921224 0.512450
wb_dma/wire_pointer2 0.187547 0.321185 1.362074 -0.627655 -1.221097 0.451134 -0.756057 -3.956800 1.288709 -0.955624 2.815995 0.692082 -1.418273 1.160398 0.031346 0.343869 0.129067 0.201430 2.161080 1.599394
wb_dma/wire_pointer3 0.569764 1.515383 1.910278 -0.371315 -1.067917 1.540551 0.750376 -4.712444 0.658467 1.229534 0.639943 2.148729 -2.475520 0.641754 -1.940128 1.991618 0.578982 1.140813 1.343834 -1.168496
wb_dma/wire_pointer0 1.558176 -0.711228 2.288150 0.618489 0.171891 2.286551 2.307216 -2.128113 1.297139 0.054100 1.977390 1.912294 1.094553 -1.569834 -1.294078 0.481745 3.828624 0.568481 2.074426 -2.849059
wb_dma/wire_pointer1 2.789526 0.605983 1.949978 0.065226 0.182141 2.356808 0.051466 -2.623679 1.075444 -0.648310 1.820188 1.714284 -0.877487 0.463999 -0.703113 1.673053 1.847524 0.458107 2.684134 -1.584606
wb_dma/wire_mast0_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_rf/always_26 5.539748 2.245358 -1.140196 -1.858784 0.065398 -0.725326 -1.695204 -0.869282 0.960118 -3.579381 -2.574245 1.116467 0.827447 -1.650611 1.684977 2.820677 1.147712 0.909487 -0.572920 1.031215
wb_dma_de/always_23/block_1/case_1/block_5 1.442313 -4.267645 0.344250 -3.198571 2.749835 1.711655 -0.579210 -1.816494 0.623423 5.484011 -3.449286 3.927741 -0.366818 -0.334185 1.803466 -1.798785 0.965386 1.428582 1.327224 -1.377341
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.415637 1.097351 1.131108 -0.971977 -0.254355 0.098321 -1.202268 2.555456 -0.009153 -1.306609 -0.145934 -0.195364 0.628477 3.332566 -0.118286 1.542802 2.353087 -1.952760 1.483899 -0.864368
wb_dma_ch_rf/wire_ch_am0_we -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma_ch_rf/always_25 0.009213 -3.266378 0.568093 0.836293 -0.386701 -1.037387 0.056296 -0.344983 4.241492 -1.364634 -0.124211 -1.211197 1.092022 -0.652268 2.240380 3.505454 -0.537941 1.659616 -0.708610 -0.027305
wb_dma/wire_dma_rest -1.627897 -0.597463 1.230200 0.671905 -0.530045 0.676042 1.493088 -4.125144 1.504217 2.529050 0.741601 1.433872 -1.143090 1.027340 -1.794603 2.014886 -1.594721 2.206245 1.360727 -0.559810
wb_dma_wb_mast/input_mast_adr -0.330566 -2.334132 0.468717 2.985597 -0.860372 0.687789 2.006109 2.849598 -0.864919 -1.524391 2.612069 -1.303126 1.900187 3.581883 0.299794 0.292853 1.060874 1.168118 0.708087 -0.182813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.039577 -0.552600 1.184510 -2.323616 -2.121037 3.435245 0.362008 -2.761411 1.143082 -1.134013 2.150419 0.671829 -2.536583 -0.427302 -0.619167 1.359374 2.721594 1.270386 0.690503 -3.658765
wb_dma_ch_sel/always_44/case_1 -1.808428 0.182707 2.031375 -2.889189 -3.408707 -0.104955 0.826835 -0.457363 1.519926 -0.661943 1.355559 -1.836187 -2.830104 2.787903 -0.770717 1.307465 1.471383 -0.052358 0.983992 -1.662808
wb_dma/wire_ch0_am0 -0.347026 -3.667830 0.360592 0.662063 0.075490 1.359285 -0.574847 0.498289 -0.156784 2.345145 1.539114 0.417858 -0.861604 5.078067 0.534874 -0.110854 -1.463409 0.842809 1.164840 0.045310
wb_dma/wire_ch0_am1 0.006182 -3.025362 -0.056168 0.983877 -0.542257 -0.234415 -0.434974 -0.242406 3.110127 0.675371 0.025423 -0.337375 2.077956 0.651980 0.811708 3.913688 -0.248670 1.648902 0.662149 -0.944834
wb_dma_ch_rf/always_19/if_1 1.070689 -1.138521 1.515893 2.462675 1.812356 1.071496 -1.929156 0.736689 1.208034 1.191335 -0.844748 -1.377082 -1.335002 0.211297 1.001895 2.019768 -2.048640 -1.721454 -0.216253 0.453444
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.967173 -2.059224 1.055327 -3.327733 -2.816144 0.766229 0.014382 0.273835 1.193869 1.316463 0.381205 -0.872222 -3.442416 4.983526 -0.224673 1.167172 0.059240 0.679762 -0.345015 -1.986417
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.960037 -1.731151 1.497648 0.280127 -0.317956 -1.605651 -1.352162 -0.812512 -3.911457 3.805723 -0.199157 5.457376 -1.604217 3.086895 -0.277303 -2.663196 3.584188 -4.451123 -2.078792 -1.599972
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.945136 -0.252441 -0.406406 2.713964 -1.114568 1.004030 -0.853458 -3.249144 -2.040925 1.609682 3.507633 -0.989836 1.374068 3.528787 -1.776268 1.932304 0.967187 -0.006795 2.288274 -0.714188
wb_dma_de/always_3/if_1 -0.454688 -3.284603 0.398935 3.270137 -0.201855 -0.749400 2.130697 1.652354 1.854461 -0.711845 1.639888 -0.685956 4.958440 0.239081 0.546700 1.635975 1.594249 1.276937 0.917375 0.017611
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_16_ch_adr1_we -0.175980 -0.355934 1.985569 3.354119 -0.293747 -0.941679 1.778349 0.532310 1.074496 -2.052791 3.026088 -0.983586 2.907892 -0.618520 -0.629536 0.746078 3.013386 -1.487065 0.566760 -0.914453
wb_dma_wb_if/wire_wbm_data_o -3.787354 -4.326452 1.549019 1.978364 1.615521 -0.793303 2.667023 1.694970 2.522831 0.423963 3.586877 -2.415955 0.086382 2.735339 0.077018 -0.779270 -2.878331 0.568843 1.312738 -1.030583
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_ch_sel/always_2/stmt_1/expr_1 4.234098 -1.385561 1.633546 1.590326 2.200036 2.119277 0.720890 3.551559 0.037939 -1.034293 0.791910 1.244578 0.596802 1.992143 0.521479 0.722740 1.986535 -0.135592 2.135096 -3.174342
wb_dma_ch_sel/always_48/case_1/stmt_1 2.408626 0.771328 0.568937 -1.023125 -1.043776 2.269983 4.601897 0.506522 -0.517002 -0.989617 -0.839986 0.606353 2.848762 -0.188339 -1.999478 0.839816 5.099447 2.795489 0.403980 -2.668588
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
assert_wb_dma_ch_arb/input_grant0 3.207889 -2.294556 1.326284 1.551777 2.245726 0.969926 0.259265 4.821854 0.093493 -1.123673 0.870221 0.615973 -0.024271 3.410513 1.451873 -0.041776 0.428397 -0.312864 1.773019 -2.141371
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_pri_enc/wire_pri18_out 2.001035 0.231400 1.271223 -0.025259 1.302583 0.862108 -0.688202 -2.054991 1.914528 -0.824582 1.686944 3.473039 -1.699233 -1.671011 0.243903 0.335770 -0.376317 0.392520 2.209343 -1.536705
wb_dma_de/assign_6_adr0_cnt_next -1.174173 -4.392008 1.571716 1.286558 0.886425 1.133784 0.101632 1.187623 1.660874 2.466842 -1.497718 -0.301425 -2.066075 -0.039339 2.112602 1.683550 -1.153471 0.506826 -1.063266 -2.079395
wb_dma_ch_rf/reg_ch_err 3.517919 0.434031 0.341281 -2.635307 -0.142671 0.266691 -0.277716 0.448127 0.965398 -1.698764 1.295836 3.373668 -0.534149 1.277862 -0.008381 -0.054944 1.714535 0.650631 2.499020 -2.356287
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.779422 -0.671056 2.194177 1.779233 1.571148 2.703158 0.599092 -0.150449 1.163033 -0.465736 1.411290 1.361734 -0.773160 0.186446 -0.255456 1.872979 1.326188 0.333458 1.967114 -3.152971
wb_dma_wb_slv/input_wb_addr_i -0.700909 0.372323 -0.117679 -4.988670 1.163165 -3.750304 -0.570599 0.940642 2.536656 -3.428052 2.398484 1.855755 -1.177918 3.456702 3.316006 -4.442636 -3.110015 0.188031 2.557345 5.380050
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.266038 -1.653268 0.622249 1.403473 1.706782 -0.255389 -0.641820 -0.411741 1.928550 -0.631152 1.798589 2.256491 -1.646530 -1.371750 1.385021 -0.493540 -2.494645 0.513287 0.925934 -0.485974
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.055741 0.904636 1.200443 2.099242 2.412811 3.150142 -0.649418 -0.074786 -1.366673 0.929650 -1.180795 0.225357 0.929131 -0.107476 -0.234814 1.297407 1.474519 -0.846814 1.805693 -0.044812
