[N
24
19
8 iInstExt
10
10 ADDR_WIDTH
2
8 mux2t1_n
4
1 N
22
5 mixed
6
12 nbitregister
8
3 rtl
13
5 WIDTH
5
10 nbit_adder
18
9 structure
12
9 and_32bit
1
89 /home/anthonw/Desktop/CPRE_3810_B3/cpre3810-toolflowAgain/containers/sim_container_0/work
24
12 OUTPUT_TRACE
21
2 tb
17
15 riscv_processor
16
7 aluunit
9
10 DATA_WIDTH
15
9 xor_32bit
3
10 structural
7
3 mem
23
9 gCLK_HPER
11
10 pcregister
14
8 or_32bit
20
9 iInstAddr
]
[G
1
12
3
1
13
1
0
32
0
0 0
0
0
]
[G
1
21
22
1
24
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
7
8
1
10
1
0
10
0
0 0
0
0
]
[G
1
16
3
1
13
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
3
1
13
1
0
32
0
0 0
0
0
]
[G
1
21
22
1
23
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
21
22
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
8
1
9
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
13
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
2
0
0 0
0
0
]
[G
1
17
18
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
17
18
19
20
1
0
0
]
