<module close_brace=">" open_brace="&lt;" name="" version="1" hierarchy_delimiter="." root_context_id="vsl: mylib tri_state_buffer_tb schematic vl: hspice hspiceD schematic spice veriloga">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: mylib tri_state_buffer schematic vl: hspice hspiceD schematic spice veriloga" dst="tri_state_buffer"/>
<mapping src="vsl: mylib inverter schematic vl: hspice hspiceD schematic spice veriloga" dst="inverter"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib tri_state_buffer_tb schematic vl: hspice hspiceD schematic spice veriloga" dst="tri_state_buffer_tb"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="tri_state_buffer" dst="vsl: mylib tri_state_buffer schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inverter" dst="vsl: mylib inverter schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping src="tri_state_buffer_tb" dst="vsl: mylib tri_state_buffer_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: mylib tri_state_buffer schematic vl: hspice hspiceD schematic spice veriloga" dst="tri_state_buffer"/>
<mapping src="vsl: mylib inverter schematic vl: hspice hspiceD schematic spice veriloga" dst="inverter"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" dst="nmos"/>
<mapping src="vsl: mylib tri_state_buffer_tb schematic vl: hspice hspiceD schematic spice veriloga" dst="tri_state_buffer_tb"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="tri_state_buffer" dst="vsl: mylib tri_state_buffer schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="inverter" dst="vsl: mylib inverter schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping src="tri_state_buffer_tb" dst="vsl: mylib tri_state_buffer_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>tri_state_buffer_tb</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
