# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-59383-ip-172-31-27-236.ap-northeast-1.compute.internal/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    set rt::partid xcvu9p-flgb2104-2-i

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common_vhdl.tcl
    set rt::defaultWorkLibName xil_defaultlib

    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include {
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/src_register_slice/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/dest_register_slice/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/axi_register_slice/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_0/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/axi_register_slice_light/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/interfaces
  } -define XSDB_SLV_DIS {
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/sh_ddr/synth/ccf_ctl.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/cl/mycl/build/src_post_encryption/cl_hello_world.sv
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/sh_ddr/synth/flop_ccf.sv
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/sh_ddr/synth/sh_ddr.sv
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/sh_ddr/synth/sync.v
      /opt/Xilinx/SDx/2017.1.op/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /opt/Xilinx/SDx/2017.1.op/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog -include {
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/src_register_slice/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/dest_register_slice/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/axi_register_slice/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_0/hdl/verilog
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/axi_register_slice_light/hdl
    /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/interfaces
  } -define XSDB_SLV_DIS {
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/src_register_slice/hdl/axi_infrastructure_v1_1_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/src_register_slice/hdl/axi_register_slice_v2_1_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/src_register_slice/synth/src_register_slice.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/dest_register_slice/synth/dest_register_slice.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/axi_register_slice/synth/axi_register_slice.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/ltlib_v1_0_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/xsdbs_v1_0_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/xsdbm_v3_0_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/ila_v6_2_syn_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/synth/ila_vio_counter.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/hdl/xsdbm_v2_0_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/hdl/vio_v3_0_syn_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/vio_0/synth/vio_0.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_1/hdl/lut_buffer_v2_0_vl_rfs.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/bd_0/hdl/bd_a493.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_0/synth/ila_0.v
      /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/axi_register_slice_light/synth/axi_register_slice_light.v
    }
      rt::read_vhdl -lib blk_mem_gen_v8_3_6 /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
      rt::read_vhdl -lib fifo_generator_v13_1_4 /home/ahayashi/fpga-tutorials/waseda2018/project/deploy_cl_to_aws/hdk/common/shell_v071417d3/design/ip/ila_vio_counter/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
      rt::read_vhdl -lib xpm /opt/Xilinx/SDx/2017.1.op/Vivado/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-59383-ip-172-31-27-236.ap-northeast-1.compute.internal/realtime/cl_hello_world_synth.xdc
    rt::sdcChecksum
    set rt::top cl_hello_world
    set rt::ioInsertion false
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops false
    rt::set_parameter maxURamCascChainLength 2
# MODE: out_of_context
    rt::set_parameter webTalkPath {}
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-59383-ip-172-31-27-236.ap-northeast-1.compute.internal/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }

    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] && [info exists rt::doParallel] && $rt::doParallel} { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] && [info exists rt::doParallel] && $rt::doParallel} { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
