Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Oct  1 10:51:50 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------+
|      Characteristics      |                          Path #1                          |
+---------------------------+-----------------------------------------------------------+
| Requirement               | 10.000                                                    |
| Path Delay                | 6.809                                                     |
| Logic Delay               | 0.621(10%)                                                |
| Net Delay                 | 6.188(90%)                                                |
| Clock Skew                | 0.006                                                     |
| Slack                     | 2.796                                                     |
| Clock Uncertainty         | 0.035                                                     |
| Clock Relationship        | Safely Timed                                              |
| Clock Delay Group         | Same Clock                                                |
| Logic Levels              | 3                                                         |
| Routes                    | 3                                                         |
| Logical Path              | FDRE/C-(161)-LUT6-(1)-MUXF7-LUT6-(32)-RAMB18E2/DINBDIN[9] |
| Start Point Clock         | ap_clk                                                    |
| End Point Clock           | ap_clk                                                    |
| DSP Block                 | None                                                      |
| RAM Registers             | None-None                                                 |
| IO Crossings              | 0                                                         |
| SLR Crossings             | 0                                                         |
| PBlocks                   | 0                                                         |
| High Fanout               | 161                                                       |
| Dont Touch                | 0                                                         |
| Mark Debug                | 0                                                         |
| Start Point Pin Primitive | FDRE/C                                                    |
| End Point Pin Primitive   | RAMB18E2/DINBDIN[9]                                       |
| Start Point Pin           | trunc_ln212_reg_1594_reg[0]/C                             |
| End Point Pin             | ram_reg_bram_0/DINBDIN[9]                                 |
+---------------------------+-----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 | 2 |  3  |  7  |  8 |  9 | 10 | 11 | 12 | 20 | 21 | 22 | 23 | 24 | 25 |
+-----------------+-------------+----+---+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 38 | 3 | 657 | 133 | 11 | 14 |  9 | 15 |  1 |  2 | 19 | 45 | 33 | 18 |  2 |
+-----------------+-------------+----+---+-----+-----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


