digraph "" {
	RESET -> reset_int	 [weight=1.0];
	insert_error -> OVERFLOW_DATA	 [weight=19.0];
	insert_error -> TX_DATA_DEL14	 [weight=44.0];
	insert_error -> txstatplus_int	 [weight=1.0];
	frame_start_del -> load_CRC8	 [weight=1.0];
	append_end_frame -> insert_error	 [weight=7.0];
	append_end_frame -> set_pause_stats	 [weight=2.0];
	append_end_frame -> TX_DATA_DEL14	 [weight=1.0];
	append_end_frame -> TX_DATA_VALID_DEL14	 [weight=1.0];
	append_end_frame -> tx_undderrun_int	 [weight=2.0];
	append_end_frame -> TX_STATS_VALID	 [weight=1.0];
	shift_pause_data -> TX_DATA_REG	 [weight=1.0];
	TX_DATA_REG -> TX_DATA_DEL1	 [weight=1.0];
	TX_DATA_REG -> length_register	 [weight=2.0];
	set_pause_stats -> txstatplus_int	 [weight=5.0];
	FRAME_START -> frame_start_del	 [weight=1.0];
	FRAME_START -> shift_pause_data	 [weight=4.0];
	FRAME_START -> TX_DATA_REG	 [weight=13.0];
	FRAME_START -> shift_pause_valid	 [weight=4.0];
	FRAME_START -> shift_pause_valid_del	 [weight=7.0];
	FRAME_START -> pause_frame_counter	 [weight=1.0];
	FRAME_START -> load_CRC8	 [weight=1.0];
	FRAME_START -> TX_DATA_VALID_REG	 [weight=7.0];
	PAUSEVAL_DEL -> PAUSEVAL_DEL1	 [weight=1.0];
	read_ifg_int -> DELAY_ACK	 [weight=1.0];
	TX_DATA_DEL7 -> TX_DATA_DEL8	 [weight=1.0];
	TX_DATA_DEL6 -> TX_DATA_DEL7	 [weight=1.0];
	TX_DATA_DEL5 -> TX_DATA_DEL6	 [weight=1.0];
	FC_TX_PAUSEVALID -> store_pause_frame	 [weight=1.0];
	FC_TX_PAUSEVALID -> apply_pause_delay	 [weight=1.0];
	TX_DATA_DEL3 -> TX_DATA_DEL4	 [weight=1.0];
	shift_pause_valid -> shift_pause_valid_del	 [weight=2.0];
	TX_DATA_DEL1 -> TX_DATA_DEL2	 [weight=1.0];
	TX_ACK -> TX_DATA_REG	 [weight=2.0];
	TX_ACK -> FRAME_START	 [weight=2.0];
	TX_ACK -> store_pause_frame	 [weight=2.0];
	TX_ACK -> apply_pause_delay	 [weight=2.0];
	append_reg -> append_reg	 [weight=1.0];
	append_reg -> load_final_CRC	 [weight=1.0];
	TX_DATA_DEL9 -> TX_DATA_DEL10	 [weight=1.0];
	TX_DATA_DEL8 -> TX_DATA_DEL9	 [weight=1.0];
	final_byte_count -> insert_error	 [weight=9.0];
	final_byte_count -> final_byte_count	 [weight=1.0];
	final_byte_count -> txstatplus_int	 [weight=2.0];
	final_byte_count -> byte_count_stat	 [weight=1.0];
	shift_pause_valid_del -> TX_DATA_VALID_REG	 [weight=1.0];
	TX_DATA -> TX_DATA_VALID_DELAY	 [weight=1.0];
	PAUSE_FRAME_LENGTH -> TXD_PAUSE_DEL2	 [weight=1.0];
	PAUSEVAL_DEL2 -> set_pause_stats	 [weight=4.0];
	PAUSEVAL_DEL2 -> transmit_pause_frame	 [weight=2.0];
	PAUSEVAL_DEL1 -> PAUSEVAL_DEL2	 [weight=1.0];
	MAX_FRAME_SIZE -> insert_error	 [weight=2.0];
	OVERFLOW_DATA -> TX_DATA_DEL14	 [weight=1.0];
	TX_DATA_VALID_DEL5 -> TX_DATA_VALID_DEL6	 [weight=1.0];
	vlan_enabled_int -> MAX_FRAME_SIZE	 [weight=6.0];
	vlan_enabled_int -> txstatplus_int	 [weight=3.0];
	vlan_enabled_int -> length_register	 [weight=2.0];
	TX_DATA_VALID_DEL3 -> TX_DATA_VALID_DEL4	 [weight=1.0];
	reset_int -> insert_error	 [weight=8.0];
	reset_int -> frame_start_del	 [weight=2.0];
	reset_int -> append_end_frame	 [weight=2.0];
	reset_int -> shift_pause_data	 [weight=5.0];
	reset_int -> TX_DATA_REG	 [weight=14.0];
	reset_int -> set_pause_stats	 [weight=6.0];
	reset_int -> FRAME_START	 [weight=3.0];
	reset_int -> read_ifg_int	 [weight=2.0];
	reset_int -> TX_DATA_DEL7	 [weight=34.0];
	reset_int -> TX_DATA_DEL6	 [weight=34.0];
	reset_int -> TX_DATA_DEL5	 [weight=34.0];
	reset_int -> TX_DATA_DEL3	 [weight=34.0];
	reset_int -> shift_pause_valid	 [weight=5.0];
	reset_int -> TX_DATA_DEL1	 [weight=34.0];
	reset_int -> append_reg	 [weight=3.0];
	reset_int -> TX_DATA_DEL9	 [weight=34.0];
	reset_int -> TX_DATA_DEL8	 [weight=34.0];
	reset_int -> final_byte_count	 [weight=4.0];
	reset_int -> shift_pause_valid_del	 [weight=8.0];
	reset_int -> store_transmit_pause_value	 [weight=2.0];
	reset_int -> MAX_FRAME_SIZE	 [weight=7.0];
	reset_int -> OVERFLOW_DATA	 [weight=84.0];
	reset_int -> tx_data_int	 [weight=2.0];
	reset_int -> TX_DATA_VALID_DEL5	 [weight=14.0];
	reset_int -> vlan_enabled_int	 [weight=2.0];
	reset_int -> TX_DATA_VALID_DEL3	 [weight=14.0];
	reset_int -> transmit_pause_frame_del2	 [weight=2.0];
	reset_int -> store_tx_data	 [weight=3.0];
	reset_int -> TX_DATA_DEL13	 [weight=34.0];
	reset_int -> TX_DATA_DEL12	 [weight=34.0];
	reset_int -> TX_DATA_DEL11	 [weight=34.0];
	reset_int -> TX_DATA_DEL10	 [weight=34.0];
	reset_int -> append_start_pause	 [weight=2.0];
	reset_int -> TX_DATA_DEL15	 [weight=34.0];
	reset_int -> TX_DATA_DEL14	 [weight=177.0];
	reset_int -> append_start_pause_del	 [weight=2.0];
	reset_int -> transmit_pause_frame	 [weight=3.0];
	reset_int -> byte_count_reg	 [weight=2.0];
	reset_int -> TX_DATA_DEL2	 [weight=34.0];
	reset_int -> txstatplus_int	 [weight=11.0];
	reset_int -> TXC_PAUSE_DEL0	 [weight=1.0];
	reset_int -> TXC_PAUSE_DEL1	 [weight=2.0];
	reset_int -> TXC_PAUSE_DEL2	 [weight=2.0];
	reset_int -> load_final_CRC	 [weight=2.0];
	reset_int -> OVERFLOW_VALID	 [weight=13.0];
	reset_int -> store_pause_frame	 [weight=3.0];
	reset_int -> store_CRC64	 [weight=2.0];
	reset_int -> pause_frame_counter	 [weight=2.0];
	reset_int -> fcs_enabled_int	 [weight=2.0];
	reset_int -> apply_pause_delay	 [weight=3.0];
	reset_int -> transmit_pause_frame_del3	 [weight=2.0];
	reset_int -> length_register	 [weight=3.0];
	reset_int -> transmit_pause_frame_del	 [weight=2.0];
	reset_int -> TX_DATA_VALID_DEL14	 [weight=24.0];
	reset_int -> TX_DATA_VALID_DEL15	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL12	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL13	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL10	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL11	 [weight=14.0];
	reset_int -> reset_err_pause	 [weight=2.0];
	reset_int -> tx_undderrun_int	 [weight=3.0];
	reset_int -> jumbo_enabled_int	 [weight=2.0];
	reset_int -> load_CRC8	 [weight=2.0];
	reset_int -> transmit_pause_frame_valid	 [weight=2.0];
	reset_int -> TXD_PAUSE_DEL1	 [weight=2.0];
	reset_int -> TXD_PAUSE_DEL0	 [weight=1.0];
	reset_int -> TXD_PAUSE_DEL2	 [weight=2.0];
	reset_int -> TXD	 [weight=33.0];
	reset_int -> TXC	 [weight=13.0];
	reset_int -> TX_DATA_VALID_REG	 [weight=8.0];
	reset_int -> TX_DATA_VALID_DEL4	 [weight=14.0];
	reset_int -> store_tx_data_valid	 [weight=3.0];
	reset_int -> TX_DATA_VALID_DEL6	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL7	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL1	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL2	 [weight=14.0];
	reset_int -> start_CRC8	 [weight=2.0];
	reset_int -> TX_DATA_VALID_DEL8	 [weight=14.0];
	reset_int -> TX_DATA_VALID_DEL9	 [weight=14.0];
	reset_int -> START_CRC8_DEL	 [weight=2.0];
	reset_int -> DELAY_ACK	 [weight=3.0];
	reset_int -> tx_enabled_int	 [weight=2.0];
	reset_int -> TX_DATA_DEL4	 [weight=34.0];
	reset_int -> reset_tx_int	 [weight=2.0];
	transmit_pause_frame_del2 -> transmit_pause_frame_del3	 [weight=1.0];
	transmit_pause_frame_del2 -> load_CRC8	 [weight=1.0];
	store_tx_data -> tx_data_int	 [weight=1.0];
	store_tx_data -> store_tx_data	 [weight=1.0];
	TX_DATA_DEL13 -> TX_DATA_DEL14	 [weight=33.0];
	TX_DATA_DEL12 -> TX_DATA_DEL13	 [weight=1.0];
	TX_DATA_DEL11 -> TX_DATA_DEL12	 [weight=1.0];
	TX_DATA_DEL10 -> TX_DATA_DEL11	 [weight=1.0];
	append_start_pause -> TX_DATA_REG	 [weight=2.0];
	append_start_pause -> append_start_pause_del	 [weight=1.0];
	TX_DATA_DEL15 -> TXD	 [weight=1.0];
	TX_DATA_DEL14 -> TX_DATA_DEL15	 [weight=1.0];
	CRC_OUT -> OVERFLOW_DATA	 [weight=5.0];
	CRC_OUT -> TX_DATA_DEL14	 [weight=17.0];
	transmit_pause_frame -> shift_pause_data	 [weight=4.0];
	transmit_pause_frame -> shift_pause_valid	 [weight=4.0];
	transmit_pause_frame -> shift_pause_valid_del	 [weight=7.0];
	transmit_pause_frame -> append_start_pause	 [weight=1.0];
	transmit_pause_frame -> pause_frame_counter	 [weight=1.0];
	transmit_pause_frame -> transmit_pause_frame_del	 [weight=1.0];
	transmit_pause_frame -> reset_err_pause	 [weight=1.0];
	transmit_pause_frame -> transmit_pause_frame_valid	 [weight=1.0];
	transmit_pause_frame -> byte_count_stat	 [weight=2.0];
	byte_count_reg -> final_byte_count	 [weight=1.0];
	TX_DATA_DEL2 -> TX_DATA_DEL3	 [weight=1.0];
	TX_DATA_DEL2 -> store_tx_data	 [weight=1.0];
	TX_DATA_VALID -> TX_DATA_VALID_REG	 [weight=2.0];
	txstatplus_int -> TXSTATREGPLUS	 [weight=1.0];
	load_final_CRC -> append_end_frame	 [weight=1.0];
	load_final_CRC -> OVERFLOW_DATA	 [weight=83.0];
	load_final_CRC -> TX_DATA_DEL14	 [weight=143.0];
	load_final_CRC -> txstatplus_int	 [weight=10.0];
	load_final_CRC -> OVERFLOW_VALID	 [weight=12.0];
	load_final_CRC -> TX_DATA_VALID_DEL14	 [weight=10.0];
	TX_START -> TX_DATA_VALID_REG	 [weight=4.0];
	TX_START -> TX_DATA_VALID_DELAY	 [weight=2.0];
	OVERFLOW_VALID -> TX_DATA_VALID_DEL14	 [weight=1.0];
	store_pause_frame -> DELAY_ACK	 [weight=1.0];
	CRC_32_64 -> store_CRC64	 [weight=1.0];
	pause_frame_counter -> shift_pause_data	 [weight=5.0];
	pause_frame_counter -> shift_pause_valid	 [weight=5.0];
	pause_frame_counter -> transmit_pause_frame	 [weight=1.0];
	pause_frame_counter -> pause_frame_counter	 [weight=1.0];
	fcs_enabled_int -> MAX_FRAME_SIZE	 [weight=6.0];
	fcs_enabled_int -> OVERFLOW_DATA	 [weight=71.0];
	fcs_enabled_int -> TX_DATA_DEL14	 [weight=142.0];
	fcs_enabled_int -> OVERFLOW_VALID	 [weight=6.0];
	fcs_enabled_int -> TX_DATA_VALID_DEL14	 [weight=9.0];
	apply_pause_delay -> DELAY_ACK	 [weight=2.0];
	transmit_pause_frame_del3 -> load_CRC8	 [weight=1.0];
	length_register -> insert_error	 [weight=8.0];
	transmit_pause_frame_del -> transmit_pause_frame_del2	 [weight=1.0];
	transmit_pause_frame_del -> append_start_pause	 [weight=1.0];
	transmit_pause_frame_del -> reset_err_pause	 [weight=1.0];
	transmit_pause_frame_del -> transmit_pause_frame_valid	 [weight=1.0];
	transmit_pause_frame_del -> TX_DATA_VALID_REG	 [weight=2.0];
	FC_TX_PAUSEDATA -> store_pause_frame	 [weight=1.0];
	TX_IFG_DELAY -> DELAY_ACK	 [weight=1.0];
	TX_CFG_REG_VALID -> read_ifg_int	 [weight=1.0];
	TX_CFG_REG_VALID -> vlan_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALID -> fcs_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALID -> jumbo_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALID -> tx_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALID -> reset_tx_int	 [weight=1.0];
	TX_DATA_VALID_DEL14 -> TX_DATA_VALID_DEL15	 [weight=1.0];
	TX_DATA_VALID_DEL15 -> TXC	 [weight=1.0];
	TX_DATA_VALID_DEL12 -> TX_DATA_VALID_DEL13	 [weight=1.0];
	TX_DATA_VALID_DEL13 -> OVERFLOW_DATA	 [weight=83.0];
	TX_DATA_VALID_DEL13 -> TX_DATA_DEL14	 [weight=142.0];
	TX_DATA_VALID_DEL13 -> OVERFLOW_VALID	 [weight=12.0];
	TX_DATA_VALID_DEL13 -> TX_DATA_VALID_DEL14	 [weight=10.0];
	TX_DATA_VALID_DEL10 -> TX_DATA_VALID_DEL11	 [weight=1.0];
	TX_DATA_VALID_DEL11 -> TX_DATA_VALID_DEL12	 [weight=1.0];
	reset_err_pause -> insert_error	 [weight=7.0];
	TX_UNDERRUN -> tx_undderrun_int	 [weight=1.0];
	FC_TRANS_PAUSEDATA -> store_transmit_pause_value	 [weight=1.0];
	FC_TRANS_PAUSEDATA -> TXD_PAUSE_DEL2	 [weight=1.0];
	tx_undderrun_int -> insert_error	 [weight=6.0];
	SOURCE_ADDR -> TXD_PAUSE_DEL1	 [weight=1.0];
	jumbo_enabled_int -> MAX_FRAME_SIZE	 [weight=4.0];
	MIN_FRAME_SIZE -> insert_error	 [weight=3.0];
	load_CRC8 -> insert_error	 [weight=6.0];
	load_CRC8 -> append_reg	 [weight=1.0];
	load_CRC8 -> final_byte_count	 [weight=3.0];
	load_CRC8 -> tx_data_int	 [weight=1.0];
	load_CRC8 -> store_tx_data	 [weight=2.0];
	load_CRC8 -> store_CRC64	 [weight=1.0];
	load_CRC8 -> store_tx_data_valid	 [weight=2.0];
	FC_TRANS_PAUSEVAL -> PAUSEVAL_DEL	 [weight=1.0];
	FC_TRANS_PAUSEVAL -> store_transmit_pause_value	 [weight=1.0];
	FC_TRANS_PAUSEVAL -> TXC_PAUSE_DEL1	 [weight=1.0];
	FC_TRANS_PAUSEVAL -> TXC_PAUSE_DEL2	 [weight=1.0];
	FC_TRANS_PAUSEVAL -> TXD_PAUSE_DEL1	 [weight=1.0];
	FC_TRANS_PAUSEVAL -> TXD_PAUSE_DEL2	 [weight=1.0];
	TX_CFG_REG_VALUE -> read_ifg_int	 [weight=1.0];
	TX_CFG_REG_VALUE -> vlan_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALUE -> fcs_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALUE -> jumbo_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALUE -> tx_enabled_int	 [weight=1.0];
	TX_CFG_REG_VALUE -> reset_tx_int	 [weight=1.0];
	transmit_pause_frame_valid -> TX_DATA_REG	 [weight=3.0];
	TXD_PAUSE_DEL1 -> shift_pause_data	 [weight=1.0];
	TXD_PAUSE_DEL2 -> shift_pause_data	 [weight=1.0];
	TX_DATA_VALID_REG -> TX_DATA_REG	 [weight=9.0];
	TX_DATA_VALID_REG -> FRAME_START	 [weight=1.0];
	TX_DATA_VALID_REG -> TX_DATA_VALID_DEL1	 [weight=1.0];
	TX_DATA_VALID_DEL4 -> TX_DATA_VALID_DEL5	 [weight=1.0];
	store_tx_data_valid -> store_tx_data_valid	 [weight=1.0];
	store_tx_data_valid -> start_CRC8	 [weight=1.0];
	TX_DATA_VALID_DEL6 -> TX_DATA_VALID_DEL7	 [weight=1.0];
	TX_DATA_VALID_DEL7 -> TX_DATA_VALID_DEL8	 [weight=1.0];
	byte_count_stat -> txstatplus_int	 [weight=1.0];
	TX_DATA_VALID_DEL1 -> TX_DATA_VALID_DEL2	 [weight=1.0];
	TX_DATA_VALID_DEL2 -> TX_DATA_VALID_DEL3	 [weight=1.0];
	TX_DATA_VALID_DEL2 -> store_tx_data_valid	 [weight=1.0];
	start_CRC8 -> final_byte_count	 [weight=1.0];
	start_CRC8 -> START_CRC8_DEL	 [weight=1.0];
	TX_DATA_VALID_DEL8 -> TX_DATA_VALID_DEL9	 [weight=1.0];
	TX_DATA_VALID_DEL9 -> TX_DATA_VALID_DEL10	 [weight=1.0];
	BYTE_COUNTER -> TX_DATA_REG	 [weight=10.0];
	BYTE_COUNTER -> FRAME_START	 [weight=1.0];
	BYTE_COUNTER -> final_byte_count	 [weight=2.0];
	BYTE_COUNTER -> byte_count_reg	 [weight=1.0];
	BYTE_COUNTER -> length_register	 [weight=3.0];
	BYTE_COUNTER -> TX_DATA_VALID_REG	 [weight=9.0];
	TX_DATA_DEL4 -> TX_DATA_DEL5	 [weight=1.0];
	TX_DATA_VALID_DELAY -> TX_DATA_REG	 [weight=10.0];
}
