{"vcs1":{"timestamp_begin":1759388700.095202276, "rt":0.87, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1759388701.022223935, "rt":0.61, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759388701.678790934, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759388699.805003327}
{"VCS_COMP_START_TIME": 1759388699.805003327}
{"VCS_COMP_END_TIME": 1759388702.665575793}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog4 +notimingcheck"}
{"vcs1": {"peak_mem": 368512}}
{"vcselab": {"peak_mem": 229952}}
