Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Projects/RTC_2/TB_digi_clk_isim_beh.exe -prj C:/Projects/RTC_2/TB_digi_clk_beh.prj work.TB_digi_clk 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projects/RTC_2/VGA.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/ctrl_types_pkg.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/Clock.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/top_digi_clk.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/TB_digi_clk.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package ctrl_types_pkg
Compiling package numeric_std
Compiling architecture behavioral of entity digi_clk [digi_clk_default]
Compiling architecture vga_driver of entity vga_driver [vga_driver_default]
Compiling architecture behavioral of entity top_digi_clk [top_digi_clk_default]
Compiling architecture behavior of entity tb_digi_clk
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Projects/RTC_2/TB_digi_clk_isim_beh.exe
Fuse Memory Usage: 52728 KB
Fuse CPU Usage: 890 ms
