// Seed: 2862081546
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    output supply0 id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    output tri0 id_11,
    output uwire id_12,
    input wor id_13,
    output supply0 id_14,
    input wor id_15,
    output tri id_16,
    output wire id_17
);
  assign id_1 = 1;
  id_19(
      id_3
  );
  logic id_20;
  wire  id_21;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
    , id_7,
    output tri0 id_2,
    output wor id_3,
    input uwire id_4 id_8,
    output wire id_5
);
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_0,
      id_0,
      id_4,
      id_5,
      id_5,
      id_4,
      id_3,
      id_0,
      id_2,
      id_8
  );
  assign modCall_1.id_4 = 0;
  assign id_9 = 1;
endmodule
