{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605798563606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605798563619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:09:23 2020 " "Processing started: Thu Nov 19 21:09:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605798563619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798563619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798563619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605798564026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605798564026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605798575698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575698 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1605798575700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605798575700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srt.v 1 1 " "Found 1 design units, including 1 entities, in source file srt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srt " "Found entity 1: srt" {  } { { "srt.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605798575703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605798575705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605798575707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.v 1 1 " "Found 1 design units, including 1 entities, in source file ex1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605798575710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1 " "Elaborating entity \"ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605798575739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add " "Elaborating entity \"add\" for hierarchy \"add:add\"" {  } { { "ex1.v" "add" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605798575741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:sub " "Elaborating entity \"sub\" for hierarchy \"sub:sub\"" {  } { { "ex1.v" "sub" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605798575742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srt srt:srt " "Elaborating entity \"srt\" for hierarchy \"srt:srt\"" {  } { { "ex1.v" "srt" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605798575744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux " "Elaborating entity \"mux\" for hierarchy \"mux:mux\"" {  } { { "ex1.v" "mux" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605798575746 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(8) " "Verilog HDL Case Statement warning at mux.v(8): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1605798575747 "|ex1|mux:mux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux.v(7) " "Verilog HDL Always Construct warning at mux.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605798575747 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux.v(7) " "Inferred latch for \"out\[0\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575747 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux.v(7) " "Inferred latch for \"out\[1\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575747 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux.v(7) " "Inferred latch for \"out\[2\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux.v(7) " "Inferred latch for \"out\[3\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux.v(7) " "Inferred latch for \"out\[4\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux.v(7) " "Inferred latch for \"out\[5\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux.v(7) " "Inferred latch for \"out\[6\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux.v(7) " "Inferred latch for \"out\[7\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux.v(7) " "Inferred latch for \"out\[8\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux.v(7) " "Inferred latch for \"out\[9\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux.v(7) " "Inferred latch for \"out\[10\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux.v(7) " "Inferred latch for \"out\[11\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux.v(7) " "Inferred latch for \"out\[12\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux.v(7) " "Inferred latch for \"out\[13\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux.v(7) " "Inferred latch for \"out\[14\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux.v(7) " "Inferred latch for \"out\[15\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux.v(7) " "Inferred latch for \"out\[16\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux.v(7) " "Inferred latch for \"out\[17\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux.v(7) " "Inferred latch for \"out\[18\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux.v(7) " "Inferred latch for \"out\[19\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux.v(7) " "Inferred latch for \"out\[20\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux.v(7) " "Inferred latch for \"out\[21\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux.v(7) " "Inferred latch for \"out\[22\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux.v(7) " "Inferred latch for \"out\[23\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux.v(7) " "Inferred latch for \"out\[24\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux.v(7) " "Inferred latch for \"out\[25\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux.v(7) " "Inferred latch for \"out\[26\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux.v(7) " "Inferred latch for \"out\[27\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux.v(7) " "Inferred latch for \"out\[28\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux.v(7) " "Inferred latch for \"out\[29\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux.v(7) " "Inferred latch for \"out\[30\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux.v(7) " "Inferred latch for \"out\[31\]\" at mux.v(7)" {  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798575748 "|ex1|mux:mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605798576128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[0\] " "Latch mux:mux\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576133 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[1\] " "Latch mux:mux\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[2\] " "Latch mux:mux\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[3\] " "Latch mux:mux\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[4\] " "Latch mux:mux\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[5\] " "Latch mux:mux\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[6\] " "Latch mux:mux\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[7\] " "Latch mux:mux\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[8\] " "Latch mux:mux\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[9\] " "Latch mux:mux\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[10\] " "Latch mux:mux\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[11\] " "Latch mux:mux\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[12\] " "Latch mux:mux\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576134 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[13\] " "Latch mux:mux\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[14\] " "Latch mux:mux\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[15\] " "Latch mux:mux\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[16\] " "Latch mux:mux\|out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[17\] " "Latch mux:mux\|out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[18\] " "Latch mux:mux\|out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[19\] " "Latch mux:mux\|out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[20\] " "Latch mux:mux\|out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[21\] " "Latch mux:mux\|out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[22\] " "Latch mux:mux\|out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[23\] " "Latch mux:mux\|out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[24\] " "Latch mux:mux\|out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[25\] " "Latch mux:mux\|out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576135 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[26\] " "Latch mux:mux\|out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576136 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[27\] " "Latch mux:mux\|out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576136 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[28\] " "Latch mux:mux\|out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576136 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[29\] " "Latch mux:mux\|out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576136 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[30\] " "Latch mux:mux\|out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576136 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|out\[31\] " "Latch mux:mux\|out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "ex1.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1605798576136 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1605798576136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605798576430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605798577098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605798577098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605798577165 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605798577165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605798577165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605798577165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605798577183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 21:09:37 2020 " "Processing ended: Thu Nov 19 21:09:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605798577183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605798577183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605798577183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605798577183 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605798578758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605798578770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:09:38 2020 " "Processing started: Thu Nov 19 21:09:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605798578770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605798578770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605798578770 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605798578936 ""}
{ "Info" "0" "" "Project  = ex1" {  } {  } 0 0 "Project  = ex1" 0 0 "Fitter" 0 0 1605798578937 ""}
{ "Info" "0" "" "Revision = ex1" {  } {  } 0 0 "Revision = ex1" 0 0 "Fitter" 0 0 1605798578937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605798579020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605798579020 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ex1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605798579028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605798579068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605798579068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605798579256 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605798579262 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605798579402 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605798579402 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605798579406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605798579406 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605798579406 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605798579406 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605798579406 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605798579406 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605798579408 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "107 107 " "No exact pin location assignment(s) for 107 pins of 107 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605798579698 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1605798580219 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605798580220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605798580220 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605798580224 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1605798580224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605798580225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:mux\|WideOr0~1  " "Automatically promoted node mux:mux\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605798580252 ""}  } { { "mux.v" "" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605798580252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605798580684 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605798580684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605798580684 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605798580685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605798580686 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605798580686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605798580686 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605798580686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605798580687 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605798580687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605798580687 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "107 unused 2.5V 75 32 0 " "Number of I/O pins in group: 107 (unused VREF, 2.5V VCCIO, 75 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1605798580691 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1605798580691 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1605798580691 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605798580692 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1605798580692 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1605798580692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605798580843 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605798580846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605798582343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605798582473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605798582497 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605798584791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605798584791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605798585459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605798587039 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605798587039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605798587231 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605798587231 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605798587231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605798587234 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605798587459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605798587476 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605798587943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605798587943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605798588566 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605798589266 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/output_files/ex1.fit.smsg " "Generated suppressed messages file D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/output_files/ex1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605798589673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5835 " "Peak virtual memory: 5835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605798590196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 21:09:50 2020 " "Processing ended: Thu Nov 19 21:09:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605798590196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605798590196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605798590196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605798590196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605798591507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605798591517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:09:51 2020 " "Processing started: Thu Nov 19 21:09:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605798591517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605798591517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605798591517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605798591885 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605798593837 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605798594016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605798594997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 21:09:54 2020 " "Processing ended: Thu Nov 19 21:09:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605798594997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605798594997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605798594997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605798594997 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605798595652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605798596585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605798596602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:09:56 2020 " "Processing started: Thu Nov 19 21:09:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605798596602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605798596602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex1 -c ex1 " "Command: quartus_sta ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605798596602 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605798596777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605798596976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605798596976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605798597015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605798597015 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1605798597242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex1.sdc " "Synopsys Design Constraints File file not found: 'ex1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1605798597254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1605798597254 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name funct\[0\] funct\[0\] " "create_clock -period 1.000 -name funct\[0\] funct\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605798597255 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605798597255 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605798597256 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1605798597256 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605798597257 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605798597266 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798597267 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1605798597269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798597271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798597274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798597277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798597280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605798597280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798597281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798597281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 funct\[0\]  " "   -3.000              -3.000 funct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798597281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605798597281 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605798597292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605798597336 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605798598052 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1605798598144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605798598158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798598160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798598160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 funct\[0\]  " "   -3.000              -3.000 funct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798598160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605798598160 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605798598169 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1605798598323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605798598331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605798598331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798598333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798598333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 funct\[0\]  " "   -3.000              -3.000 funct\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605798598333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605798598333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605798599188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605798599192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605798599233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 21:09:59 2020 " "Processing ended: Thu Nov 19 21:09:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605798599233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605798599233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605798599233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605798599233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1605798600519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605798600536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:10:00 2020 " "Processing started: Thu Nov 19 21:10:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605798600536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605798600536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex1 -c ex1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605798600536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1605798601082 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1605798601127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex1.vo D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/ simulation " "Generated file ex1.vo in folder \"D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605798601312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605798601364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 21:10:01 2020 " "Processing ended: Thu Nov 19 21:10:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605798601364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605798601364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605798601364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605798601364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1605798602640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605798602651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 21:10:02 2020 " "Processing started: Thu Nov 19 21:10:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605798602651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1605798602651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex1 ex1 " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex1 ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1605798602651 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui ex1 ex1 " "Quartus(args): --block_on_gui ex1 ex1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1605798602651 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1605798602807 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1605798602895 ""}
{ "Warning" "0" "" "Warning: File ex1_run_msim_gate_verilog.do already exists - backing up current file as ex1_run_msim_gate_verilog.do.bak3" {  } {  } 0 0 "Warning: File ex1_run_msim_gate_verilog.do already exists - backing up current file as ex1_run_msim_gate_verilog.do.bak3" 0 0 "Shell" 0 0 1605798602991 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/ex1_run_msim_gate_verilog.do" {  } { { "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/ex1_run_msim_gate_verilog.do" "0" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/ex1_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/ex1_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1605798603006 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do ex1_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do ex1_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644857 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{ex1.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{ex1.vo\}" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" ex1.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" ex1.vo " 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module ex1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module ex1" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     ex1" {  } {  } 0 0 "ModelSim-Altera Info: #     ex1" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644858 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v\}" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v " 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module add" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module add" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     add" {  } {  } 0 0 "ModelSim-Altera Info: #     add" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v\}" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644859 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v " 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module mux" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module mux" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     mux" {  } {  } 0 0 "ModelSim-Altera Info: #     mux" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v\}" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:08 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v " 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module srt" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module srt" 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644860 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     srt" {  } {  } 0 0 "ModelSim-Altera Info: #     srt" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:08 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v\}" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v " 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module sub" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module sub" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     sub" {  } {  } 0 0 "ModelSim-Altera Info: #     sub" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:09 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:09 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v\}" 0 0 "Shell" 0 0 1605798644861 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v " 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module testbench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module testbench" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     testbench" {  } {  } 0 0 "ModelSim-Altera Info: #     testbench" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:09 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:09 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\\ CA/B20-01-CAl-labs/week12/ex1 \{D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v\}" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1\" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v " 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module ex1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module ex1" 0 0 "Shell" 0 0 1605798644862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     ex1" {  } {  } 0 0 "ModelSim-Altera Info: #     ex1" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:09 on Nov 19,2020, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:09 on Nov 19,2020, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  testbench" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" testbench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" testbench " 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:10:09 on Nov 19,2020" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.testbench" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.testbench" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v(11): Instantiation of 'alu' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v(11): Instantiation of 'alu' failed. The design unit was not found." 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1605798644863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./ex1_run_msim_gate_verilog.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./ex1_run_msim_gate_verilog.do PAUSED at line 17" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:10:43 on Nov 19,2020, Elapsed time: 0:00:34" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:10:43 on Nov 19,2020, Elapsed time: 0:00:34" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 1, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 1, Warnings: 0" 0 0 "Shell" 0 0 1605798644864 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1605798644966 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1605798644967 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1_nativelink_simulation.rpt" {  } { { "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1_nativelink_simulation.rpt" "0" { Text "D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1605798644967 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1605798644967 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605798644967 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 19 21:10:44 2020 " "Processing ended: Thu Nov 19 21:10:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605798644967 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605798644967 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605798644967 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1605798644967 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 85 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 85 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1605798645542 ""}
