# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:58:14 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:58:15 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

vsim work.tb_second_datapath -voptargs=+acc
# vsim work.tb_second_datapath -voptargs="+acc" 
# Start time: 14:58:25 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: second_datapath.vhd(127): (vopt-1549) At instance memg the actual expression and the port 'addr' of component 'work.datapath2(structural).mem' have different sizes:  ([32,10]).
#         Region: /tb_second_datapath/DUT/memg
# ** Error (suppressible): second_datapath.vhd(127): (vopt-1549) At instance memg the actual expression and the port 'addr' of entity 'work.mem' have different sizes:  ([32,10]).
#         Region: /tb_second_datapath/DUT/memg
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Error loading design
# End time: 14:58:26 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim work.tb_second_datapath -voptargs=+acc
# vsim work.tb_second_datapath -voptargs="+acc" 
# Start time: 15:16:20 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: second_datapath.vhd(127): (vopt-1549) At instance memg the actual expression and the port 'addr' of component 'work.datapath2(structural).mem' have different sizes:  ([32,10]).
#         Region: /tb_second_datapath/DUT/memg
# ** Error (suppressible): second_datapath.vhd(127): (vopt-1549) At instance memg the actual expression and the port 'addr' of entity 'work.mem' have different sizes:  ([32,10]).
#         Region: /tb_second_datapath/DUT/memg
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Error loading design
# End time: 15:16:20 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:16:22 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# ** Error: second_datapath.vhd(127): near "9:0)": (vcom-113) Mantissa part of based integer literal terminates with ')'; should be ':'.
# ** Error: second_datapath.vhd(127): Cannot resolve indexed name (type ieee.std_logic_1164.STD_ULOGIC) as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: second_datapath.vhd(139): VHDL Compiler exiting
# End time: 15:16:22 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:32:32 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 15:32:32 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 15:32:43 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: second_datapath.vhd(127): (vopt-1549) At instance dmem the actual expression and the port 'addr' of component 'work.datapath2(structural).mem' have different sizes:  ([32,10]).
#         Region: /tb_second_datapath/DUT/dmem
# ** Error (suppressible): second_datapath.vhd(127): (vopt-1549) At instance dmem the actual expression and the port 'addr' of entity 'work.mem' have different sizes:  ([32,10]).
#         Region: /tb_second_datapath/DUT/dmem
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Error loading design
# End time: 15:32:43 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:35:18 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:35:18 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 16:35:20 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
quit -sim
# End time: 16:38:19 on Feb 18,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 16:38:24 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 16:44:09 on Feb 18,2024, Elapsed time: 0:05:45
# Errors: 0, Warnings: 3
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:44:16 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:44:16 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 16:44:19 on Feb 18,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 16:46:52 on Feb 18,2024, Elapsed time: 0:02:33
# Errors: 0, Warnings: 4
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:46:54 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:46:55 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 16:46:57 on Feb 18,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 16:55:16 on Feb 18,2024, Elapsed time: 0:08:19
# Errors: 0, Warnings: 4
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 16:55:20 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 16:55:20 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 16:55:22 on Feb 18,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/ram
quit -sim
# End time: 16:56:40 on Feb 18,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 16:56:47 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/ram
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 17:09:47 on Feb 18,2024, Elapsed time: 0:13:00
# Errors: 0, Warnings: 3
vcom -2008 -work work *.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 17:11:03 on Feb 18,2024
# vcom -reportprogress 300 -2008 -work work AddSub_N.vhd andg2.vhd decoder5_32.vhd dffg.vhd dffg_N.vhd extender16t32.vhd first_datapath.vhd full_adder.vhd full_adder_N.vhd invg.vhd mem.vhd mux2t1.vhd mux2t1_N.vhd mux32t1.vhd my_package.vhd onesComp_N.vhd org2.vhd reg.vhd second_datapath.vhd tb_second_datapath.vhd xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub_N
# -- Compiling architecture structural of add_sub_N
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity decoder5_32
# -- Compiling architecture mixed of decoder5_32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity dffg_N
# -- Compiling architecture structural of dffg_N
# -- Compiling entity extender16t32
# -- Compiling architecture dataflow of extender16t32
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity full_adder_N
# -- Compiling architecture structural of full_adder_N
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Loading package my_package
# -- Compiling entity mux32t1
# -- Compiling architecture dataflow of mux32t1
# -- Compiling package my_package
# -- Compiling entity onesComp_N
# -- Compiling architecture structural of onesComp_N
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Loading package my_package
# -- Compiling entity reg
# -- Compiling architecture structural of reg
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 17:11:03 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:11:50 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
# ** UI-Msg (Error): (vsim-7) Failed to open mem file "dmem.hex" in read mode.
# No such file or directory. (errno = ENOENT)
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
run 800
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/ram
quit -sim
# End time: 17:14:21 on Feb 18,2024, Elapsed time: 0:02:31
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:14:30 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
run 1500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 17:32:25 on Feb 18,2024, Elapsed time: 0:17:55
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:32:35 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/q
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
run 4000
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/reg_mux/i_D1
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/i_rd_data
quit -sim
# End time: 17:39:17 on Feb 18,2024, Elapsed time: 0:06:42
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/second_datapath.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 17:39:27 on Feb 18,2024
# vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/second_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity datapath2
# -- Compiling architecture structural of datapath2
# End time: 17:39:27 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 17:39:27 on Feb 18,2024
# vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# End time: 17:39:27 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Error 31: Unable to unlink file "/home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/work/@_opt/.nfs0000000001abe36a000000ab".
# Error 31: Unable to unlink file "/home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/work/@_opt/.nfs0000000001abe2c0000000aa".
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:39:36 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-7) Failed to open  file "/home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/work/@_opt/_deps" in read mode.
# ** Warning: (vopt-56) Problem with optimized design dependency file "/home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/work/@_opt/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Fatal: (vopt-8) Problem while reading dependency file "_deps".
# No such file or directory. (errno = ENOENT)
# Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Error loading design
# End time: 17:39:37 on Feb 18,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:39:53 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/i_rd_data \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/q \
sim:/tb_second_datapath/DUT/dmem/ram
run 4000
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 17:40:49 on Feb 18,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:40:55 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/i_rd_data \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/q \
sim:/tb_second_datapath/DUT/dmem/ram
run 1500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 17:53:51 on Feb 18,2024, Elapsed time: 0:12:56
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 17:53:56 on Feb 18,2024
# vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# End time: 17:53:56 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 17:54:06 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/i_rd_data \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/q \
sim:/tb_second_datapath/DUT/dmem/ram
run 1500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
add wave -position insertpoint sim:/tb_second_datapath/DUT/regg/G_dffg_Nbit(1)/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_second_datapath/DUT/regg/G_dffg_Nbit(1)/*'.
quit -sim
# End time: 18:03:51 on Feb 18,2024, Elapsed time: 0:09:45
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:04:14 on Feb 18,2024
# vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# End time: 18:04:14 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 18:04:25 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/i_rd_data \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/q \
sim:/tb_second_datapath/DUT/dmem/ram
run 1500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 18:25:12 on Feb 18,2024, Elapsed time: 0:20:47
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:25:16 on Feb 18,2024
# vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# End time: 18:25:16 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 18:25:26 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/regg/i_rd_data \
sim:/tb_second_datapath/DUT/regg/o_rs_data \
sim:/tb_second_datapath/DUT/regg/o_rt_data
add wave -position insertpoint  \
sim:/tb_second_datapath/DUT/dmem/q \
sim:/tb_second_datapath/DUT/dmem/ram
run 4000
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 18:27:47 on Feb 18,2024, Elapsed time: 0:02:21
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 18:27:56 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
run 3000
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 18:45:47 on Feb 18,2024, Elapsed time: 0:17:51
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 18:45:53 on Feb 18,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
quit -sim
# End time: 18:45:58 on Feb 18,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 18:46:02 on Feb 18,2024
# vcom -reportprogress 300 -work work /home/dkearns/cpre381/Lab2/Lab2/MySecondMIPSDatapath/tb_second_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_second_datapath
# -- Compiling architecture behavior of tb_second_datapath
# End time: 18:46:02 on Feb 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_second_datapath
# vsim -voptargs="+acc" work.tb_second_datapath 
# Start time: 18:46:14 on Feb 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_second_datapath(behavior)#1
# Loading work.datapath2(structural)#1
# Loading work.my_package
# Loading work.reg(structural)#1
# Loading work.decoder5_32(mixed)#1
# Loading work.andg2(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mem(rtl)#1
# Loading work.extender16t32(dataflow)#1
add wave -position insertpoint  \
sim:/tb_second_datapath/gCLK_HPER \
sim:/tb_second_datapath/s_CLK \
sim:/tb_second_datapath/s_RST \
sim:/tb_second_datapath/s_reg_WE \
sim:/tb_second_datapath/s_mem_WE \
sim:/tb_second_datapath/s_i_adsb_C \
sim:/tb_second_datapath/s_i_ext_C \
sim:/tb_second_datapath/s_i_ALU_C \
sim:/tb_second_datapath/s_i_ld_C \
sim:/tb_second_datapath/s_o_C \
sim:/tb_second_datapath/s_i_rs_addrs \
sim:/tb_second_datapath/s_i_rt_addrs \
sim:/tb_second_datapath/s_i_rd_addrs \
sim:/tb_second_datapath/s_i_Imm \
sim:/tb_second_datapath/s_o_Sum \
sim:/tb_second_datapath/cCLK_PER
mem load -infile dmem.hex -format hex /tb_second_datapath/DUT/dmem/ram
run 2500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rs_bus
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_second_datapath/DUT/regg/rt_bus
quit -sim
# End time: 18:56:06 on Feb 18,2024, Elapsed time: 0:09:52
# Errors: 0, Warnings: 4
