// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hardware_encoding_assoc_lookup (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mem_upper_key_mem_address0,
        mem_upper_key_mem_ce0,
        mem_upper_key_mem_q0,
        mem_middle_key_mem_address0,
        mem_middle_key_mem_ce0,
        mem_middle_key_mem_q0,
        mem_lower_key_mem_address0,
        mem_lower_key_mem_ce0,
        mem_lower_key_mem_q0,
        mem_value_address0,
        mem_value_ce0,
        mem_value_q0,
        key,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] mem_upper_key_mem_address0;
output   mem_upper_key_mem_ce0;
input  [63:0] mem_upper_key_mem_q0;
output  [8:0] mem_middle_key_mem_address0;
output   mem_middle_key_mem_ce0;
input  [63:0] mem_middle_key_mem_q0;
output  [8:0] mem_lower_key_mem_address0;
output   mem_lower_key_mem_ce0;
input  [63:0] mem_lower_key_mem_q0;
output  [5:0] mem_value_address0;
output   mem_value_ce0;
input  [11:0] mem_value_q0;
input  [19:0] key;
output  [0:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mem_upper_key_mem_ce0;
reg mem_middle_key_mem_ce0;
reg mem_lower_key_mem_ce0;
reg mem_value_ce0;
reg[0:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [4:0] address_02_ph_reg_272;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln144_63_fu_1230_p2;
wire   [0:0] tmp_fu_1236_p3;
wire   [0:0] tmp_8_fu_1244_p3;
wire   [0:0] tmp_9_fu_1252_p3;
wire   [0:0] tmp_10_fu_1260_p3;
wire   [0:0] tmp_11_fu_1268_p3;
wire   [0:0] tmp_12_fu_1276_p3;
wire   [0:0] tmp_13_fu_1284_p3;
wire   [0:0] tmp_14_fu_1292_p3;
wire   [0:0] tmp_15_fu_1300_p3;
wire   [0:0] tmp_16_fu_1308_p3;
wire   [0:0] tmp_17_fu_1316_p3;
wire   [0:0] tmp_18_fu_1324_p3;
wire   [0:0] tmp_19_fu_1332_p3;
wire   [0:0] tmp_20_fu_1340_p3;
wire   [0:0] tmp_21_fu_1348_p3;
wire   [0:0] tmp_22_fu_1356_p3;
wire   [0:0] tmp_23_fu_1364_p3;
wire   [0:0] tmp_24_fu_1372_p3;
wire   [0:0] tmp_25_fu_1380_p3;
wire   [0:0] tmp_26_fu_1388_p3;
wire   [0:0] tmp_27_fu_1396_p3;
wire   [0:0] tmp_28_fu_1404_p3;
wire   [0:0] tmp_29_fu_1412_p3;
wire   [0:0] tmp_30_fu_1420_p3;
wire   [0:0] tmp_31_fu_1428_p3;
wire   [0:0] tmp_32_fu_1436_p3;
wire   [0:0] tmp_33_fu_1444_p3;
wire   [0:0] tmp_34_fu_1452_p3;
wire   [0:0] tmp_35_fu_1460_p3;
wire   [0:0] tmp_36_fu_1468_p3;
wire   [0:0] tmp_37_fu_1476_p3;
reg   [11:0] phi_ln169_reg_405;
reg   [0:0] hit_0_reg_416;
wire   [63:0] zext_ln140_fu_443_p1;
wire   [63:0] zext_ln141_fu_458_p1;
wire   [63:0] zext_ln142_fu_463_p1;
wire   [63:0] zext_ln157_fu_1484_p1;
wire   [1:0] trunc_ln140_2_fu_433_p4;
wire   [8:0] trunc_ln_fu_448_p4;
wire   [8:0] trunc_ln140_fu_429_p1;
wire   [31:0] trunc_ln144_fu_468_p1;
wire   [31:0] trunc_ln144_2_fu_476_p1;
wire   [0:0] trunc_ln144_64_fu_724_p1;
wire   [0:0] trunc_ln144_63_fu_720_p1;
wire   [1:0] trunc_ln144_62_fu_716_p1;
wire   [1:0] trunc_ln144_61_fu_712_p1;
wire   [2:0] trunc_ln144_60_fu_708_p1;
wire   [2:0] trunc_ln144_59_fu_704_p1;
wire   [3:0] trunc_ln144_58_fu_700_p1;
wire   [3:0] trunc_ln144_57_fu_696_p1;
wire   [4:0] trunc_ln144_56_fu_692_p1;
wire   [4:0] trunc_ln144_55_fu_688_p1;
wire   [5:0] trunc_ln144_54_fu_684_p1;
wire   [5:0] trunc_ln144_53_fu_680_p1;
wire   [6:0] trunc_ln144_52_fu_676_p1;
wire   [6:0] trunc_ln144_51_fu_672_p1;
wire   [7:0] trunc_ln144_50_fu_668_p1;
wire   [7:0] trunc_ln144_49_fu_664_p1;
wire   [8:0] trunc_ln144_48_fu_660_p1;
wire   [8:0] trunc_ln144_47_fu_656_p1;
wire   [9:0] trunc_ln144_46_fu_652_p1;
wire   [9:0] trunc_ln144_45_fu_648_p1;
wire   [10:0] trunc_ln144_44_fu_644_p1;
wire   [10:0] trunc_ln144_43_fu_640_p1;
wire   [11:0] trunc_ln144_42_fu_636_p1;
wire   [11:0] trunc_ln144_41_fu_632_p1;
wire   [12:0] trunc_ln144_40_fu_628_p1;
wire   [12:0] trunc_ln144_39_fu_624_p1;
wire   [13:0] trunc_ln144_38_fu_620_p1;
wire   [13:0] trunc_ln144_37_fu_616_p1;
wire   [14:0] trunc_ln144_36_fu_612_p1;
wire   [14:0] trunc_ln144_35_fu_608_p1;
wire   [15:0] trunc_ln144_34_fu_604_p1;
wire   [15:0] trunc_ln144_33_fu_600_p1;
wire   [16:0] trunc_ln144_32_fu_596_p1;
wire   [16:0] trunc_ln144_31_fu_592_p1;
wire   [17:0] trunc_ln144_30_fu_588_p1;
wire   [17:0] trunc_ln144_29_fu_584_p1;
wire   [18:0] trunc_ln144_28_fu_580_p1;
wire   [18:0] trunc_ln144_27_fu_576_p1;
wire   [19:0] trunc_ln144_26_fu_572_p1;
wire   [19:0] trunc_ln144_25_fu_568_p1;
wire   [20:0] trunc_ln144_24_fu_564_p1;
wire   [20:0] trunc_ln144_23_fu_560_p1;
wire   [21:0] trunc_ln144_22_fu_556_p1;
wire   [21:0] trunc_ln144_21_fu_552_p1;
wire   [22:0] trunc_ln144_20_fu_548_p1;
wire   [22:0] trunc_ln144_19_fu_544_p1;
wire   [23:0] trunc_ln144_18_fu_540_p1;
wire   [23:0] trunc_ln144_17_fu_536_p1;
wire   [24:0] trunc_ln144_16_fu_532_p1;
wire   [24:0] trunc_ln144_15_fu_528_p1;
wire   [25:0] trunc_ln144_14_fu_524_p1;
wire   [25:0] trunc_ln144_13_fu_520_p1;
wire   [26:0] trunc_ln144_12_fu_516_p1;
wire   [26:0] trunc_ln144_11_fu_512_p1;
wire   [27:0] trunc_ln144_10_fu_508_p1;
wire   [27:0] trunc_ln144_9_fu_504_p1;
wire   [28:0] trunc_ln144_8_fu_500_p1;
wire   [28:0] trunc_ln144_7_fu_496_p1;
wire   [29:0] trunc_ln144_6_fu_492_p1;
wire   [29:0] trunc_ln144_5_fu_488_p1;
wire   [30:0] trunc_ln144_4_fu_484_p1;
wire   [30:0] trunc_ln144_3_fu_480_p1;
wire   [31:0] and_ln144_fu_728_p2;
wire   [31:0] trunc_ln144_1_fu_472_p1;
wire   [30:0] and_ln144_31_fu_1038_p2;
wire   [30:0] trunc_ln144_95_fu_1034_p1;
wire   [29:0] and_ln144_30_fu_1028_p2;
wire   [29:0] trunc_ln144_94_fu_1024_p1;
wire   [28:0] and_ln144_29_fu_1018_p2;
wire   [28:0] trunc_ln144_93_fu_1014_p1;
wire   [27:0] and_ln144_28_fu_1008_p2;
wire   [27:0] trunc_ln144_92_fu_1004_p1;
wire   [26:0] and_ln144_27_fu_998_p2;
wire   [26:0] trunc_ln144_91_fu_994_p1;
wire   [25:0] and_ln144_26_fu_988_p2;
wire   [25:0] trunc_ln144_90_fu_984_p1;
wire   [24:0] and_ln144_25_fu_978_p2;
wire   [24:0] trunc_ln144_89_fu_974_p1;
wire   [23:0] and_ln144_24_fu_968_p2;
wire   [23:0] trunc_ln144_88_fu_964_p1;
wire   [22:0] and_ln144_23_fu_958_p2;
wire   [22:0] trunc_ln144_87_fu_954_p1;
wire   [21:0] and_ln144_22_fu_948_p2;
wire   [21:0] trunc_ln144_86_fu_944_p1;
wire   [20:0] and_ln144_21_fu_938_p2;
wire   [20:0] trunc_ln144_85_fu_934_p1;
wire   [19:0] and_ln144_20_fu_928_p2;
wire   [19:0] trunc_ln144_84_fu_924_p1;
wire   [18:0] and_ln144_19_fu_918_p2;
wire   [18:0] trunc_ln144_83_fu_914_p1;
wire   [17:0] and_ln144_18_fu_908_p2;
wire   [17:0] trunc_ln144_82_fu_904_p1;
wire   [16:0] and_ln144_17_fu_898_p2;
wire   [16:0] trunc_ln144_81_fu_894_p1;
wire   [15:0] and_ln144_16_fu_888_p2;
wire   [15:0] trunc_ln144_80_fu_884_p1;
wire   [14:0] and_ln144_15_fu_878_p2;
wire   [14:0] trunc_ln144_79_fu_874_p1;
wire   [13:0] and_ln144_14_fu_868_p2;
wire   [13:0] trunc_ln144_78_fu_864_p1;
wire   [12:0] and_ln144_13_fu_858_p2;
wire   [12:0] trunc_ln144_77_fu_854_p1;
wire   [11:0] and_ln144_12_fu_848_p2;
wire   [11:0] trunc_ln144_76_fu_844_p1;
wire   [10:0] and_ln144_11_fu_838_p2;
wire   [10:0] trunc_ln144_75_fu_834_p1;
wire   [9:0] and_ln144_10_fu_828_p2;
wire   [9:0] trunc_ln144_74_fu_824_p1;
wire   [8:0] and_ln144_9_fu_818_p2;
wire   [8:0] trunc_ln144_73_fu_814_p1;
wire   [7:0] and_ln144_8_fu_808_p2;
wire   [7:0] trunc_ln144_72_fu_804_p1;
wire   [6:0] and_ln144_7_fu_798_p2;
wire   [6:0] trunc_ln144_71_fu_794_p1;
wire   [5:0] and_ln144_6_fu_788_p2;
wire   [5:0] trunc_ln144_70_fu_784_p1;
wire   [4:0] and_ln144_5_fu_778_p2;
wire   [4:0] trunc_ln144_69_fu_774_p1;
wire   [3:0] and_ln144_4_fu_768_p2;
wire   [3:0] trunc_ln144_68_fu_764_p1;
wire   [2:0] and_ln144_3_fu_758_p2;
wire   [2:0] trunc_ln144_67_fu_754_p1;
wire   [1:0] and_ln144_2_fu_748_p2;
wire   [1:0] trunc_ln144_66_fu_744_p1;
wire   [0:0] and_ln144_1_fu_738_p2;
wire   [0:0] trunc_ln144_65_fu_734_p1;
wire   [1:0] and_ln144_62_fu_1224_p2;
wire   [2:0] and_ln144_61_fu_1218_p2;
wire   [3:0] and_ln144_60_fu_1212_p2;
wire   [4:0] and_ln144_59_fu_1206_p2;
wire   [5:0] and_ln144_58_fu_1200_p2;
wire   [6:0] and_ln144_57_fu_1194_p2;
wire   [7:0] and_ln144_56_fu_1188_p2;
wire   [8:0] and_ln144_55_fu_1182_p2;
wire   [9:0] and_ln144_54_fu_1176_p2;
wire   [10:0] and_ln144_53_fu_1170_p2;
wire   [11:0] and_ln144_52_fu_1164_p2;
wire   [12:0] and_ln144_51_fu_1158_p2;
wire   [13:0] and_ln144_50_fu_1152_p2;
wire   [14:0] and_ln144_49_fu_1146_p2;
wire   [15:0] and_ln144_48_fu_1140_p2;
wire   [16:0] and_ln144_47_fu_1134_p2;
wire   [17:0] and_ln144_46_fu_1128_p2;
wire   [18:0] and_ln144_45_fu_1122_p2;
wire   [19:0] and_ln144_44_fu_1116_p2;
wire   [20:0] and_ln144_43_fu_1110_p2;
wire   [21:0] and_ln144_42_fu_1104_p2;
wire   [22:0] and_ln144_41_fu_1098_p2;
wire   [23:0] and_ln144_40_fu_1092_p2;
wire   [24:0] and_ln144_39_fu_1086_p2;
wire   [25:0] and_ln144_38_fu_1080_p2;
wire   [26:0] and_ln144_37_fu_1074_p2;
wire   [27:0] and_ln144_36_fu_1068_p2;
wire   [28:0] and_ln144_35_fu_1062_p2;
wire   [29:0] and_ln144_34_fu_1056_p2;
wire   [30:0] and_ln144_33_fu_1050_p2;
wire   [31:0] match_fu_1044_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] zext_ln169_fu_1489_p1;
reg   [0:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [4:0] ap_NS_fsm;
reg    ap_condition_96;
reg    ap_condition_103;
reg    ap_condition_110;
reg    ap_condition_117;
reg    ap_condition_124;
reg    ap_condition_131;
reg    ap_condition_138;
reg    ap_condition_145;
reg    ap_condition_152;
reg    ap_condition_159;
reg    ap_condition_166;
reg    ap_condition_173;
reg    ap_condition_180;
reg    ap_condition_187;
reg    ap_condition_194;
reg    ap_condition_201;
reg    ap_condition_208;
reg    ap_condition_215;
reg    ap_condition_222;
reg    ap_condition_229;
reg    ap_condition_236;
reg    ap_condition_243;
reg    ap_condition_250;
reg    ap_condition_257;
reg    ap_condition_264;
reg    ap_condition_271;
reg    ap_condition_278;
reg    ap_condition_285;
reg    ap_condition_292;
reg    ap_condition_299;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_return_0_preg = 1'd0;
#0 ap_return_1_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_return_0_preg <= hit_0_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_1_preg[0] <= 1'b0;
        ap_return_1_preg[1] <= 1'b0;
        ap_return_1_preg[2] <= 1'b0;
        ap_return_1_preg[3] <= 1'b0;
        ap_return_1_preg[4] <= 1'b0;
        ap_return_1_preg[5] <= 1'b0;
        ap_return_1_preg[6] <= 1'b0;
        ap_return_1_preg[7] <= 1'b0;
        ap_return_1_preg[8] <= 1'b0;
        ap_return_1_preg[9] <= 1'b0;
        ap_return_1_preg[10] <= 1'b0;
        ap_return_1_preg[11] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
                        ap_return_1_preg[11 : 0] <= zext_ln169_fu_1489_p1[11 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_299)) begin
            address_02_ph_reg_272 <= 5'd31;
        end else if ((1'b1 == ap_condition_292)) begin
            address_02_ph_reg_272 <= 5'd30;
        end else if ((1'b1 == ap_condition_285)) begin
            address_02_ph_reg_272 <= 5'd29;
        end else if ((1'b1 == ap_condition_278)) begin
            address_02_ph_reg_272 <= 5'd28;
        end else if ((1'b1 == ap_condition_271)) begin
            address_02_ph_reg_272 <= 5'd27;
        end else if ((1'b1 == ap_condition_264)) begin
            address_02_ph_reg_272 <= 5'd26;
        end else if ((1'b1 == ap_condition_257)) begin
            address_02_ph_reg_272 <= 5'd25;
        end else if ((1'b1 == ap_condition_250)) begin
            address_02_ph_reg_272 <= 5'd24;
        end else if ((1'b1 == ap_condition_243)) begin
            address_02_ph_reg_272 <= 5'd23;
        end else if ((1'b1 == ap_condition_236)) begin
            address_02_ph_reg_272 <= 5'd22;
        end else if ((1'b1 == ap_condition_229)) begin
            address_02_ph_reg_272 <= 5'd21;
        end else if ((1'b1 == ap_condition_222)) begin
            address_02_ph_reg_272 <= 5'd20;
        end else if ((1'b1 == ap_condition_215)) begin
            address_02_ph_reg_272 <= 5'd19;
        end else if ((1'b1 == ap_condition_208)) begin
            address_02_ph_reg_272 <= 5'd18;
        end else if ((1'b1 == ap_condition_201)) begin
            address_02_ph_reg_272 <= 5'd17;
        end else if ((1'b1 == ap_condition_194)) begin
            address_02_ph_reg_272 <= 5'd16;
        end else if ((1'b1 == ap_condition_187)) begin
            address_02_ph_reg_272 <= 5'd15;
        end else if ((1'b1 == ap_condition_180)) begin
            address_02_ph_reg_272 <= 5'd14;
        end else if ((1'b1 == ap_condition_173)) begin
            address_02_ph_reg_272 <= 5'd13;
        end else if ((1'b1 == ap_condition_166)) begin
            address_02_ph_reg_272 <= 5'd12;
        end else if ((1'b1 == ap_condition_159)) begin
            address_02_ph_reg_272 <= 5'd11;
        end else if ((1'b1 == ap_condition_152)) begin
            address_02_ph_reg_272 <= 5'd10;
        end else if ((1'b1 == ap_condition_145)) begin
            address_02_ph_reg_272 <= 5'd9;
        end else if ((1'b1 == ap_condition_138)) begin
            address_02_ph_reg_272 <= 5'd8;
        end else if ((1'b1 == ap_condition_131)) begin
            address_02_ph_reg_272 <= 5'd7;
        end else if ((1'b1 == ap_condition_124)) begin
            address_02_ph_reg_272 <= 5'd6;
        end else if ((1'b1 == ap_condition_117)) begin
            address_02_ph_reg_272 <= 5'd5;
        end else if ((1'b1 == ap_condition_110)) begin
            address_02_ph_reg_272 <= 5'd4;
        end else if ((1'b1 == ap_condition_103)) begin
            address_02_ph_reg_272 <= 5'd3;
        end else if ((1'b1 == ap_condition_96)) begin
            address_02_ph_reg_272 <= 5'd2;
        end else if (((tmp_fu_1236_p3 == 1'd1) & (1'd0 == and_ln144_63_fu_1230_p2))) begin
            address_02_ph_reg_272 <= 5'd1;
        end else if ((1'd1 == and_ln144_63_fu_1230_p2)) begin
            address_02_ph_reg_272 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_37_fu_1476_p3 == 1'd0) & (tmp_36_fu_1468_p3 == 1'd0) & (tmp_35_fu_1460_p3 == 1'd0) & (tmp_34_fu_1452_p3 == 1'd0) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0))) begin
        hit_0_reg_416 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hit_0_reg_416 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_37_fu_1476_p3 == 1'd0) & (tmp_36_fu_1468_p3 == 1'd0) & (tmp_35_fu_1460_p3 == 1'd0) & (tmp_34_fu_1452_p3 == 1'd0) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0))) begin
        phi_ln169_reg_405 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln169_reg_405 <= mem_value_q0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_return_0 = hit_0_reg_416;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_return_1 = zext_ln169_fu_1489_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        mem_lower_key_mem_ce0 = 1'b1;
    end else begin
        mem_lower_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        mem_middle_key_mem_ce0 = 1'b1;
    end else begin
        mem_middle_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        mem_upper_key_mem_ce0 = 1'b1;
    end else begin
        mem_upper_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mem_value_ce0 = 1'b1;
    end else begin
        mem_value_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_37_fu_1476_p3 == 1'd0) & (tmp_36_fu_1468_p3 == 1'd0) & (tmp_35_fu_1460_p3 == 1'd0) & (tmp_34_fu_1452_p3 == 1'd0) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln144_10_fu_828_p2 = (trunc_ln144_46_fu_652_p1 & trunc_ln144_45_fu_648_p1);

assign and_ln144_11_fu_838_p2 = (trunc_ln144_44_fu_644_p1 & trunc_ln144_43_fu_640_p1);

assign and_ln144_12_fu_848_p2 = (trunc_ln144_42_fu_636_p1 & trunc_ln144_41_fu_632_p1);

assign and_ln144_13_fu_858_p2 = (trunc_ln144_40_fu_628_p1 & trunc_ln144_39_fu_624_p1);

assign and_ln144_14_fu_868_p2 = (trunc_ln144_38_fu_620_p1 & trunc_ln144_37_fu_616_p1);

assign and_ln144_15_fu_878_p2 = (trunc_ln144_36_fu_612_p1 & trunc_ln144_35_fu_608_p1);

assign and_ln144_16_fu_888_p2 = (trunc_ln144_34_fu_604_p1 & trunc_ln144_33_fu_600_p1);

assign and_ln144_17_fu_898_p2 = (trunc_ln144_32_fu_596_p1 & trunc_ln144_31_fu_592_p1);

assign and_ln144_18_fu_908_p2 = (trunc_ln144_30_fu_588_p1 & trunc_ln144_29_fu_584_p1);

assign and_ln144_19_fu_918_p2 = (trunc_ln144_28_fu_580_p1 & trunc_ln144_27_fu_576_p1);

assign and_ln144_1_fu_738_p2 = (trunc_ln144_64_fu_724_p1 & trunc_ln144_63_fu_720_p1);

assign and_ln144_20_fu_928_p2 = (trunc_ln144_26_fu_572_p1 & trunc_ln144_25_fu_568_p1);

assign and_ln144_21_fu_938_p2 = (trunc_ln144_24_fu_564_p1 & trunc_ln144_23_fu_560_p1);

assign and_ln144_22_fu_948_p2 = (trunc_ln144_22_fu_556_p1 & trunc_ln144_21_fu_552_p1);

assign and_ln144_23_fu_958_p2 = (trunc_ln144_20_fu_548_p1 & trunc_ln144_19_fu_544_p1);

assign and_ln144_24_fu_968_p2 = (trunc_ln144_18_fu_540_p1 & trunc_ln144_17_fu_536_p1);

assign and_ln144_25_fu_978_p2 = (trunc_ln144_16_fu_532_p1 & trunc_ln144_15_fu_528_p1);

assign and_ln144_26_fu_988_p2 = (trunc_ln144_14_fu_524_p1 & trunc_ln144_13_fu_520_p1);

assign and_ln144_27_fu_998_p2 = (trunc_ln144_12_fu_516_p1 & trunc_ln144_11_fu_512_p1);

assign and_ln144_28_fu_1008_p2 = (trunc_ln144_9_fu_504_p1 & trunc_ln144_10_fu_508_p1);

assign and_ln144_29_fu_1018_p2 = (trunc_ln144_8_fu_500_p1 & trunc_ln144_7_fu_496_p1);

assign and_ln144_2_fu_748_p2 = (trunc_ln144_62_fu_716_p1 & trunc_ln144_61_fu_712_p1);

assign and_ln144_30_fu_1028_p2 = (trunc_ln144_6_fu_492_p1 & trunc_ln144_5_fu_488_p1);

assign and_ln144_31_fu_1038_p2 = (trunc_ln144_4_fu_484_p1 & trunc_ln144_3_fu_480_p1);

assign and_ln144_33_fu_1050_p2 = (trunc_ln144_95_fu_1034_p1 & and_ln144_31_fu_1038_p2);

assign and_ln144_34_fu_1056_p2 = (trunc_ln144_94_fu_1024_p1 & and_ln144_30_fu_1028_p2);

assign and_ln144_35_fu_1062_p2 = (trunc_ln144_93_fu_1014_p1 & and_ln144_29_fu_1018_p2);

assign and_ln144_36_fu_1068_p2 = (trunc_ln144_92_fu_1004_p1 & and_ln144_28_fu_1008_p2);

assign and_ln144_37_fu_1074_p2 = (trunc_ln144_91_fu_994_p1 & and_ln144_27_fu_998_p2);

assign and_ln144_38_fu_1080_p2 = (trunc_ln144_90_fu_984_p1 & and_ln144_26_fu_988_p2);

assign and_ln144_39_fu_1086_p2 = (trunc_ln144_89_fu_974_p1 & and_ln144_25_fu_978_p2);

assign and_ln144_3_fu_758_p2 = (trunc_ln144_60_fu_708_p1 & trunc_ln144_59_fu_704_p1);

assign and_ln144_40_fu_1092_p2 = (trunc_ln144_88_fu_964_p1 & and_ln144_24_fu_968_p2);

assign and_ln144_41_fu_1098_p2 = (trunc_ln144_87_fu_954_p1 & and_ln144_23_fu_958_p2);

assign and_ln144_42_fu_1104_p2 = (trunc_ln144_86_fu_944_p1 & and_ln144_22_fu_948_p2);

assign and_ln144_43_fu_1110_p2 = (trunc_ln144_85_fu_934_p1 & and_ln144_21_fu_938_p2);

assign and_ln144_44_fu_1116_p2 = (trunc_ln144_84_fu_924_p1 & and_ln144_20_fu_928_p2);

assign and_ln144_45_fu_1122_p2 = (trunc_ln144_83_fu_914_p1 & and_ln144_19_fu_918_p2);

assign and_ln144_46_fu_1128_p2 = (trunc_ln144_82_fu_904_p1 & and_ln144_18_fu_908_p2);

assign and_ln144_47_fu_1134_p2 = (trunc_ln144_81_fu_894_p1 & and_ln144_17_fu_898_p2);

assign and_ln144_48_fu_1140_p2 = (trunc_ln144_80_fu_884_p1 & and_ln144_16_fu_888_p2);

assign and_ln144_49_fu_1146_p2 = (trunc_ln144_79_fu_874_p1 & and_ln144_15_fu_878_p2);

assign and_ln144_4_fu_768_p2 = (trunc_ln144_58_fu_700_p1 & trunc_ln144_57_fu_696_p1);

assign and_ln144_50_fu_1152_p2 = (trunc_ln144_78_fu_864_p1 & and_ln144_14_fu_868_p2);

assign and_ln144_51_fu_1158_p2 = (trunc_ln144_77_fu_854_p1 & and_ln144_13_fu_858_p2);

assign and_ln144_52_fu_1164_p2 = (trunc_ln144_76_fu_844_p1 & and_ln144_12_fu_848_p2);

assign and_ln144_53_fu_1170_p2 = (trunc_ln144_75_fu_834_p1 & and_ln144_11_fu_838_p2);

assign and_ln144_54_fu_1176_p2 = (trunc_ln144_74_fu_824_p1 & and_ln144_10_fu_828_p2);

assign and_ln144_55_fu_1182_p2 = (trunc_ln144_73_fu_814_p1 & and_ln144_9_fu_818_p2);

assign and_ln144_56_fu_1188_p2 = (trunc_ln144_72_fu_804_p1 & and_ln144_8_fu_808_p2);

assign and_ln144_57_fu_1194_p2 = (trunc_ln144_71_fu_794_p1 & and_ln144_7_fu_798_p2);

assign and_ln144_58_fu_1200_p2 = (trunc_ln144_70_fu_784_p1 & and_ln144_6_fu_788_p2);

assign and_ln144_59_fu_1206_p2 = (trunc_ln144_69_fu_774_p1 & and_ln144_5_fu_778_p2);

assign and_ln144_5_fu_778_p2 = (trunc_ln144_56_fu_692_p1 & trunc_ln144_55_fu_688_p1);

assign and_ln144_60_fu_1212_p2 = (trunc_ln144_68_fu_764_p1 & and_ln144_4_fu_768_p2);

assign and_ln144_61_fu_1218_p2 = (trunc_ln144_67_fu_754_p1 & and_ln144_3_fu_758_p2);

assign and_ln144_62_fu_1224_p2 = (trunc_ln144_66_fu_744_p1 & and_ln144_2_fu_748_p2);

assign and_ln144_63_fu_1230_p2 = (trunc_ln144_65_fu_734_p1 & and_ln144_1_fu_738_p2);

assign and_ln144_6_fu_788_p2 = (trunc_ln144_54_fu_684_p1 & trunc_ln144_53_fu_680_p1);

assign and_ln144_7_fu_798_p2 = (trunc_ln144_52_fu_676_p1 & trunc_ln144_51_fu_672_p1);

assign and_ln144_8_fu_808_p2 = (trunc_ln144_50_fu_668_p1 & trunc_ln144_49_fu_664_p1);

assign and_ln144_9_fu_818_p2 = (trunc_ln144_48_fu_660_p1 & trunc_ln144_47_fu_656_p1);

assign and_ln144_fu_728_p2 = (trunc_ln144_fu_468_p1 & trunc_ln144_2_fu_476_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_condition_103 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_9_fu_1252_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_110 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_10_fu_1260_p3 == 1'd1) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_117 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_11_fu_1268_p3 == 1'd1) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_124 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_12_fu_1276_p3 == 1'd1) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_131 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_13_fu_1284_p3 == 1'd1) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_138 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_14_fu_1292_p3 == 1'd1) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_145 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_15_fu_1300_p3 == 1'd1) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_152 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_16_fu_1308_p3 == 1'd1) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_159 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_17_fu_1316_p3 == 1'd1) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_166 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_18_fu_1324_p3 == 1'd1) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_173 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_19_fu_1332_p3 == 1'd1) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_180 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_20_fu_1340_p3 == 1'd1) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_187 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_21_fu_1348_p3 == 1'd1) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_194 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_22_fu_1356_p3 == 1'd1) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_201 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_23_fu_1364_p3 == 1'd1) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_208 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_24_fu_1372_p3 == 1'd1) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_215 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_25_fu_1380_p3 == 1'd1) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_222 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_26_fu_1388_p3 == 1'd1) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_229 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_27_fu_1396_p3 == 1'd1) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_236 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_28_fu_1404_p3 == 1'd1) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_243 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_29_fu_1412_p3 == 1'd1) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_250 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_30_fu_1420_p3 == 1'd1) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_257 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_31_fu_1428_p3 == 1'd1) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_264 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_32_fu_1436_p3 == 1'd1) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_271 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_33_fu_1444_p3 == 1'd1) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_278 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_34_fu_1452_p3 == 1'd1) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_285 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_35_fu_1460_p3 == 1'd1) & (tmp_34_fu_1452_p3 == 1'd0) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_292 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_36_fu_1468_p3 == 1'd1) & (tmp_35_fu_1460_p3 == 1'd0) & (tmp_34_fu_1452_p3 == 1'd0) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_299 = ((tmp_8_fu_1244_p3 == 1'd0) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2) & (tmp_37_fu_1476_p3 == 1'd1) & (tmp_36_fu_1468_p3 == 1'd0) & (tmp_35_fu_1460_p3 == 1'd0) & (tmp_34_fu_1452_p3 == 1'd0) & (tmp_33_fu_1444_p3 == 1'd0) & (tmp_32_fu_1436_p3 == 1'd0) & (tmp_31_fu_1428_p3 == 1'd0) & (tmp_30_fu_1420_p3 == 1'd0) & (tmp_29_fu_1412_p3 == 1'd0) & (tmp_28_fu_1404_p3 == 1'd0) & (tmp_27_fu_1396_p3 == 1'd0) & (tmp_26_fu_1388_p3 == 1'd0) & (tmp_25_fu_1380_p3 == 1'd0) & (tmp_24_fu_1372_p3 == 1'd0) & (tmp_23_fu_1364_p3 == 1'd0) & (tmp_22_fu_1356_p3 == 1'd0) & (tmp_21_fu_1348_p3 == 1'd0) & (tmp_20_fu_1340_p3 == 1'd0) & (tmp_19_fu_1332_p3 == 1'd0) & (tmp_18_fu_1324_p3 == 1'd0) & (tmp_17_fu_1316_p3 == 1'd0) & (tmp_16_fu_1308_p3 == 1'd0) & (tmp_15_fu_1300_p3 == 1'd0) & (tmp_14_fu_1292_p3 == 1'd0) & (tmp_13_fu_1284_p3 == 1'd0) & (tmp_12_fu_1276_p3 == 1'd0) & (tmp_11_fu_1268_p3 == 1'd0) & (tmp_10_fu_1260_p3 == 1'd0) & (tmp_9_fu_1252_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_96 = ((tmp_8_fu_1244_p3 == 1'd1) & (tmp_fu_1236_p3 == 1'd0) & (1'd0 == and_ln144_63_fu_1230_p2));
end

assign match_fu_1044_p2 = (trunc_ln144_1_fu_472_p1 & and_ln144_fu_728_p2);

assign mem_lower_key_mem_address0 = zext_ln142_fu_463_p1;

assign mem_middle_key_mem_address0 = zext_ln141_fu_458_p1;

assign mem_upper_key_mem_address0 = zext_ln140_fu_443_p1;

assign mem_value_address0 = zext_ln157_fu_1484_p1;

assign tmp_10_fu_1260_p3 = and_ln144_59_fu_1206_p2[32'd4];

assign tmp_11_fu_1268_p3 = and_ln144_58_fu_1200_p2[32'd5];

assign tmp_12_fu_1276_p3 = and_ln144_57_fu_1194_p2[32'd6];

assign tmp_13_fu_1284_p3 = and_ln144_56_fu_1188_p2[32'd7];

assign tmp_14_fu_1292_p3 = and_ln144_55_fu_1182_p2[32'd8];

assign tmp_15_fu_1300_p3 = and_ln144_54_fu_1176_p2[32'd9];

assign tmp_16_fu_1308_p3 = and_ln144_53_fu_1170_p2[32'd10];

assign tmp_17_fu_1316_p3 = and_ln144_52_fu_1164_p2[32'd11];

assign tmp_18_fu_1324_p3 = and_ln144_51_fu_1158_p2[32'd12];

assign tmp_19_fu_1332_p3 = and_ln144_50_fu_1152_p2[32'd13];

assign tmp_20_fu_1340_p3 = and_ln144_49_fu_1146_p2[32'd14];

assign tmp_21_fu_1348_p3 = and_ln144_48_fu_1140_p2[32'd15];

assign tmp_22_fu_1356_p3 = and_ln144_47_fu_1134_p2[32'd16];

assign tmp_23_fu_1364_p3 = and_ln144_46_fu_1128_p2[32'd17];

assign tmp_24_fu_1372_p3 = and_ln144_45_fu_1122_p2[32'd18];

assign tmp_25_fu_1380_p3 = and_ln144_44_fu_1116_p2[32'd19];

assign tmp_26_fu_1388_p3 = and_ln144_43_fu_1110_p2[32'd20];

assign tmp_27_fu_1396_p3 = and_ln144_42_fu_1104_p2[32'd21];

assign tmp_28_fu_1404_p3 = and_ln144_41_fu_1098_p2[32'd22];

assign tmp_29_fu_1412_p3 = and_ln144_40_fu_1092_p2[32'd23];

assign tmp_30_fu_1420_p3 = and_ln144_39_fu_1086_p2[32'd24];

assign tmp_31_fu_1428_p3 = and_ln144_38_fu_1080_p2[32'd25];

assign tmp_32_fu_1436_p3 = and_ln144_37_fu_1074_p2[32'd26];

assign tmp_33_fu_1444_p3 = and_ln144_36_fu_1068_p2[32'd27];

assign tmp_34_fu_1452_p3 = and_ln144_35_fu_1062_p2[32'd28];

assign tmp_35_fu_1460_p3 = and_ln144_34_fu_1056_p2[32'd29];

assign tmp_36_fu_1468_p3 = and_ln144_33_fu_1050_p2[32'd30];

assign tmp_37_fu_1476_p3 = match_fu_1044_p2[32'd31];

assign tmp_8_fu_1244_p3 = and_ln144_61_fu_1218_p2[32'd2];

assign tmp_9_fu_1252_p3 = and_ln144_60_fu_1212_p2[32'd3];

assign tmp_fu_1236_p3 = and_ln144_62_fu_1224_p2[32'd1];

assign trunc_ln140_2_fu_433_p4 = {{key[19:18]}};

assign trunc_ln140_fu_429_p1 = key[8:0];

assign trunc_ln144_10_fu_508_p1 = mem_upper_key_mem_q0[27:0];

assign trunc_ln144_11_fu_512_p1 = mem_lower_key_mem_q0[26:0];

assign trunc_ln144_12_fu_516_p1 = mem_upper_key_mem_q0[26:0];

assign trunc_ln144_13_fu_520_p1 = mem_lower_key_mem_q0[25:0];

assign trunc_ln144_14_fu_524_p1 = mem_upper_key_mem_q0[25:0];

assign trunc_ln144_15_fu_528_p1 = mem_lower_key_mem_q0[24:0];

assign trunc_ln144_16_fu_532_p1 = mem_upper_key_mem_q0[24:0];

assign trunc_ln144_17_fu_536_p1 = mem_lower_key_mem_q0[23:0];

assign trunc_ln144_18_fu_540_p1 = mem_upper_key_mem_q0[23:0];

assign trunc_ln144_19_fu_544_p1 = mem_lower_key_mem_q0[22:0];

assign trunc_ln144_1_fu_472_p1 = mem_middle_key_mem_q0[31:0];

assign trunc_ln144_20_fu_548_p1 = mem_upper_key_mem_q0[22:0];

assign trunc_ln144_21_fu_552_p1 = mem_lower_key_mem_q0[21:0];

assign trunc_ln144_22_fu_556_p1 = mem_upper_key_mem_q0[21:0];

assign trunc_ln144_23_fu_560_p1 = mem_lower_key_mem_q0[20:0];

assign trunc_ln144_24_fu_564_p1 = mem_upper_key_mem_q0[20:0];

assign trunc_ln144_25_fu_568_p1 = mem_lower_key_mem_q0[19:0];

assign trunc_ln144_26_fu_572_p1 = mem_upper_key_mem_q0[19:0];

assign trunc_ln144_27_fu_576_p1 = mem_lower_key_mem_q0[18:0];

assign trunc_ln144_28_fu_580_p1 = mem_upper_key_mem_q0[18:0];

assign trunc_ln144_29_fu_584_p1 = mem_lower_key_mem_q0[17:0];

assign trunc_ln144_2_fu_476_p1 = mem_lower_key_mem_q0[31:0];

assign trunc_ln144_30_fu_588_p1 = mem_upper_key_mem_q0[17:0];

assign trunc_ln144_31_fu_592_p1 = mem_lower_key_mem_q0[16:0];

assign trunc_ln144_32_fu_596_p1 = mem_upper_key_mem_q0[16:0];

assign trunc_ln144_33_fu_600_p1 = mem_lower_key_mem_q0[15:0];

assign trunc_ln144_34_fu_604_p1 = mem_upper_key_mem_q0[15:0];

assign trunc_ln144_35_fu_608_p1 = mem_lower_key_mem_q0[14:0];

assign trunc_ln144_36_fu_612_p1 = mem_upper_key_mem_q0[14:0];

assign trunc_ln144_37_fu_616_p1 = mem_lower_key_mem_q0[13:0];

assign trunc_ln144_38_fu_620_p1 = mem_upper_key_mem_q0[13:0];

assign trunc_ln144_39_fu_624_p1 = mem_lower_key_mem_q0[12:0];

assign trunc_ln144_3_fu_480_p1 = mem_lower_key_mem_q0[30:0];

assign trunc_ln144_40_fu_628_p1 = mem_upper_key_mem_q0[12:0];

assign trunc_ln144_41_fu_632_p1 = mem_lower_key_mem_q0[11:0];

assign trunc_ln144_42_fu_636_p1 = mem_upper_key_mem_q0[11:0];

assign trunc_ln144_43_fu_640_p1 = mem_lower_key_mem_q0[10:0];

assign trunc_ln144_44_fu_644_p1 = mem_upper_key_mem_q0[10:0];

assign trunc_ln144_45_fu_648_p1 = mem_lower_key_mem_q0[9:0];

assign trunc_ln144_46_fu_652_p1 = mem_upper_key_mem_q0[9:0];

assign trunc_ln144_47_fu_656_p1 = mem_lower_key_mem_q0[8:0];

assign trunc_ln144_48_fu_660_p1 = mem_upper_key_mem_q0[8:0];

assign trunc_ln144_49_fu_664_p1 = mem_lower_key_mem_q0[7:0];

assign trunc_ln144_4_fu_484_p1 = mem_upper_key_mem_q0[30:0];

assign trunc_ln144_50_fu_668_p1 = mem_upper_key_mem_q0[7:0];

assign trunc_ln144_51_fu_672_p1 = mem_lower_key_mem_q0[6:0];

assign trunc_ln144_52_fu_676_p1 = mem_upper_key_mem_q0[6:0];

assign trunc_ln144_53_fu_680_p1 = mem_lower_key_mem_q0[5:0];

assign trunc_ln144_54_fu_684_p1 = mem_upper_key_mem_q0[5:0];

assign trunc_ln144_55_fu_688_p1 = mem_lower_key_mem_q0[4:0];

assign trunc_ln144_56_fu_692_p1 = mem_upper_key_mem_q0[4:0];

assign trunc_ln144_57_fu_696_p1 = mem_lower_key_mem_q0[3:0];

assign trunc_ln144_58_fu_700_p1 = mem_upper_key_mem_q0[3:0];

assign trunc_ln144_59_fu_704_p1 = mem_lower_key_mem_q0[2:0];

assign trunc_ln144_5_fu_488_p1 = mem_lower_key_mem_q0[29:0];

assign trunc_ln144_60_fu_708_p1 = mem_upper_key_mem_q0[2:0];

assign trunc_ln144_61_fu_712_p1 = mem_lower_key_mem_q0[1:0];

assign trunc_ln144_62_fu_716_p1 = mem_upper_key_mem_q0[1:0];

assign trunc_ln144_63_fu_720_p1 = mem_lower_key_mem_q0[0:0];

assign trunc_ln144_64_fu_724_p1 = mem_upper_key_mem_q0[0:0];

assign trunc_ln144_65_fu_734_p1 = mem_middle_key_mem_q0[0:0];

assign trunc_ln144_66_fu_744_p1 = mem_middle_key_mem_q0[1:0];

assign trunc_ln144_67_fu_754_p1 = mem_middle_key_mem_q0[2:0];

assign trunc_ln144_68_fu_764_p1 = mem_middle_key_mem_q0[3:0];

assign trunc_ln144_69_fu_774_p1 = mem_middle_key_mem_q0[4:0];

assign trunc_ln144_6_fu_492_p1 = mem_upper_key_mem_q0[29:0];

assign trunc_ln144_70_fu_784_p1 = mem_middle_key_mem_q0[5:0];

assign trunc_ln144_71_fu_794_p1 = mem_middle_key_mem_q0[6:0];

assign trunc_ln144_72_fu_804_p1 = mem_middle_key_mem_q0[7:0];

assign trunc_ln144_73_fu_814_p1 = mem_middle_key_mem_q0[8:0];

assign trunc_ln144_74_fu_824_p1 = mem_middle_key_mem_q0[9:0];

assign trunc_ln144_75_fu_834_p1 = mem_middle_key_mem_q0[10:0];

assign trunc_ln144_76_fu_844_p1 = mem_middle_key_mem_q0[11:0];

assign trunc_ln144_77_fu_854_p1 = mem_middle_key_mem_q0[12:0];

assign trunc_ln144_78_fu_864_p1 = mem_middle_key_mem_q0[13:0];

assign trunc_ln144_79_fu_874_p1 = mem_middle_key_mem_q0[14:0];

assign trunc_ln144_7_fu_496_p1 = mem_lower_key_mem_q0[28:0];

assign trunc_ln144_80_fu_884_p1 = mem_middle_key_mem_q0[15:0];

assign trunc_ln144_81_fu_894_p1 = mem_middle_key_mem_q0[16:0];

assign trunc_ln144_82_fu_904_p1 = mem_middle_key_mem_q0[17:0];

assign trunc_ln144_83_fu_914_p1 = mem_middle_key_mem_q0[18:0];

assign trunc_ln144_84_fu_924_p1 = mem_middle_key_mem_q0[19:0];

assign trunc_ln144_85_fu_934_p1 = mem_middle_key_mem_q0[20:0];

assign trunc_ln144_86_fu_944_p1 = mem_middle_key_mem_q0[21:0];

assign trunc_ln144_87_fu_954_p1 = mem_middle_key_mem_q0[22:0];

assign trunc_ln144_88_fu_964_p1 = mem_middle_key_mem_q0[23:0];

assign trunc_ln144_89_fu_974_p1 = mem_middle_key_mem_q0[24:0];

assign trunc_ln144_8_fu_500_p1 = mem_upper_key_mem_q0[28:0];

assign trunc_ln144_90_fu_984_p1 = mem_middle_key_mem_q0[25:0];

assign trunc_ln144_91_fu_994_p1 = mem_middle_key_mem_q0[26:0];

assign trunc_ln144_92_fu_1004_p1 = mem_middle_key_mem_q0[27:0];

assign trunc_ln144_93_fu_1014_p1 = mem_middle_key_mem_q0[28:0];

assign trunc_ln144_94_fu_1024_p1 = mem_middle_key_mem_q0[29:0];

assign trunc_ln144_95_fu_1034_p1 = mem_middle_key_mem_q0[30:0];

assign trunc_ln144_9_fu_504_p1 = mem_lower_key_mem_q0[27:0];

assign trunc_ln144_fu_468_p1 = mem_upper_key_mem_q0[31:0];

assign trunc_ln_fu_448_p4 = {{key[17:9]}};

assign zext_ln140_fu_443_p1 = trunc_ln140_2_fu_433_p4;

assign zext_ln141_fu_458_p1 = trunc_ln_fu_448_p4;

assign zext_ln142_fu_463_p1 = trunc_ln140_fu_429_p1;

assign zext_ln157_fu_1484_p1 = address_02_ph_reg_272;

assign zext_ln169_fu_1489_p1 = phi_ln169_reg_405;

always @ (posedge ap_clk) begin
    ap_return_1_preg[31:12] <= 20'b00000000000000000000;
end

endmodule //hardware_encoding_assoc_lookup
