Analysis & Synthesis report for lab2
Sat Mar 08 14:47:48 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated
 15. Source assignments for DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated
 16. Parameter Settings for User Entity Instance: instructionMem:instrMem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: DataMem:dataMemory|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: nbitmux8to1:outputMux
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "nbitmux8to1:outputMux"
 21. Port Connectivity Checks: "DataMem:dataMemory"
 22. Port Connectivity Checks: "addSub8bit:branchALU"
 23. Port Connectivity Checks: "shiftL2:immedShift"
 24. Port Connectivity Checks: "mux5bit2to1:writeRegMux"
 25. Port Connectivity Checks: "shift26bitL2:jumpShift"
 26. Port Connectivity Checks: "addSub8bit:pcALU|fullAdder:\gen_add:7:U0"
 27. Port Connectivity Checks: "addSub8bit:pcALU"
 28. Port Connectivity Checks: "instructionMem:instrMem"
 29. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:7:dFFs"
 30. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:6:dFFs"
 31. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:5:dFFs"
 32. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:4:dFFs"
 33. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:3:dFFs"
 34. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:2:dFFs"
 35. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:1:dFFs"
 36. Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:0:dFFs"
 37. Port Connectivity Checks: "register8Bit:pc"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 08 14:47:48 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab2                                            ;
; Top-level Entity Name              ; SingleCycleProcessor                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 260                                             ;
;     Total combinational functions  ; 204                                             ;
;     Dedicated logic registers      ; 64                                              ;
; Total registers                    ; 64                                              ;
; Total pins                         ; 49                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,112                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7        ;                    ;
; Top-level entity name                                                      ; SingleCycleProcessor ; lab2               ;
; Family name                                                                ; Cyclone IV E         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                  ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
; Synthesis Seed                                                             ; 1                    ; 1                  ;
+----------------------------------------------------------------------------+----------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; shiftL2.vhd                      ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/shiftL2.vhd                                                  ;         ;
; SingleCycleProcessor.vhd         ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/SingleCycleProcessor.vhd                                     ;         ;
; shift26bitL2.vhd                 ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/shift26bitL2.vhd                                             ;         ;
; registerFile.vhd                 ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/registerFile.vhd                                             ;         ;
; register8bit.vhd                 ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/register8bit.vhd                                             ;         ;
; nBitmux8to1.vhd                  ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/nBitmux8to1.vhd                                              ;         ;
; mux8to1.vhd                      ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/mux8to1.vhd                                                  ;         ;
; mux8bit2to1.vhd                  ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/mux8bit2to1.vhd                                              ;         ;
; mux5bit2to1.vhd                  ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/mux5bit2to1.vhd                                              ;         ;
; mux4to1.vhd                      ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/mux4to1.vhd                                                  ;         ;
; instructionMem.vhd               ; yes             ; User Wizard-Generated File   ; G:/Desktop/CEG3156/Lab 2/instructionMem.vhd                                           ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/fullAdder.vhd                                                ;         ;
; enARdFF_2.vhd                    ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/enARdFF_2.vhd                                                ;         ;
; decoder3to8.vhd                  ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/decoder3to8.vhd                                              ;         ;
; DataMem.vhd                      ; yes             ; User Wizard-Generated File   ; G:/Desktop/CEG3156/Lab 2/DataMem.vhd                                                  ;         ;
; ControlUnit.vhd                  ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/ControlUnit.vhd                                              ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/ALU.vhd                                                      ;         ;
; addSub8bit.vhd                   ; yes             ; User VHDL File               ; G:/Desktop/CEG3156/Lab 2/addSub8bit.vhd                                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j4j1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/Desktop/CEG3156/Lab 2/db/altsyncram_j4j1.tdf                                       ;         ;
; db/altsyncram_i7i1.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/Desktop/CEG3156/Lab 2/db/altsyncram_i7i1.tdf                                       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 260          ;
;                                             ;              ;
; Total combinational functions               ; 204          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 134          ;
;     -- 3 input functions                    ; 58           ;
;     -- <=2 input functions                  ; 12           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 204          ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 64           ;
;     -- Dedicated logic registers            ; 64           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 49           ;
; Total memory bits                           ; 2112         ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; GClock~input ;
; Maximum fan-out                             ; 64           ;
; Total fan-out                               ; 1233         ;
; Average fan-out                             ; 3.04         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |SingleCycleProcessor                     ; 204 (1)           ; 64 (0)       ; 2112        ; 0            ; 0       ; 0         ; 49   ; 0            ; |SingleCycleProcessor                                                                                        ; work         ;
;    |ALU:aluMain|                          ; 36 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain                                                                            ; work         ;
;       |addSub8bit:addSub|                 ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub                                                          ; work         ;
;          |fullAdder:\gen_add:1:U0|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:1:U0                                  ; work         ;
;          |fullAdder:\gen_add:2:U0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:2:U0                                  ; work         ;
;          |fullAdder:\gen_add:3:U0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:3:U0                                  ; work         ;
;          |fullAdder:\gen_add:4:U0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:4:U0                                  ; work         ;
;          |fullAdder:\gen_add:5:U0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:5:U0                                  ; work         ;
;          |fullAdder:\gen_add:6:U0|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:\gen_add:6:U0                                  ; work         ;
;          |fullAdder:fa0|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|addSub8bit:addSub|fullAdder:fa0                                            ; work         ;
;       |mux4to1:mux|                       ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ALU:aluMain|mux4to1:mux                                                                ; work         ;
;    |ControlUnit:control|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|ControlUnit:control                                                                    ; work         ;
;    |DataMem:dataMemory|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|DataMem:dataMemory                                                                     ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component                                     ; work         ;
;          |altsyncram_i7i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated      ; work         ;
;    |instructionMem:instrMem|              ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|instructionMem:instrMem                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_j4j1:auto_generated| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated ; work         ;
;    |mux5bit2to1:writeRegMux|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|mux5bit2to1:writeRegMux                                                                ; work         ;
;    |mux8bit2to1:writeDataMux|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|mux8bit2to1:writeDataMux                                                               ; work         ;
;    |nbitmux8to1:outputMux|                ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|nbitmux8to1:outputMux                                                                  ; work         ;
;    |registerFile:regFile|                 ; 118 (10)          ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile                                                                   ; work         ;
;       |mux8to1:mux1|                      ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|mux8to1:mux1                                                      ; work         ;
;          |mux8bit2to1:mux2to1|            ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|mux8to1:mux1|mux8bit2to1:mux2to1                                  ; work         ;
;       |mux8to1:mux2|                      ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|mux8to1:mux2                                                      ; work         ;
;          |mux4to1:reg3to0|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|mux8to1:mux2|mux4to1:reg3to0                                      ; work         ;
;          |mux4to1:reg7to4|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|mux8to1:mux2|mux4to1:reg7to4                                      ; work         ;
;          |mux8bit2to1:mux2to1|            ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|mux8to1:mux2|mux8bit2to1:mux2to1                                  ; work         ;
;       |register8Bit:r0|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r0|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r1|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r1|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r2|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r2|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r3|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r3|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r4|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r4|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r5|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r5|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r6|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r6|enARdFF_2:\gen:7:dFFs                             ; work         ;
;       |register8Bit:r7|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7                                                   ; work         ;
;          |enARdFF_2:\gen:0:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:0:dFFs                             ; work         ;
;          |enARdFF_2:\gen:1:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:1:dFFs                             ; work         ;
;          |enARdFF_2:\gen:2:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:2:dFFs                             ; work         ;
;          |enARdFF_2:\gen:3:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:3:dFFs                             ; work         ;
;          |enARdFF_2:\gen:4:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:4:dFFs                             ; work         ;
;          |enARdFF_2:\gen:5:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:5:dFFs                             ; work         ;
;          |enARdFF_2:\gen:6:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:6:dFFs                             ; work         ;
;          |enARdFF_2:\gen:7:dFFs|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SingleCycleProcessor|registerFile:regFile|register8Bit:r7|enARdFF_2:\gen:7:dFFs                             ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None ;
; instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |SingleCycleProcessor|DataMem:dataMemory      ; G:/Desktop/CEG3156/Lab 2/DataMem.vhd        ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |SingleCycleProcessor|instructionMem:instrMem ; G:/Desktop/CEG3156/Lab 2/instructionMem.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; register8Bit:pc|enARdFF_2:\gen:7:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:6:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:0:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:1:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:2:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:3:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:4:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; register8Bit:pc|enARdFF_2:\gen:5:dFFs|int_q ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8       ;                                        ;
+---------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+---------------------------------------------+---------------------------+---------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register      ;
+---------------------------------------------+---------------------------+---------------------------------------------+
; register8Bit:pc|enARdFF_2:\gen:7:dFFs|int_q ; Stuck at GND              ; register8Bit:pc|enARdFF_2:\gen:5:dFFs|int_q ;
;                                             ; due to stuck port data_in ;                                             ;
+---------------------------------------------+---------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |SingleCycleProcessor|mux8bit2to1:aluBMux|z[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionMem:instrMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; instructionMem.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_j4j1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMem:dataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; dataMem.mif          ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_i7i1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbitmux8to1:outputMux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; instructionMem:instrMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; DataMem:dataMemory|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "nbitmux8to1:outputMux" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; d5[7] ; Input ; Info     ; Stuck at GND           ;
; d6[7] ; Input ; Info     ; Stuck at GND           ;
; d7[7] ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "DataMem:dataMemory" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; clock ; Input ; Info     ; Stuck at VCC        ;
+-------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "addSub8bit:branchALU" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; sub  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftL2:immedShift"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_out[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux5bit2to1:writeRegMux"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; z[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift26bitL2:jumpShift"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_out[25..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "addSub8bit:pcALU|fullAdder:\gen_add:7:U0"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "addSub8bit:pcALU" ;
+---------+-------+----------+-----------------+
; Port    ; Type  ; Severity ; Details         ;
+---------+-------+----------+-----------------+
; b[7..3] ; Input ; Info     ; Stuck at GND    ;
; b[1..0] ; Input ; Info     ; Stuck at GND    ;
; b[2]    ; Input ; Info     ; Stuck at VCC    ;
; sub     ; Input ; Info     ; Stuck at GND    ;
+---------+-------+----------+-----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "instructionMem:instrMem" ;
+-------+-------+----------+--------------------------+
; Port  ; Type  ; Severity ; Details                  ;
+-------+-------+----------+--------------------------+
; clock ; Input ; Info     ; Stuck at VCC             ;
; wren  ; Input ; Info     ; Stuck at VCC             ;
+-------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:7:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:6:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:5:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:4:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:3:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:2:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:1:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc|enARdFF_2:\gen:0:dFFs"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "register8Bit:pc" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; i_load ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 08 14:47:40 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file shiftl2.vhd
    Info (12022): Found design unit 1: shiftL2-rtl
    Info (12023): Found entity 1: shiftL2
Info (12021): Found 1 design units, including 1 entities, in source file ssprocessor.bdf
    Info (12023): Found entity 1: SSProcessor
Info (12021): Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd
    Info (12022): Found design unit 1: SingleCycleProcessor-rtl
    Info (12023): Found entity 1: SingleCycleProcessor
Info (12021): Found 2 design units, including 1 entities, in source file shift26bitl2.vhd
    Info (12022): Found design unit 1: shift26bitL2-rtl
    Info (12023): Found entity 1: shift26bitL2
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-rtl
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file register8bit.vhd
    Info (12022): Found design unit 1: register8Bit-rtl
    Info (12023): Found entity 1: register8Bit
Info (12021): Found 2 design units, including 1 entities, in source file nbitmux8to1.vhd
    Info (12022): Found design unit 1: nbitmux8to1-struct
    Info (12023): Found entity 1: nbitmux8to1
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1.vhd
    Info (12022): Found design unit 1: mux8to1-rtl
    Info (12023): Found entity 1: mux8to1
Info (12021): Found 2 design units, including 1 entities, in source file mux8bit2to1.vhd
    Info (12022): Found design unit 1: mux8bit2to1-rtl
    Info (12023): Found entity 1: mux8bit2to1
Info (12021): Found 2 design units, including 1 entities, in source file mux5bit2to1.vhd
    Info (12022): Found design unit 1: mux5bit2to1-rtl
    Info (12023): Found entity 1: mux5bit2to1
Info (12021): Found 2 design units, including 1 entities, in source file mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-rtl
    Info (12023): Found entity 1: mux4to1
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-rtl
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 2 design units, including 1 entities, in source file instructionmem.vhd
    Info (12022): Found design unit 1: instructionmem-SYN
    Info (12023): Found entity 1: instructionMem
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fullAdder-rtl
    Info (12023): Found entity 1: fullAdder
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file decoder3to8.vhd
    Info (12022): Found design unit 1: decoder3to8-rtl
    Info (12023): Found entity 1: decoder3to8
Info (12021): Found 2 design units, including 1 entities, in source file datamem.vhd
    Info (12022): Found design unit 1: datamem-SYN
    Info (12023): Found entity 1: DataMem
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-rtl
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file addsub8bit.vhd
    Info (12022): Found design unit 1: addSub8bit-rtl
    Info (12023): Found entity 1: addSub8bit
Info (12127): Elaborating entity "SingleCycleProcessor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(18): object "funct" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at SingleCycleProcessor.vhd(20): used implicit default value for signal "signExtendOut" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at SingleCycleProcessor.vhd(23): used implicit default value for signal "Jump" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "register8Bit" for hierarchy "register8Bit:pc"
Warning (10036): Verilog HDL or VHDL warning at register8bit.vhd(13): object "int_NotValue" assigned a value but never read
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "register8Bit:pc|enARdFF_2:\gen:0:dFFs"
Info (12128): Elaborating entity "instructionMem" for hierarchy "instructionMem:instrMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionMem:instrMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instructionMem:instrMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instructionMem:instrMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instructionMem.mif"
    Info (12134): Parameter "intended_device_family" = "Arria II GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4j1.tdf
    Info (12023): Found entity 1: altsyncram_j4j1
Info (12128): Elaborating entity "altsyncram_j4j1" for hierarchy "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated"
Info (12128): Elaborating entity "addSub8bit" for hierarchy "addSub8bit:pcALU"
Info (12128): Elaborating entity "fullAdder" for hierarchy "addSub8bit:pcALU|fullAdder:fa0"
Info (12128): Elaborating entity "shift26bitL2" for hierarchy "shift26bitL2:jumpShift"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:control"
Info (12128): Elaborating entity "mux5bit2to1" for hierarchy "mux5bit2to1:writeRegMux"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:regFile"
Info (12128): Elaborating entity "decoder3to8" for hierarchy "registerFile:regFile|decoder3to8:decoder"
Info (12128): Elaborating entity "mux8to1" for hierarchy "registerFile:regFile|mux8to1:mux1"
Info (12128): Elaborating entity "mux4to1" for hierarchy "registerFile:regFile|mux8to1:mux1|mux4to1:reg3to0"
Info (12128): Elaborating entity "mux8bit2to1" for hierarchy "registerFile:regFile|mux8to1:mux1|mux8bit2to1:mux2to1"
Info (12128): Elaborating entity "shiftL2" for hierarchy "shiftL2:immedShift"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:aluMain"
Info (12128): Elaborating entity "DataMem" for hierarchy "DataMem:dataMemory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataMem:dataMemory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DataMem:dataMemory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DataMem:dataMemory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dataMem.mif"
    Info (12134): Parameter "intended_device_family" = "Arria II GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i7i1.tdf
    Info (12023): Found entity 1: altsyncram_i7i1
Info (12128): Elaborating entity "altsyncram_i7i1" for hierarchy "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated"
Info (12128): Elaborating entity "nbitmux8to1" for hierarchy "nbitmux8to1:outputMux"
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a17" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a16" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a18" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a22" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a23" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a21" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a28" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a29" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a26" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a27" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a30" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a31" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "DataMem:dataMemory|altsyncram:altsyncram_component|altsyncram_i7i1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a8" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a9" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a10" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a11" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a12" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a13" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a14" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a15" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a19" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a20" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a24" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "instructionMem:instrMem|altsyncram:altsyncram_component|altsyncram_j4j1:auto_generated|ram_block1a25" has a port clk0 that is stuck at VCC
Info (21057): Implemented 357 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 268 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4667 megabytes
    Info: Processing ended: Sat Mar 08 14:47:49 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


