// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Tue Oct 15 15:16:33 2024
// Host        : wushen running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Conv2D_0_2_sim_netlist.v
// Design      : design_1_Conv2D_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "48'b000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "48'b000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "48'b000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "48'b000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "48'b000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "48'b000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "48'b000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "48'b000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "48'b000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "48'b000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "48'b000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "48'b000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "48'b000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "48'b000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "48'b000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "48'b000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "48'b000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "48'b000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "48'b000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "48'b000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "48'b000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "48'b000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "48'b000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "48'b000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "48'b000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "48'b000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "48'b000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "48'b000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "48'b000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "48'b000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "48'b000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "48'b000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "48'b000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "48'b000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "48'b000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "48'b000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "48'b000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "48'b000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "48'b000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "48'b000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "48'b001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "48'b010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "48'b100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "48'b000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "48'b000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "48'b000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "48'b000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "48'b000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [6:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]B;
  wire Conv2D_AXILiteS_s_axi_U_n_12;
  wire Conv2D_AXILiteS_s_axi_U_n_40;
  wire Conv2D_gmem_m_axi_U_n_146;
  wire Conv2D_gmem_m_axi_U_n_147;
  wire Conv2D_gmem_m_axi_U_n_148;
  wire Conv2D_gmem_m_axi_U_n_149;
  wire Conv2D_gmem_m_axi_U_n_150;
  wire Conv2D_gmem_m_axi_U_n_151;
  wire Conv2D_gmem_m_axi_U_n_152;
  wire Conv2D_gmem_m_axi_U_n_153;
  wire Conv2D_gmem_m_axi_U_n_154;
  wire Conv2D_gmem_m_axi_U_n_155;
  wire Conv2D_gmem_m_axi_U_n_156;
  wire Conv2D_gmem_m_axi_U_n_157;
  wire Conv2D_gmem_m_axi_U_n_158;
  wire Conv2D_gmem_m_axi_U_n_159;
  wire Conv2D_gmem_m_axi_U_n_160;
  wire Conv2D_gmem_m_axi_U_n_161;
  wire Conv2D_mac_muladdg8j_U7_n_0;
  wire Conv2D_mac_muladdg8j_U7_n_1;
  wire Conv2D_mac_muladdg8j_U7_n_10;
  wire Conv2D_mac_muladdg8j_U7_n_11;
  wire Conv2D_mac_muladdg8j_U7_n_12;
  wire Conv2D_mac_muladdg8j_U7_n_13;
  wire Conv2D_mac_muladdg8j_U7_n_14;
  wire Conv2D_mac_muladdg8j_U7_n_15;
  wire Conv2D_mac_muladdg8j_U7_n_16;
  wire Conv2D_mac_muladdg8j_U7_n_17;
  wire Conv2D_mac_muladdg8j_U7_n_18;
  wire Conv2D_mac_muladdg8j_U7_n_19;
  wire Conv2D_mac_muladdg8j_U7_n_2;
  wire Conv2D_mac_muladdg8j_U7_n_20;
  wire Conv2D_mac_muladdg8j_U7_n_21;
  wire Conv2D_mac_muladdg8j_U7_n_22;
  wire Conv2D_mac_muladdg8j_U7_n_23;
  wire Conv2D_mac_muladdg8j_U7_n_24;
  wire Conv2D_mac_muladdg8j_U7_n_25;
  wire Conv2D_mac_muladdg8j_U7_n_26;
  wire Conv2D_mac_muladdg8j_U7_n_27;
  wire Conv2D_mac_muladdg8j_U7_n_28;
  wire Conv2D_mac_muladdg8j_U7_n_29;
  wire Conv2D_mac_muladdg8j_U7_n_3;
  wire Conv2D_mac_muladdg8j_U7_n_30;
  wire Conv2D_mac_muladdg8j_U7_n_31;
  wire Conv2D_mac_muladdg8j_U7_n_32;
  wire Conv2D_mac_muladdg8j_U7_n_33;
  wire Conv2D_mac_muladdg8j_U7_n_4;
  wire Conv2D_mac_muladdg8j_U7_n_5;
  wire Conv2D_mac_muladdg8j_U7_n_6;
  wire Conv2D_mac_muladdg8j_U7_n_7;
  wire Conv2D_mac_muladdg8j_U7_n_8;
  wire Conv2D_mac_muladdg8j_U7_n_9;
  wire Conv2D_sdiv_12s_9bkb_U1_n_0;
  wire Conv2D_sdiv_12s_9bkb_U1_n_1;
  wire Conv2D_sdiv_12s_9bkb_U1_n_2;
  wire Conv2D_sdiv_12s_9bkb_U1_n_3;
  wire Conv2D_sdiv_12s_9bkb_U1_n_4;
  wire Conv2D_sdiv_12s_9bkb_U1_n_6;
  wire Conv2D_sdiv_12s_9bkb_U1_n_7;
  wire Conv2D_sdiv_12s_9bkb_U1_n_8;
  wire Conv2D_sdiv_12s_9bkb_U1_n_9;
  wire Conv2D_sdiv_12s_9bkb_U2_n_1;
  wire Conv2D_sdiv_12s_9bkb_U2_n_10;
  wire Conv2D_sdiv_12s_9bkb_U2_n_11;
  wire Conv2D_sdiv_12s_9bkb_U2_n_12;
  wire Conv2D_sdiv_12s_9bkb_U2_n_13;
  wire Conv2D_sdiv_12s_9bkb_U2_n_14;
  wire Conv2D_sdiv_12s_9bkb_U2_n_15;
  wire Conv2D_sdiv_12s_9bkb_U2_n_16;
  wire Conv2D_sdiv_12s_9bkb_U2_n_17;
  wire Conv2D_sdiv_12s_9bkb_U2_n_18;
  wire Conv2D_sdiv_12s_9bkb_U2_n_19;
  wire Conv2D_sdiv_12s_9bkb_U2_n_2;
  wire Conv2D_sdiv_12s_9bkb_U2_n_20;
  wire Conv2D_sdiv_12s_9bkb_U2_n_21;
  wire Conv2D_sdiv_12s_9bkb_U2_n_3;
  wire Conv2D_sdiv_12s_9bkb_U2_n_4;
  wire Conv2D_sdiv_12s_9bkb_U2_n_5;
  wire Conv2D_sdiv_12s_9bkb_U2_n_6;
  wire Conv2D_sdiv_12s_9bkb_U2_n_7;
  wire Conv2D_sdiv_12s_9bkb_U2_n_8;
  wire I_RREADY2;
  wire I_RREADY223_out;
  wire [15:0]addconv_fu_1001_p2;
  wire [15:0]addconv_reg_1411;
  wire \addconv_reg_1411[11]_i_2_n_0 ;
  wire \addconv_reg_1411[11]_i_3_n_0 ;
  wire \addconv_reg_1411[11]_i_4_n_0 ;
  wire \addconv_reg_1411[11]_i_5_n_0 ;
  wire \addconv_reg_1411[15]_i_2_n_0 ;
  wire \addconv_reg_1411[15]_i_3_n_0 ;
  wire \addconv_reg_1411[15]_i_4_n_0 ;
  wire \addconv_reg_1411[15]_i_5_n_0 ;
  wire \addconv_reg_1411[3]_i_2_n_0 ;
  wire \addconv_reg_1411[3]_i_3_n_0 ;
  wire \addconv_reg_1411[3]_i_4_n_0 ;
  wire \addconv_reg_1411[3]_i_5_n_0 ;
  wire \addconv_reg_1411[7]_i_2_n_0 ;
  wire \addconv_reg_1411[7]_i_3_n_0 ;
  wire \addconv_reg_1411[7]_i_4_n_0 ;
  wire \addconv_reg_1411[7]_i_5_n_0 ;
  wire \addconv_reg_1411_reg[11]_i_1_n_0 ;
  wire \addconv_reg_1411_reg[11]_i_1_n_1 ;
  wire \addconv_reg_1411_reg[11]_i_1_n_2 ;
  wire \addconv_reg_1411_reg[11]_i_1_n_3 ;
  wire \addconv_reg_1411_reg[15]_i_1_n_1 ;
  wire \addconv_reg_1411_reg[15]_i_1_n_2 ;
  wire \addconv_reg_1411_reg[15]_i_1_n_3 ;
  wire \addconv_reg_1411_reg[3]_i_1_n_0 ;
  wire \addconv_reg_1411_reg[3]_i_1_n_1 ;
  wire \addconv_reg_1411_reg[3]_i_1_n_2 ;
  wire \addconv_reg_1411_reg[3]_i_1_n_3 ;
  wire \addconv_reg_1411_reg[7]_i_1_n_0 ;
  wire \addconv_reg_1411_reg[7]_i_1_n_1 ;
  wire \addconv_reg_1411_reg[7]_i_1_n_2 ;
  wire \addconv_reg_1411_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[19]_i_10_n_0 ;
  wire \ap_CS_fsm[19]_i_11_n_0 ;
  wire \ap_CS_fsm[19]_i_12_n_0 ;
  wire \ap_CS_fsm[19]_i_13_n_0 ;
  wire \ap_CS_fsm[19]_i_14_n_0 ;
  wire \ap_CS_fsm[19]_i_15_n_0 ;
  wire \ap_CS_fsm[19]_i_16_n_0 ;
  wire \ap_CS_fsm[19]_i_4_n_0 ;
  wire \ap_CS_fsm[19]_i_5_n_0 ;
  wire \ap_CS_fsm[19]_i_6_n_0 ;
  wire \ap_CS_fsm[19]_i_7_n_0 ;
  wire \ap_CS_fsm[19]_i_8_n_0 ;
  wire \ap_CS_fsm[19]_i_9_n_0 ;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_11_n_0 ;
  wire \ap_CS_fsm[1]_i_12_n_0 ;
  wire \ap_CS_fsm[1]_i_13_n_0 ;
  wire \ap_CS_fsm[1]_i_14_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm[23]_i_2_n_0 ;
  wire \ap_CS_fsm[23]_i_3_n_0 ;
  wire \ap_CS_fsm[23]_i_4_n_0 ;
  wire \ap_CS_fsm[34]_i_2_n_0 ;
  wire \ap_CS_fsm[44]_i_10_n_0 ;
  wire \ap_CS_fsm[44]_i_11_n_0 ;
  wire \ap_CS_fsm[44]_i_12_n_0 ;
  wire \ap_CS_fsm[44]_i_13_n_0 ;
  wire \ap_CS_fsm[44]_i_14_n_0 ;
  wire \ap_CS_fsm[44]_i_15_n_0 ;
  wire \ap_CS_fsm[44]_i_16_n_0 ;
  wire \ap_CS_fsm[44]_i_4_n_0 ;
  wire \ap_CS_fsm[44]_i_5_n_0 ;
  wire \ap_CS_fsm[44]_i_6_n_0 ;
  wire \ap_CS_fsm[44]_i_7_n_0 ;
  wire \ap_CS_fsm[44]_i_8_n_0 ;
  wire \ap_CS_fsm[44]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[44]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[44]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[44]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[44]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[44]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[44]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire [47:0]ap_NS_fsm;
  wire ap_NS_fsm113_out;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm116_out;
  wire ap_NS_fsm119_out;
  wire ap_NS_fsm120_out;
  wire ap_NS_fsm122_out;
  wire ap_block_state23_io;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_ioackin_gmem_ARREADY_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:1]biases_V;
  wire [30:0]biases_V6_sum_fu_662_p2;
  wire \bus_read/rs_rdata/load_p1 ;
  wire \bus_write/buff_wdata/push ;
  wire done0;
  wire exitcond1_fu_797_p2;
  wire exitcond3_fu_647_p2;
  wire gmem_BREADY;
  wire [15:0]gmem_RDATA;
  wire [30:0]gmem_addr_1_reg_1288;
  wire \gmem_addr_1_reg_1288[11]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288[11]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[11]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[11]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[15]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288[15]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[15]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[15]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[19]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288[19]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[19]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[19]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[23]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288[23]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[23]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[23]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_10_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_6_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_7_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_8_n_0 ;
  wire \gmem_addr_1_reg_1288[27]_i_9_n_0 ;
  wire \gmem_addr_1_reg_1288[30]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[30]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[30]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[30]_i_6_n_0 ;
  wire \gmem_addr_1_reg_1288[30]_i_7_n_0 ;
  wire \gmem_addr_1_reg_1288[30]_i_8_n_0 ;
  wire \gmem_addr_1_reg_1288[3]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288[3]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[3]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[3]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288[7]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288[7]_i_3_n_0 ;
  wire \gmem_addr_1_reg_1288[7]_i_4_n_0 ;
  wire \gmem_addr_1_reg_1288[7]_i_5_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[11]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[11]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[11]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[11]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[15]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[15]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[15]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[15]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[19]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[19]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[19]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[19]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[23]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[23]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[23]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[23]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_2_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_2_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_2_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[27]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[30]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[30]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[30]_i_2_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[30]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[3]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[3]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[3]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[3]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1288_reg[7]_i_1_n_0 ;
  wire \gmem_addr_1_reg_1288_reg[7]_i_1_n_1 ;
  wire \gmem_addr_1_reg_1288_reg[7]_i_1_n_2 ;
  wire \gmem_addr_1_reg_1288_reg[7]_i_1_n_3 ;
  wire [30:0]gmem_addr_2_reg_1384;
  wire \gmem_addr_2_reg_1384[11]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[11]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[15]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[19]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[23]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[27]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_13_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_14_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_15_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_16_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_17_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_20_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_21_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_22_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_23_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_24_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_25_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_26_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_27_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_28_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_29_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_30_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_31_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[30]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_13_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_14_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_15_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[3]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_10_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_13_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_14_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_15_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_3_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_4_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_5_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_6_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_7_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_8_n_0 ;
  wire \gmem_addr_2_reg_1384[7]_i_9_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[11]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[15]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[19]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[23]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[27]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_11_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_11_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_11_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_12_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_12_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_12_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_12_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_18_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_18_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_18_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_18_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_19_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_19_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_19_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_19_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_4_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_4_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_4_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_5_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_6_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[30]_i_6_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_11_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_11_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_11_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[3]_i_2_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_11_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_11_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_11_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_11_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_1_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_1_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_1_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_1_n_3 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_2_n_0 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_2_n_1 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_2_n_2 ;
  wire \gmem_addr_2_reg_1384_reg[7]_i_2_n_3 ;
  wire [30:0]gmem_addr_3_reg_1390;
  wire \gmem_addr_3_reg_1390[11]_i_10_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_11_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1390[11]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_10_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_11_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1390[15]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1390[19]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[19]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[19]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[19]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[23]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[23]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[23]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[23]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[27]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[27]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[27]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[27]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[30]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[30]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[30]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_10_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_11_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_12_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_13_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_14_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_15_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1390[3]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_10_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_11_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_12_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_13_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_14_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_15_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_3_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_4_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_5_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_6_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_8_n_0 ;
  wire \gmem_addr_3_reg_1390[7]_i_9_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_7_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_7_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[11]_i_7_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_7_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_7_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[15]_i_7_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[19]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[23]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[27]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[30]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[30]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[30]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[30]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_7_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_7_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[3]_i_7_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_1_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_1_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_1_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_1_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_2_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_2_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_2_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_2_n_3 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_7_n_0 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_7_n_1 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_7_n_2 ;
  wire \gmem_addr_3_reg_1390_reg[7]_i_7_n_3 ;
  wire [30:0]gmem_addr_reg_1249;
  wire \gmem_addr_reg_1249[11]_i_2_n_0 ;
  wire \gmem_addr_reg_1249[11]_i_3_n_0 ;
  wire \gmem_addr_reg_1249[11]_i_4_n_0 ;
  wire \gmem_addr_reg_1249[11]_i_5_n_0 ;
  wire \gmem_addr_reg_1249[15]_i_2_n_0 ;
  wire \gmem_addr_reg_1249[15]_i_3_n_0 ;
  wire \gmem_addr_reg_1249[15]_i_4_n_0 ;
  wire \gmem_addr_reg_1249[15]_i_5_n_0 ;
  wire \gmem_addr_reg_1249[3]_i_2_n_0 ;
  wire \gmem_addr_reg_1249[3]_i_3_n_0 ;
  wire \gmem_addr_reg_1249[3]_i_4_n_0 ;
  wire \gmem_addr_reg_1249[3]_i_5_n_0 ;
  wire \gmem_addr_reg_1249[7]_i_2_n_0 ;
  wire \gmem_addr_reg_1249[7]_i_3_n_0 ;
  wire \gmem_addr_reg_1249[7]_i_4_n_0 ;
  wire \gmem_addr_reg_1249[7]_i_5_n_0 ;
  wire \gmem_addr_reg_1249_reg[11]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[11]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[11]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[11]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[15]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[15]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[15]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[15]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[19]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[19]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[19]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[19]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[23]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[23]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[23]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[23]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[27]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[27]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[27]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[27]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[30]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[3]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[3]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[3]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[3]_i_1_n_3 ;
  wire \gmem_addr_reg_1249_reg[7]_i_1_n_0 ;
  wire \gmem_addr_reg_1249_reg[7]_i_1_n_1 ;
  wire \gmem_addr_reg_1249_reg[7]_i_1_n_2 ;
  wire \gmem_addr_reg_1249_reg[7]_i_1_n_3 ;
  wire grp_fu_519_ap_start;
  wire i_op_assign_1_reg_329;
  wire \i_op_assign_1_reg_329_reg_n_0_[0] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[10] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[11] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[12] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[13] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[14] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[15] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[1] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[2] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[3] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[4] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[5] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[6] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[7] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[8] ;
  wire \i_op_assign_1_reg_329_reg_n_0_[9] ;
  wire i_op_assign_2_reg_374;
  wire \i_op_assign_2_reg_374_reg_n_0_[0] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[1] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[2] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[3] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[4] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[5] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[6] ;
  wire \i_op_assign_2_reg_374_reg_n_0_[7] ;
  wire i_op_assign_3_reg_409;
  wire i_op_assign_3_reg_4090;
  wire \i_op_assign_3_reg_409_reg_n_0_[0] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[1] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[2] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[3] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[4] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[5] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[6] ;
  wire \i_op_assign_3_reg_409_reg_n_0_[7] ;
  wire [11:0]i_op_assign_4_reg_273;
  wire [11:0]i_op_assign_5_reg_295;
  wire i_op_assign_reg_251;
  wire \i_op_assign_reg_251_reg_n_0_[0] ;
  wire \i_op_assign_reg_251_reg_n_0_[10] ;
  wire \i_op_assign_reg_251_reg_n_0_[11] ;
  wire \i_op_assign_reg_251_reg_n_0_[12] ;
  wire \i_op_assign_reg_251_reg_n_0_[13] ;
  wire \i_op_assign_reg_251_reg_n_0_[14] ;
  wire \i_op_assign_reg_251_reg_n_0_[15] ;
  wire \i_op_assign_reg_251_reg_n_0_[1] ;
  wire \i_op_assign_reg_251_reg_n_0_[2] ;
  wire \i_op_assign_reg_251_reg_n_0_[3] ;
  wire \i_op_assign_reg_251_reg_n_0_[4] ;
  wire \i_op_assign_reg_251_reg_n_0_[5] ;
  wire \i_op_assign_reg_251_reg_n_0_[6] ;
  wire \i_op_assign_reg_251_reg_n_0_[7] ;
  wire \i_op_assign_reg_251_reg_n_0_[8] ;
  wire \i_op_assign_reg_251_reg_n_0_[9] ;
  wire [15:0]ic_fu_802_p2;
  wire [15:0]ic_reg_1330;
  wire \ic_reg_1330_reg[12]_i_1_n_0 ;
  wire \ic_reg_1330_reg[12]_i_1_n_1 ;
  wire \ic_reg_1330_reg[12]_i_1_n_2 ;
  wire \ic_reg_1330_reg[12]_i_1_n_3 ;
  wire \ic_reg_1330_reg[15]_i_2_n_2 ;
  wire \ic_reg_1330_reg[15]_i_2_n_3 ;
  wire \ic_reg_1330_reg[4]_i_1_n_0 ;
  wire \ic_reg_1330_reg[4]_i_1_n_1 ;
  wire \ic_reg_1330_reg[4]_i_1_n_2 ;
  wire \ic_reg_1330_reg[4]_i_1_n_3 ;
  wire \ic_reg_1330_reg[8]_i_1_n_0 ;
  wire \ic_reg_1330_reg[8]_i_1_n_1 ;
  wire \ic_reg_1330_reg[8]_i_1_n_2 ;
  wire \ic_reg_1330_reg[8]_i_1_n_3 ;
  wire [15:0]in_channel_V;
  wire [15:0]in_channel_V_read_reg_1077;
  wire [31:1]in_data_V;
  wire [30:0]in_data_V2_sum_fu_947_p2;
  wire [7:0]input_height_V_read_reg_1038;
  wire [7:0]input_width_V_read_reg_1044;
  wire interrupt;
  wire [19:0]iw_cast_fu_881_p1;
  wire [7:0]kernel_size_V_read_reg_1061;
  wire [7:0]kh_fu_833_p2;
  wire [7:0]kh_reg_1353;
  wire \kh_reg_1353[7]_i_2_n_0 ;
  wire [7:0]kw_fu_870_p2;
  wire [7:0]kw_reg_1375;
  wire \kw_reg_1375[7]_i_2_n_0 ;
  wire [7:0]lhs_V_1_fu_525_p1;
  wire lhs_V_7_cast_reg_1335_reg_n_100;
  wire lhs_V_7_cast_reg_1335_reg_n_101;
  wire lhs_V_7_cast_reg_1335_reg_n_102;
  wire lhs_V_7_cast_reg_1335_reg_n_103;
  wire lhs_V_7_cast_reg_1335_reg_n_104;
  wire lhs_V_7_cast_reg_1335_reg_n_105;
  wire lhs_V_7_cast_reg_1335_reg_n_74;
  wire lhs_V_7_cast_reg_1335_reg_n_75;
  wire lhs_V_7_cast_reg_1335_reg_n_76;
  wire lhs_V_7_cast_reg_1335_reg_n_77;
  wire lhs_V_7_cast_reg_1335_reg_n_78;
  wire lhs_V_7_cast_reg_1335_reg_n_79;
  wire lhs_V_7_cast_reg_1335_reg_n_80;
  wire lhs_V_7_cast_reg_1335_reg_n_81;
  wire lhs_V_7_cast_reg_1335_reg_n_82;
  wire lhs_V_7_cast_reg_1335_reg_n_83;
  wire lhs_V_7_cast_reg_1335_reg_n_84;
  wire lhs_V_7_cast_reg_1335_reg_n_85;
  wire lhs_V_7_cast_reg_1335_reg_n_86;
  wire lhs_V_7_cast_reg_1335_reg_n_87;
  wire lhs_V_7_cast_reg_1335_reg_n_88;
  wire lhs_V_7_cast_reg_1335_reg_n_89;
  wire lhs_V_7_cast_reg_1335_reg_n_90;
  wire lhs_V_7_cast_reg_1335_reg_n_91;
  wire lhs_V_7_cast_reg_1335_reg_n_92;
  wire lhs_V_7_cast_reg_1335_reg_n_93;
  wire lhs_V_7_cast_reg_1335_reg_n_94;
  wire lhs_V_7_cast_reg_1335_reg_n_95;
  wire lhs_V_7_cast_reg_1335_reg_n_96;
  wire lhs_V_7_cast_reg_1335_reg_n_97;
  wire lhs_V_7_cast_reg_1335_reg_n_98;
  wire lhs_V_7_cast_reg_1335_reg_n_99;
  wire [7:0]lhs_V_fu_475_p1;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]next_mul1_fu_638_p2;
  wire [18:0]next_mul2_fu_698_p2;
  wire [18:0]next_mul2_reg_1270;
  wire \next_mul2_reg_1270[3]_i_2_n_0 ;
  wire \next_mul2_reg_1270[3]_i_3_n_0 ;
  wire \next_mul2_reg_1270[3]_i_4_n_0 ;
  wire \next_mul2_reg_1270[3]_i_5_n_0 ;
  wire \next_mul2_reg_1270[7]_i_2_n_0 ;
  wire \next_mul2_reg_1270[7]_i_3_n_0 ;
  wire \next_mul2_reg_1270[7]_i_4_n_0 ;
  wire \next_mul2_reg_1270[7]_i_5_n_0 ;
  wire \next_mul2_reg_1270_reg[11]_i_1_n_0 ;
  wire \next_mul2_reg_1270_reg[11]_i_1_n_1 ;
  wire \next_mul2_reg_1270_reg[11]_i_1_n_2 ;
  wire \next_mul2_reg_1270_reg[11]_i_1_n_3 ;
  wire \next_mul2_reg_1270_reg[15]_i_1_n_0 ;
  wire \next_mul2_reg_1270_reg[15]_i_1_n_1 ;
  wire \next_mul2_reg_1270_reg[15]_i_1_n_2 ;
  wire \next_mul2_reg_1270_reg[15]_i_1_n_3 ;
  wire \next_mul2_reg_1270_reg[18]_i_1_n_2 ;
  wire \next_mul2_reg_1270_reg[18]_i_1_n_3 ;
  wire \next_mul2_reg_1270_reg[3]_i_1_n_0 ;
  wire \next_mul2_reg_1270_reg[3]_i_1_n_1 ;
  wire \next_mul2_reg_1270_reg[3]_i_1_n_2 ;
  wire \next_mul2_reg_1270_reg[3]_i_1_n_3 ;
  wire \next_mul2_reg_1270_reg[7]_i_1_n_0 ;
  wire \next_mul2_reg_1270_reg[7]_i_1_n_1 ;
  wire \next_mul2_reg_1270_reg[7]_i_1_n_2 ;
  wire \next_mul2_reg_1270_reg[7]_i_1_n_3 ;
  wire [18:0]next_mul3_fu_762_p2;
  wire [18:0]next_mul3_reg_1299;
  wire \next_mul3_reg_1299[3]_i_2_n_0 ;
  wire \next_mul3_reg_1299[3]_i_3_n_0 ;
  wire \next_mul3_reg_1299[3]_i_4_n_0 ;
  wire \next_mul3_reg_1299[3]_i_5_n_0 ;
  wire \next_mul3_reg_1299[7]_i_2_n_0 ;
  wire \next_mul3_reg_1299[7]_i_3_n_0 ;
  wire \next_mul3_reg_1299[7]_i_4_n_0 ;
  wire \next_mul3_reg_1299[7]_i_5_n_0 ;
  wire \next_mul3_reg_1299_reg[11]_i_1_n_0 ;
  wire \next_mul3_reg_1299_reg[11]_i_1_n_1 ;
  wire \next_mul3_reg_1299_reg[11]_i_1_n_2 ;
  wire \next_mul3_reg_1299_reg[11]_i_1_n_3 ;
  wire \next_mul3_reg_1299_reg[15]_i_1_n_0 ;
  wire \next_mul3_reg_1299_reg[15]_i_1_n_1 ;
  wire \next_mul3_reg_1299_reg[15]_i_1_n_2 ;
  wire \next_mul3_reg_1299_reg[15]_i_1_n_3 ;
  wire \next_mul3_reg_1299_reg[18]_i_1_n_2 ;
  wire \next_mul3_reg_1299_reg[18]_i_1_n_3 ;
  wire \next_mul3_reg_1299_reg[3]_i_1_n_0 ;
  wire \next_mul3_reg_1299_reg[3]_i_1_n_1 ;
  wire \next_mul3_reg_1299_reg[3]_i_1_n_2 ;
  wire \next_mul3_reg_1299_reg[3]_i_1_n_3 ;
  wire \next_mul3_reg_1299_reg[7]_i_1_n_0 ;
  wire \next_mul3_reg_1299_reg[7]_i_1_n_1 ;
  wire \next_mul3_reg_1299_reg[7]_i_1_n_2 ;
  wire \next_mul3_reg_1299_reg[7]_i_1_n_3 ;
  wire [23:0]next_mul4_fu_787_p2;
  wire [23:0]next_mul5_fu_792_p2;
  wire [23:0]next_mul5_reg_1322;
  wire \next_mul5_reg_1322[3]_i_2_n_0 ;
  wire \next_mul5_reg_1322[3]_i_3_n_0 ;
  wire \next_mul5_reg_1322[3]_i_4_n_0 ;
  wire \next_mul5_reg_1322[3]_i_5_n_0 ;
  wire \next_mul5_reg_1322[7]_i_2_n_0 ;
  wire \next_mul5_reg_1322[7]_i_3_n_0 ;
  wire \next_mul5_reg_1322[7]_i_4_n_0 ;
  wire \next_mul5_reg_1322[7]_i_5_n_0 ;
  wire \next_mul5_reg_1322_reg[11]_i_1_n_0 ;
  wire \next_mul5_reg_1322_reg[11]_i_1_n_1 ;
  wire \next_mul5_reg_1322_reg[11]_i_1_n_2 ;
  wire \next_mul5_reg_1322_reg[11]_i_1_n_3 ;
  wire \next_mul5_reg_1322_reg[15]_i_1_n_0 ;
  wire \next_mul5_reg_1322_reg[15]_i_1_n_1 ;
  wire \next_mul5_reg_1322_reg[15]_i_1_n_2 ;
  wire \next_mul5_reg_1322_reg[15]_i_1_n_3 ;
  wire \next_mul5_reg_1322_reg[19]_i_1_n_0 ;
  wire \next_mul5_reg_1322_reg[19]_i_1_n_1 ;
  wire \next_mul5_reg_1322_reg[19]_i_1_n_2 ;
  wire \next_mul5_reg_1322_reg[19]_i_1_n_3 ;
  wire \next_mul5_reg_1322_reg[23]_i_1_n_1 ;
  wire \next_mul5_reg_1322_reg[23]_i_1_n_2 ;
  wire \next_mul5_reg_1322_reg[23]_i_1_n_3 ;
  wire \next_mul5_reg_1322_reg[3]_i_1_n_0 ;
  wire \next_mul5_reg_1322_reg[3]_i_1_n_1 ;
  wire \next_mul5_reg_1322_reg[3]_i_1_n_2 ;
  wire \next_mul5_reg_1322_reg[3]_i_1_n_3 ;
  wire \next_mul5_reg_1322_reg[7]_i_1_n_0 ;
  wire \next_mul5_reg_1322_reg[7]_i_1_n_1 ;
  wire \next_mul5_reg_1322_reg[7]_i_1_n_2 ;
  wire \next_mul5_reg_1322_reg[7]_i_1_n_3 ;
  wire [15:0]next_mul_fu_819_p2;
  wire [15:0]next_mul_reg_1345;
  wire \next_mul_reg_1345[3]_i_2_n_0 ;
  wire \next_mul_reg_1345[3]_i_3_n_0 ;
  wire \next_mul_reg_1345[3]_i_4_n_0 ;
  wire \next_mul_reg_1345[3]_i_5_n_0 ;
  wire \next_mul_reg_1345[7]_i_2_n_0 ;
  wire \next_mul_reg_1345[7]_i_3_n_0 ;
  wire \next_mul_reg_1345[7]_i_4_n_0 ;
  wire \next_mul_reg_1345[7]_i_5_n_0 ;
  wire \next_mul_reg_1345_reg[11]_i_1_n_0 ;
  wire \next_mul_reg_1345_reg[11]_i_1_n_1 ;
  wire \next_mul_reg_1345_reg[11]_i_1_n_2 ;
  wire \next_mul_reg_1345_reg[11]_i_1_n_3 ;
  wire \next_mul_reg_1345_reg[15]_i_1_n_1 ;
  wire \next_mul_reg_1345_reg[15]_i_1_n_2 ;
  wire \next_mul_reg_1345_reg[15]_i_1_n_3 ;
  wire \next_mul_reg_1345_reg[3]_i_1_n_0 ;
  wire \next_mul_reg_1345_reg[3]_i_1_n_1 ;
  wire \next_mul_reg_1345_reg[3]_i_1_n_2 ;
  wire \next_mul_reg_1345_reg[3]_i_1_n_3 ;
  wire \next_mul_reg_1345_reg[7]_i_1_n_0 ;
  wire \next_mul_reg_1345_reg[7]_i_1_n_1 ;
  wire \next_mul_reg_1345_reg[7]_i_1_n_2 ;
  wire \next_mul_reg_1345_reg[7]_i_1_n_3 ;
  wire [15:0]oc_fu_652_p2;
  wire [15:0]oc_reg_1239;
  wire \oc_reg_1239_reg[13]_i_1_n_2 ;
  wire \oc_reg_1239_reg[13]_i_1_n_3 ;
  wire \oc_reg_1239_reg[1]_i_1_n_0 ;
  wire \oc_reg_1239_reg[1]_i_1_n_1 ;
  wire \oc_reg_1239_reg[1]_i_1_n_2 ;
  wire \oc_reg_1239_reg[1]_i_1_n_3 ;
  wire \oc_reg_1239_reg[5]_i_1_n_0 ;
  wire \oc_reg_1239_reg[5]_i_1_n_1 ;
  wire \oc_reg_1239_reg[5]_i_1_n_2 ;
  wire \oc_reg_1239_reg[5]_i_1_n_3 ;
  wire \oc_reg_1239_reg[9]_i_1_n_0 ;
  wire \oc_reg_1239_reg[9]_i_1_n_1 ;
  wire \oc_reg_1239_reg[9]_i_1_n_2 ;
  wire \oc_reg_1239_reg[9]_i_1_n_3 ;
  wire [11:0]oh_fu_716_p2;
  wire [11:0]oh_reg_1278;
  wire \oh_reg_1278_reg[11]_i_1_n_2 ;
  wire \oh_reg_1278_reg[11]_i_1_n_3 ;
  wire \oh_reg_1278_reg[4]_i_1_n_0 ;
  wire \oh_reg_1278_reg[4]_i_1_n_1 ;
  wire \oh_reg_1278_reg[4]_i_1_n_2 ;
  wire \oh_reg_1278_reg[4]_i_1_n_3 ;
  wire \oh_reg_1278_reg[8]_i_1_n_0 ;
  wire \oh_reg_1278_reg[8]_i_1_n_1 ;
  wire \oh_reg_1278_reg[8]_i_1_n_2 ;
  wire \oh_reg_1278_reg[8]_i_1_n_3 ;
  wire or_cond5_reg_1380;
  wire \or_cond5_reg_1380[0]_i_1_n_0 ;
  wire [15:0]out_channel_V;
  wire [15:0]out_channel_V_read_reg_1072;
  wire [31:1]out_data_V;
  wire [30:0]out_data_V8_sum_fu_739_p2;
  wire [12:0]output_height_cast_c_fu_591_p1;
  wire [12:0]output_height_reg_1149;
  wire [12:0]output_width_cast_fu_577_p1;
  wire [12:0]output_width_reg_1139;
  wire [11:0]ow_fu_776_p2;
  wire [11:0]ow_reg_1307;
  wire \ow_reg_1307_reg[11]_i_1_n_2 ;
  wire \ow_reg_1307_reg[11]_i_1_n_3 ;
  wire \ow_reg_1307_reg[4]_i_1_n_0 ;
  wire \ow_reg_1307_reg[4]_i_1_n_1 ;
  wire \ow_reg_1307_reg[4]_i_1_n_2 ;
  wire \ow_reg_1307_reg[4]_i_1_n_3 ;
  wire \ow_reg_1307_reg[8]_i_1_n_0 ;
  wire \ow_reg_1307_reg[8]_i_1_n_1 ;
  wire \ow_reg_1307_reg[8]_i_1_n_2 ;
  wire \ow_reg_1307_reg[8]_i_1_n_3 ;
  wire [15:0]p_0367_2_reg_362;
  wire \p_0367_2_reg_362[0]_i_1_n_0 ;
  wire \p_0367_2_reg_362[10]_i_1_n_0 ;
  wire \p_0367_2_reg_362[11]_i_1_n_0 ;
  wire \p_0367_2_reg_362[12]_i_1_n_0 ;
  wire \p_0367_2_reg_362[13]_i_1_n_0 ;
  wire \p_0367_2_reg_362[14]_i_1_n_0 ;
  wire \p_0367_2_reg_362[15]_i_1_n_0 ;
  wire \p_0367_2_reg_362[15]_i_2_n_0 ;
  wire \p_0367_2_reg_362[1]_i_1_n_0 ;
  wire \p_0367_2_reg_362[2]_i_1_n_0 ;
  wire \p_0367_2_reg_362[3]_i_1_n_0 ;
  wire \p_0367_2_reg_362[4]_i_1_n_0 ;
  wire \p_0367_2_reg_362[5]_i_1_n_0 ;
  wire \p_0367_2_reg_362[6]_i_1_n_0 ;
  wire \p_0367_2_reg_362[7]_i_1_n_0 ;
  wire \p_0367_2_reg_362[8]_i_1_n_0 ;
  wire \p_0367_2_reg_362[9]_i_1_n_0 ;
  wire p_0_in;
  wire p_1_in;
  wire [15:0]p_Val2_1_reg_1406;
  wire [15:0]p_Val2_2_be_reg_420;
  wire \p_Val2_2_be_reg_420[15]_i_2_n_0 ;
  wire [15:0]p_Val2_2_reg_397;
  wire [15:0]p_Val2_s_reg_317;
  wire [7:0]padding_V;
  wire [7:0]padding_V_read_reg_1051;
  wire [18:0]phi_mul20_cast_reg_1265;
  wire [18:0]phi_mul2_reg_284;
  wire [18:0]phi_mul3_reg_306;
  wire [10:3]remd_tmp;
  wire [31:0]ret_V_10_reg_262;
  wire \ret_V_10_reg_262[11]_i_3_n_0 ;
  wire \ret_V_10_reg_262[11]_i_4_n_0 ;
  wire \ret_V_10_reg_262[11]_i_5_n_0 ;
  wire \ret_V_10_reg_262[11]_i_6_n_0 ;
  wire \ret_V_10_reg_262[15]_i_3_n_0 ;
  wire \ret_V_10_reg_262[15]_i_4_n_0 ;
  wire \ret_V_10_reg_262[15]_i_5_n_0 ;
  wire \ret_V_10_reg_262[15]_i_6_n_0 ;
  wire \ret_V_10_reg_262[3]_i_3_n_0 ;
  wire \ret_V_10_reg_262[3]_i_4_n_0 ;
  wire \ret_V_10_reg_262[3]_i_5_n_0 ;
  wire \ret_V_10_reg_262[3]_i_6_n_0 ;
  wire \ret_V_10_reg_262[7]_i_3_n_0 ;
  wire \ret_V_10_reg_262[7]_i_4_n_0 ;
  wire \ret_V_10_reg_262[7]_i_5_n_0 ;
  wire \ret_V_10_reg_262[7]_i_6_n_0 ;
  wire \ret_V_10_reg_262_reg[0]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[10]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[11]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[11]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[11]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[11]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[11]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[12]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[13]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[14]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[15]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[15]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[15]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[15]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[15]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[16]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[17]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[18]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[19]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[19]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[19]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[19]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[19]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[1]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[20]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[21]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[22]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[23]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[23]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[23]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[23]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[23]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[24]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[25]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[26]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[27]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[27]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[27]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[27]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[27]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[28]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[29]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[2]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[30]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[31]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[31]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[31]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[31]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[3]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[3]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[3]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[3]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[3]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[4]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[5]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[6]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[7]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[7]_i_2_n_0 ;
  wire \ret_V_10_reg_262_reg[7]_i_2_n_1 ;
  wire \ret_V_10_reg_262_reg[7]_i_2_n_2 ;
  wire \ret_V_10_reg_262_reg[7]_i_2_n_3 ;
  wire \ret_V_10_reg_262_reg[8]_i_1_n_0 ;
  wire \ret_V_10_reg_262_reg[9]_i_1_n_0 ;
  wire [23:0]ret_V_11_reg_351;
  wire \ret_V_11_reg_351[3]_i_3_n_0 ;
  wire \ret_V_11_reg_351[3]_i_4_n_0 ;
  wire \ret_V_11_reg_351[3]_i_5_n_0 ;
  wire \ret_V_11_reg_351[3]_i_6_n_0 ;
  wire \ret_V_11_reg_351[7]_i_3_n_0 ;
  wire \ret_V_11_reg_351[7]_i_4_n_0 ;
  wire \ret_V_11_reg_351[7]_i_5_n_0 ;
  wire \ret_V_11_reg_351[7]_i_6_n_0 ;
  wire \ret_V_11_reg_351_reg[0]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[10]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[11]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[11]_i_2_n_0 ;
  wire \ret_V_11_reg_351_reg[11]_i_2_n_1 ;
  wire \ret_V_11_reg_351_reg[11]_i_2_n_2 ;
  wire \ret_V_11_reg_351_reg[11]_i_2_n_3 ;
  wire \ret_V_11_reg_351_reg[12]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[13]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[14]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[15]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[15]_i_2_n_0 ;
  wire \ret_V_11_reg_351_reg[15]_i_2_n_1 ;
  wire \ret_V_11_reg_351_reg[15]_i_2_n_2 ;
  wire \ret_V_11_reg_351_reg[15]_i_2_n_3 ;
  wire \ret_V_11_reg_351_reg[16]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[17]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[18]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[19]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[19]_i_2_n_0 ;
  wire \ret_V_11_reg_351_reg[19]_i_2_n_1 ;
  wire \ret_V_11_reg_351_reg[19]_i_2_n_2 ;
  wire \ret_V_11_reg_351_reg[19]_i_2_n_3 ;
  wire \ret_V_11_reg_351_reg[1]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[20]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[21]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[22]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[23]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[23]_i_2_n_1 ;
  wire \ret_V_11_reg_351_reg[23]_i_2_n_2 ;
  wire \ret_V_11_reg_351_reg[23]_i_2_n_3 ;
  wire \ret_V_11_reg_351_reg[2]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[3]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[3]_i_2_n_0 ;
  wire \ret_V_11_reg_351_reg[3]_i_2_n_1 ;
  wire \ret_V_11_reg_351_reg[3]_i_2_n_2 ;
  wire \ret_V_11_reg_351_reg[3]_i_2_n_3 ;
  wire \ret_V_11_reg_351_reg[4]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[5]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[6]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[7]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[7]_i_2_n_0 ;
  wire \ret_V_11_reg_351_reg[7]_i_2_n_1 ;
  wire \ret_V_11_reg_351_reg[7]_i_2_n_2 ;
  wire \ret_V_11_reg_351_reg[7]_i_2_n_3 ;
  wire \ret_V_11_reg_351_reg[8]_i_1_n_0 ;
  wire \ret_V_11_reg_351_reg[9]_i_1_n_0 ;
  wire [15:0]ret_V_12_reg_385;
  wire [10:0]ret_V_2_tr_fu_505_p2;
  wire ret_V_3_fu_681_p2_n_100;
  wire ret_V_3_fu_681_p2_n_101;
  wire ret_V_3_fu_681_p2_n_102;
  wire ret_V_3_fu_681_p2_n_103;
  wire ret_V_3_fu_681_p2_n_104;
  wire ret_V_3_fu_681_p2_n_105;
  wire ret_V_3_fu_681_p2_n_106;
  wire ret_V_3_fu_681_p2_n_107;
  wire ret_V_3_fu_681_p2_n_108;
  wire ret_V_3_fu_681_p2_n_109;
  wire ret_V_3_fu_681_p2_n_110;
  wire ret_V_3_fu_681_p2_n_111;
  wire ret_V_3_fu_681_p2_n_112;
  wire ret_V_3_fu_681_p2_n_113;
  wire ret_V_3_fu_681_p2_n_114;
  wire ret_V_3_fu_681_p2_n_115;
  wire ret_V_3_fu_681_p2_n_116;
  wire ret_V_3_fu_681_p2_n_117;
  wire ret_V_3_fu_681_p2_n_118;
  wire ret_V_3_fu_681_p2_n_119;
  wire ret_V_3_fu_681_p2_n_120;
  wire ret_V_3_fu_681_p2_n_121;
  wire ret_V_3_fu_681_p2_n_122;
  wire ret_V_3_fu_681_p2_n_123;
  wire ret_V_3_fu_681_p2_n_124;
  wire ret_V_3_fu_681_p2_n_125;
  wire ret_V_3_fu_681_p2_n_126;
  wire ret_V_3_fu_681_p2_n_127;
  wire ret_V_3_fu_681_p2_n_128;
  wire ret_V_3_fu_681_p2_n_129;
  wire ret_V_3_fu_681_p2_n_130;
  wire ret_V_3_fu_681_p2_n_131;
  wire ret_V_3_fu_681_p2_n_132;
  wire ret_V_3_fu_681_p2_n_133;
  wire ret_V_3_fu_681_p2_n_134;
  wire ret_V_3_fu_681_p2_n_135;
  wire ret_V_3_fu_681_p2_n_136;
  wire ret_V_3_fu_681_p2_n_137;
  wire ret_V_3_fu_681_p2_n_138;
  wire ret_V_3_fu_681_p2_n_139;
  wire ret_V_3_fu_681_p2_n_140;
  wire ret_V_3_fu_681_p2_n_141;
  wire ret_V_3_fu_681_p2_n_142;
  wire ret_V_3_fu_681_p2_n_143;
  wire ret_V_3_fu_681_p2_n_144;
  wire ret_V_3_fu_681_p2_n_145;
  wire ret_V_3_fu_681_p2_n_146;
  wire ret_V_3_fu_681_p2_n_147;
  wire ret_V_3_fu_681_p2_n_148;
  wire ret_V_3_fu_681_p2_n_149;
  wire ret_V_3_fu_681_p2_n_150;
  wire ret_V_3_fu_681_p2_n_151;
  wire ret_V_3_fu_681_p2_n_152;
  wire ret_V_3_fu_681_p2_n_153;
  wire ret_V_3_fu_681_p2_n_58;
  wire ret_V_3_fu_681_p2_n_59;
  wire ret_V_3_fu_681_p2_n_60;
  wire ret_V_3_fu_681_p2_n_61;
  wire ret_V_3_fu_681_p2_n_62;
  wire ret_V_3_fu_681_p2_n_63;
  wire ret_V_3_fu_681_p2_n_64;
  wire ret_V_3_fu_681_p2_n_65;
  wire ret_V_3_fu_681_p2_n_66;
  wire ret_V_3_fu_681_p2_n_67;
  wire ret_V_3_fu_681_p2_n_68;
  wire ret_V_3_fu_681_p2_n_69;
  wire ret_V_3_fu_681_p2_n_70;
  wire ret_V_3_fu_681_p2_n_71;
  wire ret_V_3_fu_681_p2_n_72;
  wire ret_V_3_fu_681_p2_n_73;
  wire ret_V_3_fu_681_p2_n_74;
  wire ret_V_3_fu_681_p2_n_75;
  wire ret_V_3_fu_681_p2_n_76;
  wire ret_V_3_fu_681_p2_n_77;
  wire ret_V_3_fu_681_p2_n_78;
  wire ret_V_3_fu_681_p2_n_79;
  wire ret_V_3_fu_681_p2_n_80;
  wire ret_V_3_fu_681_p2_n_81;
  wire ret_V_3_fu_681_p2_n_82;
  wire ret_V_3_fu_681_p2_n_83;
  wire ret_V_3_fu_681_p2_n_84;
  wire ret_V_3_fu_681_p2_n_85;
  wire ret_V_3_fu_681_p2_n_86;
  wire ret_V_3_fu_681_p2_n_87;
  wire ret_V_3_fu_681_p2_n_88;
  wire ret_V_3_fu_681_p2_n_89;
  wire ret_V_3_fu_681_p2_n_90;
  wire ret_V_3_fu_681_p2_n_91;
  wire ret_V_3_fu_681_p2_n_92;
  wire ret_V_3_fu_681_p2_n_93;
  wire ret_V_3_fu_681_p2_n_94;
  wire ret_V_3_fu_681_p2_n_95;
  wire ret_V_3_fu_681_p2_n_96;
  wire ret_V_3_fu_681_p2_n_97;
  wire ret_V_3_fu_681_p2_n_98;
  wire ret_V_3_fu_681_p2_n_99;
  wire [31:17]ret_V_3_reg_1255_reg__1;
  wire ret_V_3_reg_1255_reg_n_58;
  wire ret_V_3_reg_1255_reg_n_59;
  wire ret_V_3_reg_1255_reg_n_60;
  wire ret_V_3_reg_1255_reg_n_61;
  wire ret_V_3_reg_1255_reg_n_62;
  wire ret_V_3_reg_1255_reg_n_63;
  wire ret_V_3_reg_1255_reg_n_64;
  wire ret_V_3_reg_1255_reg_n_65;
  wire ret_V_3_reg_1255_reg_n_66;
  wire ret_V_3_reg_1255_reg_n_67;
  wire ret_V_3_reg_1255_reg_n_68;
  wire ret_V_3_reg_1255_reg_n_69;
  wire ret_V_3_reg_1255_reg_n_70;
  wire ret_V_3_reg_1255_reg_n_71;
  wire ret_V_3_reg_1255_reg_n_72;
  wire ret_V_3_reg_1255_reg_n_73;
  wire ret_V_3_reg_1255_reg_n_74;
  wire ret_V_3_reg_1255_reg_n_75;
  wire ret_V_3_reg_1255_reg_n_76;
  wire ret_V_3_reg_1255_reg_n_77;
  wire ret_V_3_reg_1255_reg_n_78;
  wire ret_V_3_reg_1255_reg_n_79;
  wire ret_V_3_reg_1255_reg_n_80;
  wire ret_V_3_reg_1255_reg_n_81;
  wire ret_V_3_reg_1255_reg_n_82;
  wire ret_V_3_reg_1255_reg_n_83;
  wire ret_V_3_reg_1255_reg_n_84;
  wire ret_V_3_reg_1255_reg_n_85;
  wire ret_V_3_reg_1255_reg_n_86;
  wire ret_V_3_reg_1255_reg_n_87;
  wire ret_V_3_reg_1255_reg_n_88;
  wire ret_V_3_reg_1255_reg_n_89;
  wire ret_V_3_reg_1255_reg_n_90;
  wire ret_V_4_fu_689_p2_n_100;
  wire ret_V_4_fu_689_p2_n_101;
  wire ret_V_4_fu_689_p2_n_102;
  wire ret_V_4_fu_689_p2_n_103;
  wire ret_V_4_fu_689_p2_n_104;
  wire ret_V_4_fu_689_p2_n_105;
  wire ret_V_4_fu_689_p2_n_106;
  wire ret_V_4_fu_689_p2_n_107;
  wire ret_V_4_fu_689_p2_n_108;
  wire ret_V_4_fu_689_p2_n_109;
  wire ret_V_4_fu_689_p2_n_110;
  wire ret_V_4_fu_689_p2_n_111;
  wire ret_V_4_fu_689_p2_n_112;
  wire ret_V_4_fu_689_p2_n_113;
  wire ret_V_4_fu_689_p2_n_114;
  wire ret_V_4_fu_689_p2_n_115;
  wire ret_V_4_fu_689_p2_n_116;
  wire ret_V_4_fu_689_p2_n_117;
  wire ret_V_4_fu_689_p2_n_118;
  wire ret_V_4_fu_689_p2_n_119;
  wire ret_V_4_fu_689_p2_n_120;
  wire ret_V_4_fu_689_p2_n_121;
  wire ret_V_4_fu_689_p2_n_122;
  wire ret_V_4_fu_689_p2_n_123;
  wire ret_V_4_fu_689_p2_n_124;
  wire ret_V_4_fu_689_p2_n_125;
  wire ret_V_4_fu_689_p2_n_126;
  wire ret_V_4_fu_689_p2_n_127;
  wire ret_V_4_fu_689_p2_n_128;
  wire ret_V_4_fu_689_p2_n_129;
  wire ret_V_4_fu_689_p2_n_130;
  wire ret_V_4_fu_689_p2_n_131;
  wire ret_V_4_fu_689_p2_n_132;
  wire ret_V_4_fu_689_p2_n_133;
  wire ret_V_4_fu_689_p2_n_134;
  wire ret_V_4_fu_689_p2_n_135;
  wire ret_V_4_fu_689_p2_n_136;
  wire ret_V_4_fu_689_p2_n_137;
  wire ret_V_4_fu_689_p2_n_138;
  wire ret_V_4_fu_689_p2_n_139;
  wire ret_V_4_fu_689_p2_n_140;
  wire ret_V_4_fu_689_p2_n_141;
  wire ret_V_4_fu_689_p2_n_142;
  wire ret_V_4_fu_689_p2_n_143;
  wire ret_V_4_fu_689_p2_n_144;
  wire ret_V_4_fu_689_p2_n_145;
  wire ret_V_4_fu_689_p2_n_146;
  wire ret_V_4_fu_689_p2_n_147;
  wire ret_V_4_fu_689_p2_n_148;
  wire ret_V_4_fu_689_p2_n_149;
  wire ret_V_4_fu_689_p2_n_150;
  wire ret_V_4_fu_689_p2_n_151;
  wire ret_V_4_fu_689_p2_n_152;
  wire ret_V_4_fu_689_p2_n_153;
  wire ret_V_4_fu_689_p2_n_58;
  wire ret_V_4_fu_689_p2_n_59;
  wire ret_V_4_fu_689_p2_n_60;
  wire ret_V_4_fu_689_p2_n_61;
  wire ret_V_4_fu_689_p2_n_62;
  wire ret_V_4_fu_689_p2_n_63;
  wire ret_V_4_fu_689_p2_n_64;
  wire ret_V_4_fu_689_p2_n_65;
  wire ret_V_4_fu_689_p2_n_66;
  wire ret_V_4_fu_689_p2_n_67;
  wire ret_V_4_fu_689_p2_n_68;
  wire ret_V_4_fu_689_p2_n_69;
  wire ret_V_4_fu_689_p2_n_70;
  wire ret_V_4_fu_689_p2_n_71;
  wire ret_V_4_fu_689_p2_n_72;
  wire ret_V_4_fu_689_p2_n_73;
  wire ret_V_4_fu_689_p2_n_74;
  wire ret_V_4_fu_689_p2_n_75;
  wire ret_V_4_fu_689_p2_n_76;
  wire ret_V_4_fu_689_p2_n_77;
  wire ret_V_4_fu_689_p2_n_78;
  wire ret_V_4_fu_689_p2_n_79;
  wire ret_V_4_fu_689_p2_n_80;
  wire ret_V_4_fu_689_p2_n_81;
  wire ret_V_4_fu_689_p2_n_82;
  wire ret_V_4_fu_689_p2_n_83;
  wire ret_V_4_fu_689_p2_n_84;
  wire ret_V_4_fu_689_p2_n_85;
  wire ret_V_4_fu_689_p2_n_86;
  wire ret_V_4_fu_689_p2_n_87;
  wire ret_V_4_fu_689_p2_n_88;
  wire ret_V_4_fu_689_p2_n_89;
  wire ret_V_4_fu_689_p2_n_90;
  wire ret_V_4_fu_689_p2_n_91;
  wire ret_V_4_fu_689_p2_n_92;
  wire ret_V_4_fu_689_p2_n_93;
  wire ret_V_4_fu_689_p2_n_94;
  wire ret_V_4_fu_689_p2_n_95;
  wire ret_V_4_fu_689_p2_n_96;
  wire ret_V_4_fu_689_p2_n_97;
  wire ret_V_4_fu_689_p2_n_98;
  wire ret_V_4_fu_689_p2_n_99;
  wire ret_V_4_reg_1260_reg__0_n_58;
  wire ret_V_4_reg_1260_reg__0_n_59;
  wire ret_V_4_reg_1260_reg__0_n_60;
  wire ret_V_4_reg_1260_reg__0_n_61;
  wire ret_V_4_reg_1260_reg__0_n_62;
  wire ret_V_4_reg_1260_reg__0_n_63;
  wire ret_V_4_reg_1260_reg__0_n_64;
  wire ret_V_4_reg_1260_reg__0_n_65;
  wire ret_V_4_reg_1260_reg__0_n_66;
  wire ret_V_4_reg_1260_reg__0_n_67;
  wire ret_V_4_reg_1260_reg__0_n_68;
  wire ret_V_4_reg_1260_reg__0_n_69;
  wire ret_V_4_reg_1260_reg__0_n_70;
  wire ret_V_4_reg_1260_reg__0_n_71;
  wire ret_V_4_reg_1260_reg__0_n_72;
  wire ret_V_4_reg_1260_reg__0_n_73;
  wire ret_V_4_reg_1260_reg__0_n_74;
  wire ret_V_4_reg_1260_reg__0_n_75;
  wire ret_V_4_reg_1260_reg__0_n_76;
  wire ret_V_4_reg_1260_reg__0_n_77;
  wire ret_V_4_reg_1260_reg__0_n_78;
  wire ret_V_4_reg_1260_reg__0_n_79;
  wire ret_V_4_reg_1260_reg__0_n_80;
  wire ret_V_4_reg_1260_reg__0_n_81;
  wire ret_V_4_reg_1260_reg__0_n_82;
  wire ret_V_4_reg_1260_reg__0_n_83;
  wire ret_V_4_reg_1260_reg__0_n_84;
  wire ret_V_4_reg_1260_reg__0_n_85;
  wire ret_V_4_reg_1260_reg__0_n_86;
  wire ret_V_4_reg_1260_reg__0_n_87;
  wire ret_V_4_reg_1260_reg__0_n_88;
  wire ret_V_4_reg_1260_reg__0_n_89;
  wire ret_V_4_reg_1260_reg__0_n_90;
  wire [31:0]ret_V_4_reg_1260_reg__1;
  wire [23:0]ret_V_5_reg_340;
  wire [10:0]ret_V_5_tr_fu_539_p2;
  wire [30:0]ret_V_9_fu_919_p2;
  wire ret_V_s_reg_1367_reg_i_10_n_0;
  wire ret_V_s_reg_1367_reg_i_11_n_0;
  wire ret_V_s_reg_1367_reg_i_12_n_0;
  wire ret_V_s_reg_1367_reg_i_1_n_0;
  wire ret_V_s_reg_1367_reg_i_1_n_1;
  wire ret_V_s_reg_1367_reg_i_1_n_2;
  wire ret_V_s_reg_1367_reg_i_1_n_3;
  wire ret_V_s_reg_1367_reg_i_1_n_4;
  wire ret_V_s_reg_1367_reg_i_1_n_5;
  wire ret_V_s_reg_1367_reg_i_1_n_6;
  wire ret_V_s_reg_1367_reg_i_1_n_7;
  wire ret_V_s_reg_1367_reg_i_2_n_0;
  wire ret_V_s_reg_1367_reg_i_2_n_1;
  wire ret_V_s_reg_1367_reg_i_2_n_2;
  wire ret_V_s_reg_1367_reg_i_2_n_3;
  wire ret_V_s_reg_1367_reg_i_2_n_4;
  wire ret_V_s_reg_1367_reg_i_2_n_5;
  wire ret_V_s_reg_1367_reg_i_2_n_6;
  wire ret_V_s_reg_1367_reg_i_2_n_7;
  wire ret_V_s_reg_1367_reg_i_3_n_0;
  wire ret_V_s_reg_1367_reg_i_3_n_1;
  wire ret_V_s_reg_1367_reg_i_3_n_2;
  wire ret_V_s_reg_1367_reg_i_3_n_3;
  wire ret_V_s_reg_1367_reg_i_3_n_4;
  wire ret_V_s_reg_1367_reg_i_3_n_5;
  wire ret_V_s_reg_1367_reg_i_3_n_6;
  wire ret_V_s_reg_1367_reg_i_3_n_7;
  wire ret_V_s_reg_1367_reg_i_4_n_0;
  wire ret_V_s_reg_1367_reg_i_4_n_1;
  wire ret_V_s_reg_1367_reg_i_4_n_2;
  wire ret_V_s_reg_1367_reg_i_4_n_3;
  wire ret_V_s_reg_1367_reg_i_4_n_4;
  wire ret_V_s_reg_1367_reg_i_4_n_5;
  wire ret_V_s_reg_1367_reg_i_4_n_6;
  wire ret_V_s_reg_1367_reg_i_4_n_7;
  wire ret_V_s_reg_1367_reg_i_5_n_0;
  wire ret_V_s_reg_1367_reg_i_6_n_0;
  wire ret_V_s_reg_1367_reg_i_7_n_0;
  wire ret_V_s_reg_1367_reg_i_8_n_0;
  wire ret_V_s_reg_1367_reg_i_9_n_0;
  wire ret_V_s_reg_1367_reg_n_100;
  wire ret_V_s_reg_1367_reg_n_101;
  wire ret_V_s_reg_1367_reg_n_102;
  wire ret_V_s_reg_1367_reg_n_103;
  wire ret_V_s_reg_1367_reg_n_104;
  wire ret_V_s_reg_1367_reg_n_105;
  wire ret_V_s_reg_1367_reg_n_73;
  wire ret_V_s_reg_1367_reg_n_74;
  wire ret_V_s_reg_1367_reg_n_75;
  wire ret_V_s_reg_1367_reg_n_76;
  wire ret_V_s_reg_1367_reg_n_77;
  wire ret_V_s_reg_1367_reg_n_78;
  wire ret_V_s_reg_1367_reg_n_79;
  wire ret_V_s_reg_1367_reg_n_80;
  wire ret_V_s_reg_1367_reg_n_81;
  wire ret_V_s_reg_1367_reg_n_82;
  wire ret_V_s_reg_1367_reg_n_83;
  wire ret_V_s_reg_1367_reg_n_84;
  wire ret_V_s_reg_1367_reg_n_85;
  wire ret_V_s_reg_1367_reg_n_86;
  wire ret_V_s_reg_1367_reg_n_87;
  wire ret_V_s_reg_1367_reg_n_88;
  wire ret_V_s_reg_1367_reg_n_89;
  wire ret_V_s_reg_1367_reg_n_90;
  wire ret_V_s_reg_1367_reg_n_91;
  wire ret_V_s_reg_1367_reg_n_92;
  wire ret_V_s_reg_1367_reg_n_93;
  wire ret_V_s_reg_1367_reg_n_94;
  wire ret_V_s_reg_1367_reg_n_95;
  wire ret_V_s_reg_1367_reg_n_96;
  wire ret_V_s_reg_1367_reg_n_97;
  wire ret_V_s_reg_1367_reg_n_98;
  wire ret_V_s_reg_1367_reg_n_99;
  wire [7:0]rhs_V_2_cast1_reg_1206;
  wire [15:0]rhs_V_8_cast_reg_1221;
  wire [7:0]rhs_V_fu_479_p1;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start0;
  wire [7:0]stride_V_read_reg_1056;
  wire tmp2_reg_1340_reg_n_100;
  wire tmp2_reg_1340_reg_n_101;
  wire tmp2_reg_1340_reg_n_102;
  wire tmp2_reg_1340_reg_n_103;
  wire tmp2_reg_1340_reg_n_104;
  wire tmp2_reg_1340_reg_n_105;
  wire tmp2_reg_1340_reg_n_74;
  wire tmp2_reg_1340_reg_n_75;
  wire tmp2_reg_1340_reg_n_76;
  wire tmp2_reg_1340_reg_n_77;
  wire tmp2_reg_1340_reg_n_78;
  wire tmp2_reg_1340_reg_n_79;
  wire tmp2_reg_1340_reg_n_80;
  wire tmp2_reg_1340_reg_n_81;
  wire tmp2_reg_1340_reg_n_82;
  wire tmp2_reg_1340_reg_n_83;
  wire tmp2_reg_1340_reg_n_84;
  wire tmp2_reg_1340_reg_n_85;
  wire tmp2_reg_1340_reg_n_86;
  wire tmp2_reg_1340_reg_n_87;
  wire tmp2_reg_1340_reg_n_88;
  wire tmp2_reg_1340_reg_n_89;
  wire tmp2_reg_1340_reg_n_90;
  wire tmp2_reg_1340_reg_n_91;
  wire tmp2_reg_1340_reg_n_92;
  wire tmp2_reg_1340_reg_n_93;
  wire tmp2_reg_1340_reg_n_94;
  wire tmp2_reg_1340_reg_n_95;
  wire tmp2_reg_1340_reg_n_96;
  wire tmp2_reg_1340_reg_n_97;
  wire tmp2_reg_1340_reg_n_98;
  wire tmp2_reg_1340_reg_n_99;
  wire [15:0]tmp3_cast_fu_934_p1;
  wire tmp_11_fu_771_p2;
  wire [19:0]tmp_12_fu_782_p2;
  wire [19:0]tmp_12_reg_1312;
  wire \tmp_12_reg_1312[11]_i_2_n_0 ;
  wire \tmp_12_reg_1312[11]_i_3_n_0 ;
  wire \tmp_12_reg_1312[11]_i_4_n_0 ;
  wire \tmp_12_reg_1312[11]_i_5_n_0 ;
  wire \tmp_12_reg_1312[15]_i_2_n_0 ;
  wire \tmp_12_reg_1312[15]_i_3_n_0 ;
  wire \tmp_12_reg_1312[15]_i_4_n_0 ;
  wire \tmp_12_reg_1312[15]_i_5_n_0 ;
  wire \tmp_12_reg_1312[19]_i_3_n_0 ;
  wire \tmp_12_reg_1312[19]_i_4_n_0 ;
  wire \tmp_12_reg_1312[19]_i_5_n_0 ;
  wire \tmp_12_reg_1312[3]_i_2_n_0 ;
  wire \tmp_12_reg_1312[3]_i_3_n_0 ;
  wire \tmp_12_reg_1312[3]_i_4_n_0 ;
  wire \tmp_12_reg_1312[3]_i_5_n_0 ;
  wire \tmp_12_reg_1312[7]_i_2_n_0 ;
  wire \tmp_12_reg_1312[7]_i_3_n_0 ;
  wire \tmp_12_reg_1312[7]_i_4_n_0 ;
  wire \tmp_12_reg_1312[7]_i_5_n_0 ;
  wire \tmp_12_reg_1312_reg[11]_i_1_n_0 ;
  wire \tmp_12_reg_1312_reg[11]_i_1_n_1 ;
  wire \tmp_12_reg_1312_reg[11]_i_1_n_2 ;
  wire \tmp_12_reg_1312_reg[11]_i_1_n_3 ;
  wire \tmp_12_reg_1312_reg[15]_i_1_n_0 ;
  wire \tmp_12_reg_1312_reg[15]_i_1_n_1 ;
  wire \tmp_12_reg_1312_reg[15]_i_1_n_2 ;
  wire \tmp_12_reg_1312_reg[15]_i_1_n_3 ;
  wire \tmp_12_reg_1312_reg[19]_i_2_n_1 ;
  wire \tmp_12_reg_1312_reg[19]_i_2_n_2 ;
  wire \tmp_12_reg_1312_reg[19]_i_2_n_3 ;
  wire \tmp_12_reg_1312_reg[3]_i_1_n_0 ;
  wire \tmp_12_reg_1312_reg[3]_i_1_n_1 ;
  wire \tmp_12_reg_1312_reg[3]_i_1_n_2 ;
  wire \tmp_12_reg_1312_reg[3]_i_1_n_3 ;
  wire \tmp_12_reg_1312_reg[7]_i_1_n_0 ;
  wire \tmp_12_reg_1312_reg[7]_i_1_n_1 ;
  wire \tmp_12_reg_1312_reg[7]_i_1_n_2 ;
  wire \tmp_12_reg_1312_reg[7]_i_1_n_3 ;
  wire \tmp_13_reg_1358_reg[0]_i_2_n_1 ;
  wire \tmp_13_reg_1358_reg[0]_i_2_n_2 ;
  wire \tmp_13_reg_1358_reg[0]_i_2_n_3 ;
  wire \tmp_13_reg_1358_reg[0]_i_2_n_5 ;
  wire \tmp_13_reg_1358_reg[0]_i_2_n_6 ;
  wire \tmp_13_reg_1358_reg[0]_i_2_n_7 ;
  wire \tmp_13_reg_1358_reg_n_0_[0] ;
  wire tmp_14_fu_852_p2;
  wire tmp_14_reg_1362;
  wire \tmp_14_reg_1362[0]_i_10_n_0 ;
  wire \tmp_14_reg_1362[0]_i_11_n_0 ;
  wire \tmp_14_reg_1362[0]_i_12_n_0 ;
  wire \tmp_14_reg_1362[0]_i_13_n_0 ;
  wire \tmp_14_reg_1362[0]_i_14_n_0 ;
  wire \tmp_14_reg_1362[0]_i_15_n_0 ;
  wire \tmp_14_reg_1362[0]_i_16_n_0 ;
  wire \tmp_14_reg_1362[0]_i_17_n_0 ;
  wire \tmp_14_reg_1362[0]_i_18_n_0 ;
  wire \tmp_14_reg_1362[0]_i_1_n_0 ;
  wire \tmp_14_reg_1362[0]_i_4_n_0 ;
  wire \tmp_14_reg_1362[0]_i_5_n_0 ;
  wire \tmp_14_reg_1362[0]_i_7_n_0 ;
  wire \tmp_14_reg_1362[0]_i_8_n_0 ;
  wire \tmp_14_reg_1362[0]_i_9_n_0 ;
  wire \tmp_14_reg_1362_reg[0]_i_2_n_3 ;
  wire \tmp_14_reg_1362_reg[0]_i_3_n_0 ;
  wire \tmp_14_reg_1362_reg[0]_i_3_n_1 ;
  wire \tmp_14_reg_1362_reg[0]_i_3_n_2 ;
  wire \tmp_14_reg_1362_reg[0]_i_3_n_3 ;
  wire \tmp_14_reg_1362_reg[0]_i_6_n_0 ;
  wire \tmp_14_reg_1362_reg[0]_i_6_n_1 ;
  wire \tmp_14_reg_1362_reg[0]_i_6_n_2 ;
  wire \tmp_14_reg_1362_reg[0]_i_6_n_3 ;
  wire tmp_16_fu_899_p2;
  wire [7:0]tmp_1_cast_reg_1165_reg__1;
  wire [30:0]tmp_1_reg_1088;
  wire [30:0]tmp_24_cast_reg_1129;
  wire [30:0]tmp_25_cast_reg_1134;
  wire tmp_2_fu_711_p2;
  wire [30:0]tmp_32_cast_cast_fu_943_p1;
  wire [7:0]tmp_3_cast_reg_1171_reg__0;
  wire [30:0]tmp_3_reg_1093;
  wire [7:0]tmp_4_cast_reg_1176;
  wire [19:0]tmp_4_fu_754_p2;
  wire [19:0]tmp_4_reg_1294;
  wire \tmp_4_reg_1294[11]_i_2_n_0 ;
  wire \tmp_4_reg_1294[11]_i_3_n_0 ;
  wire \tmp_4_reg_1294[11]_i_4_n_0 ;
  wire \tmp_4_reg_1294[11]_i_5_n_0 ;
  wire \tmp_4_reg_1294[15]_i_2_n_0 ;
  wire \tmp_4_reg_1294[15]_i_3_n_0 ;
  wire \tmp_4_reg_1294[15]_i_4_n_0 ;
  wire \tmp_4_reg_1294[15]_i_5_n_0 ;
  wire \tmp_4_reg_1294[19]_i_2_n_0 ;
  wire \tmp_4_reg_1294[19]_i_3_n_0 ;
  wire \tmp_4_reg_1294[19]_i_4_n_0 ;
  wire \tmp_4_reg_1294[3]_i_2_n_0 ;
  wire \tmp_4_reg_1294[3]_i_3_n_0 ;
  wire \tmp_4_reg_1294[3]_i_4_n_0 ;
  wire \tmp_4_reg_1294[3]_i_5_n_0 ;
  wire \tmp_4_reg_1294[7]_i_2_n_0 ;
  wire \tmp_4_reg_1294[7]_i_3_n_0 ;
  wire \tmp_4_reg_1294[7]_i_4_n_0 ;
  wire \tmp_4_reg_1294[7]_i_5_n_0 ;
  wire \tmp_4_reg_1294_reg[11]_i_1_n_0 ;
  wire \tmp_4_reg_1294_reg[11]_i_1_n_1 ;
  wire \tmp_4_reg_1294_reg[11]_i_1_n_2 ;
  wire \tmp_4_reg_1294_reg[11]_i_1_n_3 ;
  wire \tmp_4_reg_1294_reg[15]_i_1_n_0 ;
  wire \tmp_4_reg_1294_reg[15]_i_1_n_1 ;
  wire \tmp_4_reg_1294_reg[15]_i_1_n_2 ;
  wire \tmp_4_reg_1294_reg[15]_i_1_n_3 ;
  wire \tmp_4_reg_1294_reg[19]_i_1_n_1 ;
  wire \tmp_4_reg_1294_reg[19]_i_1_n_2 ;
  wire \tmp_4_reg_1294_reg[19]_i_1_n_3 ;
  wire \tmp_4_reg_1294_reg[3]_i_1_n_0 ;
  wire \tmp_4_reg_1294_reg[3]_i_1_n_1 ;
  wire \tmp_4_reg_1294_reg[3]_i_1_n_2 ;
  wire \tmp_4_reg_1294_reg[3]_i_1_n_3 ;
  wire \tmp_4_reg_1294_reg[7]_i_1_n_0 ;
  wire \tmp_4_reg_1294_reg[7]_i_1_n_1 ;
  wire \tmp_4_reg_1294_reg[7]_i_1_n_2 ;
  wire \tmp_4_reg_1294_reg[7]_i_1_n_3 ;
  wire [8:8]tmp_7_cast_fu_535_p1;
  wire [6:0]tmp_7_fu_731_p2;
  wire \tmp_7_reg_1283[2]_i_2_n_0 ;
  wire \tmp_7_reg_1283[2]_i_3_n_0 ;
  wire \tmp_7_reg_1283[2]_i_4_n_0 ;
  wire \tmp_7_reg_1283[2]_i_5_n_0 ;
  wire \tmp_7_reg_1283[2]_i_6_n_0 ;
  wire \tmp_7_reg_1283[2]_i_7_n_0 ;
  wire \tmp_7_reg_1283[2]_i_8_n_0 ;
  wire \tmp_7_reg_1283[2]_i_9_n_0 ;
  wire \tmp_7_reg_1283[6]_i_10_n_0 ;
  wire \tmp_7_reg_1283[6]_i_11_n_0 ;
  wire \tmp_7_reg_1283[6]_i_12_n_0 ;
  wire \tmp_7_reg_1283[6]_i_13_n_0 ;
  wire \tmp_7_reg_1283[6]_i_14_n_0 ;
  wire \tmp_7_reg_1283[6]_i_15_n_0 ;
  wire \tmp_7_reg_1283[6]_i_16_n_0 ;
  wire \tmp_7_reg_1283[6]_i_17_n_0 ;
  wire \tmp_7_reg_1283[6]_i_2_n_0 ;
  wire \tmp_7_reg_1283[6]_i_3_n_0 ;
  wire \tmp_7_reg_1283[6]_i_4_n_0 ;
  wire \tmp_7_reg_1283[6]_i_5_n_0 ;
  wire \tmp_7_reg_1283[6]_i_6_n_0 ;
  wire \tmp_7_reg_1283[6]_i_7_n_0 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_0 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_1 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_2 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_3 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_4 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_5 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_6 ;
  wire \tmp_7_reg_1283_reg[2]_i_1_n_7 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_1 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_2 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_3 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_4 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_5 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_6 ;
  wire \tmp_7_reg_1283_reg[6]_i_1_n_7 ;
  wire \tmp_7_reg_1283_reg[6]_i_8_n_2 ;
  wire \tmp_7_reg_1283_reg[6]_i_8_n_3 ;
  wire \tmp_7_reg_1283_reg[6]_i_8_n_5 ;
  wire \tmp_7_reg_1283_reg[6]_i_8_n_6 ;
  wire \tmp_7_reg_1283_reg[6]_i_8_n_7 ;
  wire \tmp_7_reg_1283_reg[6]_i_9_n_1 ;
  wire \tmp_7_reg_1283_reg[6]_i_9_n_2 ;
  wire \tmp_7_reg_1283_reg[6]_i_9_n_3 ;
  wire tmp_7_reg_1283_reg_i_10_n_0;
  wire tmp_7_reg_1283_reg_i_10_n_1;
  wire tmp_7_reg_1283_reg_i_10_n_2;
  wire tmp_7_reg_1283_reg_i_10_n_3;
  wire tmp_7_reg_1283_reg_i_10_n_4;
  wire tmp_7_reg_1283_reg_i_10_n_5;
  wire tmp_7_reg_1283_reg_i_10_n_6;
  wire tmp_7_reg_1283_reg_i_10_n_7;
  wire tmp_7_reg_1283_reg_i_11_n_0;
  wire tmp_7_reg_1283_reg_i_12_n_0;
  wire tmp_7_reg_1283_reg_i_13_n_0;
  wire tmp_7_reg_1283_reg_i_14_n_0;
  wire tmp_7_reg_1283_reg_i_15_n_0;
  wire tmp_7_reg_1283_reg_i_16_n_0;
  wire tmp_7_reg_1283_reg_i_17_n_0;
  wire tmp_7_reg_1283_reg_i_18_n_0;
  wire tmp_7_reg_1283_reg_i_19_n_0;
  wire tmp_7_reg_1283_reg_i_20_n_0;
  wire tmp_7_reg_1283_reg_i_21_n_0;
  wire tmp_7_reg_1283_reg_i_22_n_0;
  wire tmp_7_reg_1283_reg_i_5_n_0;
  wire tmp_7_reg_1283_reg_i_5_n_1;
  wire tmp_7_reg_1283_reg_i_5_n_2;
  wire tmp_7_reg_1283_reg_i_5_n_3;
  wire tmp_7_reg_1283_reg_i_5_n_4;
  wire tmp_7_reg_1283_reg_i_5_n_5;
  wire tmp_7_reg_1283_reg_i_5_n_6;
  wire tmp_7_reg_1283_reg_i_5_n_7;
  wire tmp_7_reg_1283_reg_i_6_n_0;
  wire tmp_7_reg_1283_reg_i_6_n_1;
  wire tmp_7_reg_1283_reg_i_6_n_2;
  wire tmp_7_reg_1283_reg_i_6_n_3;
  wire tmp_7_reg_1283_reg_i_6_n_4;
  wire tmp_7_reg_1283_reg_i_6_n_5;
  wire tmp_7_reg_1283_reg_i_6_n_6;
  wire tmp_7_reg_1283_reg_i_6_n_7;
  wire tmp_7_reg_1283_reg_i_7_n_0;
  wire tmp_7_reg_1283_reg_i_7_n_1;
  wire tmp_7_reg_1283_reg_i_7_n_2;
  wire tmp_7_reg_1283_reg_i_7_n_3;
  wire tmp_7_reg_1283_reg_i_7_n_4;
  wire tmp_7_reg_1283_reg_i_7_n_5;
  wire tmp_7_reg_1283_reg_i_7_n_6;
  wire tmp_7_reg_1283_reg_i_7_n_7;
  wire tmp_7_reg_1283_reg_i_8_n_0;
  wire tmp_7_reg_1283_reg_i_8_n_1;
  wire tmp_7_reg_1283_reg_i_8_n_2;
  wire tmp_7_reg_1283_reg_i_8_n_3;
  wire tmp_7_reg_1283_reg_i_8_n_4;
  wire tmp_7_reg_1283_reg_i_8_n_5;
  wire tmp_7_reg_1283_reg_i_8_n_6;
  wire tmp_7_reg_1283_reg_i_8_n_7;
  wire tmp_7_reg_1283_reg_i_9_n_0;
  wire tmp_7_reg_1283_reg_i_9_n_1;
  wire tmp_7_reg_1283_reg_i_9_n_2;
  wire tmp_7_reg_1283_reg_i_9_n_3;
  wire tmp_7_reg_1283_reg_i_9_n_4;
  wire tmp_7_reg_1283_reg_i_9_n_5;
  wire tmp_7_reg_1283_reg_i_9_n_6;
  wire tmp_7_reg_1283_reg_i_9_n_7;
  wire \tmp_7_reg_1283_reg_n_0_[0] ;
  wire \tmp_7_reg_1283_reg_n_0_[1] ;
  wire \tmp_7_reg_1283_reg_n_0_[2] ;
  wire \tmp_7_reg_1283_reg_n_0_[3] ;
  wire \tmp_7_reg_1283_reg_n_0_[4] ;
  wire \tmp_7_reg_1283_reg_n_0_[5] ;
  wire \tmp_7_reg_1283_reg_n_0_[6] ;
  wire tmp_7_reg_1283_reg_n_100;
  wire tmp_7_reg_1283_reg_n_101;
  wire tmp_7_reg_1283_reg_n_102;
  wire tmp_7_reg_1283_reg_n_103;
  wire tmp_7_reg_1283_reg_n_104;
  wire tmp_7_reg_1283_reg_n_105;
  wire tmp_7_reg_1283_reg_n_58;
  wire tmp_7_reg_1283_reg_n_59;
  wire tmp_7_reg_1283_reg_n_60;
  wire tmp_7_reg_1283_reg_n_61;
  wire tmp_7_reg_1283_reg_n_62;
  wire tmp_7_reg_1283_reg_n_63;
  wire tmp_7_reg_1283_reg_n_64;
  wire tmp_7_reg_1283_reg_n_65;
  wire tmp_7_reg_1283_reg_n_66;
  wire tmp_7_reg_1283_reg_n_67;
  wire tmp_7_reg_1283_reg_n_68;
  wire tmp_7_reg_1283_reg_n_69;
  wire tmp_7_reg_1283_reg_n_70;
  wire tmp_7_reg_1283_reg_n_71;
  wire tmp_7_reg_1283_reg_n_72;
  wire tmp_7_reg_1283_reg_n_73;
  wire tmp_7_reg_1283_reg_n_74;
  wire tmp_7_reg_1283_reg_n_75;
  wire tmp_7_reg_1283_reg_n_76;
  wire tmp_7_reg_1283_reg_n_77;
  wire tmp_7_reg_1283_reg_n_78;
  wire tmp_7_reg_1283_reg_n_79;
  wire tmp_7_reg_1283_reg_n_80;
  wire tmp_7_reg_1283_reg_n_81;
  wire tmp_7_reg_1283_reg_n_82;
  wire tmp_7_reg_1283_reg_n_83;
  wire tmp_7_reg_1283_reg_n_84;
  wire tmp_7_reg_1283_reg_n_85;
  wire tmp_7_reg_1283_reg_n_86;
  wire tmp_7_reg_1283_reg_n_87;
  wire tmp_7_reg_1283_reg_n_88;
  wire tmp_7_reg_1283_reg_n_89;
  wire tmp_7_reg_1283_reg_n_90;
  wire tmp_7_reg_1283_reg_n_91;
  wire tmp_7_reg_1283_reg_n_92;
  wire tmp_7_reg_1283_reg_n_93;
  wire tmp_7_reg_1283_reg_n_94;
  wire tmp_7_reg_1283_reg_n_95;
  wire tmp_7_reg_1283_reg_n_96;
  wire tmp_7_reg_1283_reg_n_97;
  wire tmp_7_reg_1283_reg_n_98;
  wire tmp_7_reg_1283_reg_n_99;
  wire tmp_8_reg_1244_reg_n_100;
  wire tmp_8_reg_1244_reg_n_101;
  wire tmp_8_reg_1244_reg_n_102;
  wire tmp_8_reg_1244_reg_n_103;
  wire tmp_8_reg_1244_reg_n_104;
  wire tmp_8_reg_1244_reg_n_105;
  wire tmp_8_reg_1244_reg_n_78;
  wire tmp_8_reg_1244_reg_n_79;
  wire tmp_8_reg_1244_reg_n_80;
  wire tmp_8_reg_1244_reg_n_81;
  wire tmp_8_reg_1244_reg_n_82;
  wire tmp_8_reg_1244_reg_n_83;
  wire tmp_8_reg_1244_reg_n_84;
  wire tmp_8_reg_1244_reg_n_85;
  wire tmp_8_reg_1244_reg_n_86;
  wire tmp_8_reg_1244_reg_n_87;
  wire tmp_8_reg_1244_reg_n_88;
  wire tmp_8_reg_1244_reg_n_89;
  wire tmp_8_reg_1244_reg_n_90;
  wire tmp_8_reg_1244_reg_n_91;
  wire tmp_8_reg_1244_reg_n_92;
  wire tmp_8_reg_1244_reg_n_93;
  wire tmp_8_reg_1244_reg_n_94;
  wire tmp_8_reg_1244_reg_n_95;
  wire tmp_8_reg_1244_reg_n_96;
  wire tmp_8_reg_1244_reg_n_97;
  wire tmp_8_reg_1244_reg_n_98;
  wire tmp_8_reg_1244_reg_n_99;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[0] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[10] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[11] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[12] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[13] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[14] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[15] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[16] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[17] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[18] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[19] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[1] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[20] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[21] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[22] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[23] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[24] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[25] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[26] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[27] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[28] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[29] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[2] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[30] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[3] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[4] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[5] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[6] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[7] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[8] ;
  wire \tmp_9_cast1_reg_1124_reg_n_0_[9] ;
  wire [30:0]tmp_9_reg_1098;
  wire [30:0]tmp_cast1_reg_1119_reg__1;
  wire [7:0]tmp_cast_cast_reg_1159;
  wire [8:8]tmp_cast_fu_501_p1;
  wire [30:0]tmp_reg_1083;
  wire [7:0]tmp_tr4_fu_515_p1;
  wire [31:1]weights_V;
  wire [30:0]weights_V4_sum_fu_962_p2;
  wire [3:3]\NLW_addconv_reg_1411_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[44]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[44]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[44]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_1288_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_1288_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_1288_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_1288_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_2_reg_1384_reg[30]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_2_reg_1384_reg[30]_i_19_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_1384_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_1384_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_1384_reg[30]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_1384_reg[30]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_2_reg_1384_reg[30]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_1384_reg[30]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_1384_reg[30]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_1390_reg[15]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_3_reg_1390_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_1390_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_3_reg_1390_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_1390_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_1249_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_1249_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_ic_reg_1330_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ic_reg_1330_reg[15]_i_2_O_UNCONNECTED ;
  wire NLW_lhs_V_7_cast_reg_1335_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lhs_V_7_cast_reg_1335_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lhs_V_7_cast_reg_1335_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lhs_V_7_cast_reg_1335_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lhs_V_7_cast_reg_1335_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lhs_V_7_cast_reg_1335_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lhs_V_7_cast_reg_1335_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lhs_V_7_cast_reg_1335_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lhs_V_7_cast_reg_1335_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_lhs_V_7_cast_reg_1335_reg_P_UNCONNECTED;
  wire [47:0]NLW_lhs_V_7_cast_reg_1335_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_next_mul2_reg_1270_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul2_reg_1270_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_next_mul3_reg_1299_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul3_reg_1299_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_1322_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_1345_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_oc_reg_1239_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_oc_reg_1239_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_oh_reg_1278_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_oh_reg_1278_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_ow_reg_1307_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ow_reg_1307_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_10_reg_262_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_11_reg_351_reg[23]_i_2_CO_UNCONNECTED ;
  wire NLW_ret_V_3_fu_681_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_3_fu_681_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_3_fu_681_p2_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_3_fu_681_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_3_fu_681_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_3_fu_681_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_3_fu_681_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_3_fu_681_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_3_fu_681_p2_CARRYOUT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1255_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1255_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1255_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_3_reg_1255_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1255_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_3_reg_1255_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_3_reg_1255_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_3_reg_1255_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_3_reg_1255_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ret_V_3_reg_1255_reg_PCOUT_UNCONNECTED;
  wire NLW_ret_V_4_fu_689_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_4_fu_689_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_4_fu_689_p2_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_4_fu_689_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_4_fu_689_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_4_fu_689_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_4_fu_689_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_4_fu_689_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_4_fu_689_p2_CARRYOUT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1260_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1260_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1260_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_4_reg_1260_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1260_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_4_reg_1260_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_4_reg_1260_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_4_reg_1260_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_4_reg_1260_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_ret_V_4_reg_1260_reg__0_PCOUT_UNCONNECTED;
  wire NLW_ret_V_s_reg_1367_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_V_s_reg_1367_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_V_s_reg_1367_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_V_s_reg_1367_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_V_s_reg_1367_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_V_s_reg_1367_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_V_s_reg_1367_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_V_s_reg_1367_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_V_s_reg_1367_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_ret_V_s_reg_1367_reg_P_UNCONNECTED;
  wire [47:0]NLW_ret_V_s_reg_1367_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp2_reg_1340_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp2_reg_1340_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp2_reg_1340_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp2_reg_1340_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp2_reg_1340_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp2_reg_1340_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp2_reg_1340_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp2_reg_1340_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp2_reg_1340_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp2_reg_1340_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp2_reg_1340_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp_12_reg_1312_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_13_reg_1358_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_14_reg_1362_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_14_reg_1362_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_14_reg_1362_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_14_reg_1362_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_4_reg_1294_reg[19]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_7_reg_1283_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_7_reg_1283_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_7_reg_1283_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_7_reg_1283_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_7_reg_1283_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_7_reg_1283_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_7_reg_1283_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_7_reg_1283_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_7_reg_1283_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_7_reg_1283_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp_7_reg_1283_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_7_reg_1283_reg[6]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_7_reg_1283_reg[6]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_7_reg_1283_reg[6]_i_9_CO_UNCONNECTED ;
  wire NLW_tmp_8_reg_1244_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_8_reg_1244_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_8_reg_1244_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_8_reg_1244_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_8_reg_1244_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_8_reg_1244_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_8_reg_1244_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_8_reg_1244_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_8_reg_1244_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_8_reg_1244_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_8_reg_1244_reg_PCOUT_UNCONNECTED;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_AXILiteS_s_axi Conv2D_AXILiteS_s_axi_U
       (.CO(exitcond3_fu_647_p2),
        .D(ap_NS_fsm[1:0]),
        .DI({Conv2D_AXILiteS_s_axi_U_n_12,padding_V[7]}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({ap_CS_fsm_state35,ap_CS_fsm_state24,ap_CS_fsm_state17,\ap_CS_fsm_reg_n_0_[0] }),
        .S(tmp_7_cast_fu_535_p1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_5_n_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .biases_V(biases_V),
        .\dividend0_reg[11] (tmp_cast_fu_501_p1),
        .grp_fu_519_ap_start(grp_fu_519_ap_start),
        .in_channel_V(in_channel_V),
        .in_data_V(in_data_V),
        .input_height_V(lhs_V_1_fu_525_p1),
        .input_width_V(lhs_V_fu_475_p1),
        .int_ap_start_reg_i_2_0({\i_op_assign_reg_251_reg_n_0_[15] ,\i_op_assign_reg_251_reg_n_0_[14] ,\i_op_assign_reg_251_reg_n_0_[13] ,\i_op_assign_reg_251_reg_n_0_[12] ,\i_op_assign_reg_251_reg_n_0_[11] ,\i_op_assign_reg_251_reg_n_0_[10] ,\i_op_assign_reg_251_reg_n_0_[9] ,\i_op_assign_reg_251_reg_n_0_[8] ,\i_op_assign_reg_251_reg_n_0_[7] ,\i_op_assign_reg_251_reg_n_0_[6] ,\i_op_assign_reg_251_reg_n_0_[5] ,\i_op_assign_reg_251_reg_n_0_[4] ,\i_op_assign_reg_251_reg_n_0_[3] ,\i_op_assign_reg_251_reg_n_0_[2] ,\i_op_assign_reg_251_reg_n_0_[1] ,\i_op_assign_reg_251_reg_n_0_[0] }),
        .int_ap_start_reg_i_2_1(out_channel_V_read_reg_1072),
        .\int_input_width_V_reg[7]_0 (Conv2D_AXILiteS_s_axi_U_n_40),
        .interrupt(interrupt),
        .kernel_size_V(rhs_V_fu_479_p1),
        .out_channel_V(out_channel_V),
        .out_data_V(out_data_V),
        .padding_V(padding_V[6:0]),
        .ret_V_2_tr_fu_505_p2(ret_V_2_tr_fu_505_p2),
        .ret_V_5_tr_fu_539_p2(ret_V_5_tr_fu_539_p2),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .stride_V(tmp_tr4_fu_515_p1),
        .weights_V(weights_V));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi Conv2D_gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .AWLEN(\^m_axi_gmem_AWLEN ),
        .B({Conv2D_gmem_m_axi_U_n_146,Conv2D_gmem_m_axi_U_n_147,Conv2D_gmem_m_axi_U_n_148,Conv2D_gmem_m_axi_U_n_149,Conv2D_gmem_m_axi_U_n_150,Conv2D_gmem_m_axi_U_n_151,Conv2D_gmem_m_axi_U_n_152,Conv2D_gmem_m_axi_U_n_153,Conv2D_gmem_m_axi_U_n_154,Conv2D_gmem_m_axi_U_n_155,Conv2D_gmem_m_axi_U_n_156,Conv2D_gmem_m_axi_U_n_157,Conv2D_gmem_m_axi_U_n_158,Conv2D_gmem_m_axi_U_n_159,Conv2D_gmem_m_axi_U_n_160,Conv2D_gmem_m_axi_U_n_161}),
        .CO(tmp_11_fu_771_p2),
        .D({ap_NS_fsm[47],ap_NS_fsm[43:41],ap_NS_fsm[35:32],ap_NS_fsm[27:25],ap_NS_fsm[22:20],ap_NS_fsm[18]}),
        .E(gmem_BREADY),
        .\FSM_sequential_state_reg[1] (\bus_read/rs_rdata/load_p1 ),
        .I_RDATA(gmem_RDATA),
        .I_RREADY2(I_RREADY2),
        .I_RREADY223_out(I_RREADY223_out),
        .Q({\ap_CS_fsm_reg_n_0_[47] ,\ap_CS_fsm_reg_n_0_[46] ,ap_CS_fsm_state44,ap_CS_fsm_state43,\ap_CS_fsm_reg_n_0_[41] ,\ap_CS_fsm_reg_n_0_[40] ,\ap_CS_fsm_reg_n_0_[33] ,\ap_CS_fsm_reg_n_0_[32] ,\ap_CS_fsm_reg_n_0_[31] ,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state18}),
        .\ap_CS_fsm_reg[20] (ap_NS_fsm120_out),
        .\ap_CS_fsm_reg[25] (ap_NS_fsm113_out),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm[34]_i_2_n_0 ),
        .\ap_CS_fsm_reg[43] (\bus_write/buff_wdata/push ),
        .ap_NS_fsm116_out(ap_NS_fsm116_out),
        .ap_block_state23_io(ap_block_state23_io),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_gmem_WVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[30] (gmem_addr_3_reg_1390),
        .\data_p2_reg[30]_0 (gmem_addr_2_reg_1384),
        .\data_p2_reg[30]_1 (gmem_addr_reg_1249),
        .\data_p2_reg[30]_i_3 ({\i_op_assign_1_reg_329_reg_n_0_[15] ,\i_op_assign_1_reg_329_reg_n_0_[14] ,\i_op_assign_1_reg_329_reg_n_0_[13] ,\i_op_assign_1_reg_329_reg_n_0_[12] ,\i_op_assign_1_reg_329_reg_n_0_[11] ,\i_op_assign_1_reg_329_reg_n_0_[10] ,\i_op_assign_1_reg_329_reg_n_0_[9] ,\i_op_assign_1_reg_329_reg_n_0_[8] ,\i_op_assign_1_reg_329_reg_n_0_[7] ,\i_op_assign_1_reg_329_reg_n_0_[6] ,\i_op_assign_1_reg_329_reg_n_0_[5] ,\i_op_assign_1_reg_329_reg_n_0_[4] ,\i_op_assign_1_reg_329_reg_n_0_[3] ,\i_op_assign_1_reg_329_reg_n_0_[2] ,\i_op_assign_1_reg_329_reg_n_0_[1] ,\i_op_assign_1_reg_329_reg_n_0_[0] }),
        .\data_p2_reg[30]_i_3_0 (in_channel_V_read_reg_1077),
        .\data_p2_reg[44] ({output_width_reg_1139,gmem_addr_1_reg_1288}),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .\in_channel_V_read_reg_1077_reg[15] (exitcond1_fu_797_p2),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .mem_reg({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .\q_tmp_reg[15] (addconv_reg_1411));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_mac_muladdg8j Conv2D_mac_muladdg8j_U7
       (.B({Conv2D_gmem_m_axi_U_n_146,Conv2D_gmem_m_axi_U_n_147,Conv2D_gmem_m_axi_U_n_148,Conv2D_gmem_m_axi_U_n_149,Conv2D_gmem_m_axi_U_n_150,Conv2D_gmem_m_axi_U_n_151,Conv2D_gmem_m_axi_U_n_152,Conv2D_gmem_m_axi_U_n_153,Conv2D_gmem_m_axi_U_n_154,Conv2D_gmem_m_axi_U_n_155,Conv2D_gmem_m_axi_U_n_156,Conv2D_gmem_m_axi_U_n_157,Conv2D_gmem_m_axi_U_n_158,Conv2D_gmem_m_axi_U_n_159,Conv2D_gmem_m_axi_U_n_160,Conv2D_gmem_m_axi_U_n_161}),
        .C({Conv2D_mac_muladdg8j_U7_n_1,Conv2D_mac_muladdg8j_U7_n_2,Conv2D_mac_muladdg8j_U7_n_3,Conv2D_mac_muladdg8j_U7_n_4,Conv2D_mac_muladdg8j_U7_n_5,Conv2D_mac_muladdg8j_U7_n_6,Conv2D_mac_muladdg8j_U7_n_7,Conv2D_mac_muladdg8j_U7_n_8,Conv2D_mac_muladdg8j_U7_n_9,Conv2D_mac_muladdg8j_U7_n_10,Conv2D_mac_muladdg8j_U7_n_11,Conv2D_mac_muladdg8j_U7_n_12,Conv2D_mac_muladdg8j_U7_n_13,Conv2D_mac_muladdg8j_U7_n_14,Conv2D_mac_muladdg8j_U7_n_15,Conv2D_mac_muladdg8j_U7_n_16}),
        .D({Conv2D_mac_muladdg8j_U7_n_18,Conv2D_mac_muladdg8j_U7_n_19,Conv2D_mac_muladdg8j_U7_n_20,Conv2D_mac_muladdg8j_U7_n_21,Conv2D_mac_muladdg8j_U7_n_22,Conv2D_mac_muladdg8j_U7_n_23,Conv2D_mac_muladdg8j_U7_n_24,Conv2D_mac_muladdg8j_U7_n_25,Conv2D_mac_muladdg8j_U7_n_26,Conv2D_mac_muladdg8j_U7_n_27,Conv2D_mac_muladdg8j_U7_n_28,Conv2D_mac_muladdg8j_U7_n_29,Conv2D_mac_muladdg8j_U7_n_30,Conv2D_mac_muladdg8j_U7_n_31,Conv2D_mac_muladdg8j_U7_n_32,Conv2D_mac_muladdg8j_U7_n_33}),
        .E(Conv2D_mac_muladdg8j_U7_n_0),
        .I_RREADY2(I_RREADY2),
        .I_RREADY223_out(I_RREADY223_out),
        .Q(kernel_size_V_read_reg_1061),
        .ap_clk(ap_clk),
        .\kernel_size_V_read_reg_1061_reg[7] (Conv2D_mac_muladdg8j_U7_n_17),
        .or_cond5_reg_1380(or_cond5_reg_1380),
        .p(\bus_read/rs_rdata/load_p1 ),
        .p_0({\i_op_assign_2_reg_374_reg_n_0_[7] ,\i_op_assign_2_reg_374_reg_n_0_[6] ,\i_op_assign_2_reg_374_reg_n_0_[5] ,\i_op_assign_2_reg_374_reg_n_0_[4] ,\i_op_assign_2_reg_374_reg_n_0_[3] ,\i_op_assign_2_reg_374_reg_n_0_[2] ,\i_op_assign_2_reg_374_reg_n_0_[1] ,\i_op_assign_2_reg_374_reg_n_0_[0] }),
        .p_1(p_Val2_2_be_reg_420),
        .p_2(\tmp_13_reg_1358_reg_n_0_[0] ),
        .p_3({ap_CS_fsm_state35,ap_CS_fsm_state24}),
        .p_4(p_0367_2_reg_362),
        .\p_Val2_2_be_reg_420_reg[15] (p_Val2_2_reg_397),
        .\p_Val2_2_be_reg_420_reg[15]_0 (\ap_CS_fsm[34]_i_2_n_0 ),
        .\p_Val2_2_be_reg_420_reg[15]_1 (\p_Val2_2_be_reg_420[15]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb Conv2D_sdiv_12s_9bkb_U1
       (.B(output_width_cast_fu_577_p1),
        .E(start0),
        .S({Conv2D_sdiv_12s_9bkb_U1_n_1,Conv2D_sdiv_12s_9bkb_U1_n_2,Conv2D_sdiv_12s_9bkb_U1_n_3,Conv2D_sdiv_12s_9bkb_U1_n_4}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cal_tmp_carry(Conv2D_sdiv_12s_9bkb_U2_n_1),
        .cal_tmp_carry_0(Conv2D_sdiv_12s_9bkb_U2_n_2),
        .cal_tmp_carry_1(Conv2D_sdiv_12s_9bkb_U2_n_3),
        .cal_tmp_carry_2(Conv2D_sdiv_12s_9bkb_U2_n_4),
        .\dividend0_reg[11] (Conv2D_AXILiteS_s_axi_U_n_40),
        .\dividend0_reg[11]_i_2__2 (tmp_cast_fu_501_p1),
        .\divisor0_reg[4] (Conv2D_sdiv_12s_9bkb_U2_n_5),
        .\divisor0_reg[5] (Conv2D_sdiv_12s_9bkb_U2_n_6),
        .\divisor0_reg[6] (Conv2D_sdiv_12s_9bkb_U2_n_7),
        .\divisor0_reg[7] (Conv2D_sdiv_12s_9bkb_U2_n_8),
        .\quot_reg[11] (done0),
        .\r_stage_reg[0] (Conv2D_sdiv_12s_9bkb_U1_n_0),
        .\r_stage_reg[0]_0 ({Conv2D_sdiv_12s_9bkb_U1_n_6,Conv2D_sdiv_12s_9bkb_U1_n_7,Conv2D_sdiv_12s_9bkb_U1_n_8,Conv2D_sdiv_12s_9bkb_U1_n_9}),
        .remd_tmp(remd_tmp),
        .ret_V_2_tr_fu_505_p2(ret_V_2_tr_fu_505_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_0 Conv2D_sdiv_12s_9bkb_U2
       (.D(tmp_tr4_fu_515_p1),
        .DI(Conv2D_AXILiteS_s_axi_U_n_12),
        .E(start0),
        .S({Conv2D_sdiv_12s_9bkb_U1_n_1,Conv2D_sdiv_12s_9bkb_U1_n_2,Conv2D_sdiv_12s_9bkb_U1_n_3,Conv2D_sdiv_12s_9bkb_U1_n_4}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[11]_i_2__1 (tmp_7_cast_fu_535_p1),
        .\dividend_tmp_reg[0] ({Conv2D_sdiv_12s_9bkb_U1_n_6,Conv2D_sdiv_12s_9bkb_U1_n_7,Conv2D_sdiv_12s_9bkb_U1_n_8,Conv2D_sdiv_12s_9bkb_U1_n_9}),
        .\divisor0_reg[0] (Conv2D_sdiv_12s_9bkb_U2_n_1),
        .\divisor0_reg[1] (Conv2D_sdiv_12s_9bkb_U2_n_2),
        .\divisor0_reg[2] (Conv2D_sdiv_12s_9bkb_U2_n_3),
        .\divisor0_reg[3] (Conv2D_sdiv_12s_9bkb_U2_n_4),
        .\divisor0_reg[4] (Conv2D_sdiv_12s_9bkb_U2_n_5),
        .\divisor0_reg[5] (Conv2D_sdiv_12s_9bkb_U2_n_6),
        .\divisor0_reg[6] (Conv2D_sdiv_12s_9bkb_U2_n_7),
        .\divisor0_reg[7] (Conv2D_sdiv_12s_9bkb_U2_n_8),
        .grp_fu_519_ap_start(grp_fu_519_ap_start),
        .\quot_reg[11] (output_height_cast_c_fu_591_p1),
        .\r_stage_reg[12] (done0),
        .\r_stage_reg[1] (Conv2D_sdiv_12s_9bkb_U1_n_0),
        .\remd_tmp_reg[10] (remd_tmp),
        .ret_V_5_tr_fu_539_p2(ret_V_5_tr_fu_539_p2),
        .\sign0_reg[1] ({Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_11,Conv2D_sdiv_12s_9bkb_U2_n_12,Conv2D_sdiv_12s_9bkb_U2_n_13,Conv2D_sdiv_12s_9bkb_U2_n_14,Conv2D_sdiv_12s_9bkb_U2_n_15,Conv2D_sdiv_12s_9bkb_U2_n_16,Conv2D_sdiv_12s_9bkb_U2_n_17,Conv2D_sdiv_12s_9bkb_U2_n_18,Conv2D_sdiv_12s_9bkb_U2_n_19,Conv2D_sdiv_12s_9bkb_U2_n_20,Conv2D_sdiv_12s_9bkb_U2_n_21}));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[11]_i_2 
       (.I0(p_Val2_1_reg_1406[11]),
        .I1(p_Val2_s_reg_317[11]),
        .O(\addconv_reg_1411[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[11]_i_3 
       (.I0(p_Val2_1_reg_1406[10]),
        .I1(p_Val2_s_reg_317[10]),
        .O(\addconv_reg_1411[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[11]_i_4 
       (.I0(p_Val2_1_reg_1406[9]),
        .I1(p_Val2_s_reg_317[9]),
        .O(\addconv_reg_1411[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[11]_i_5 
       (.I0(p_Val2_1_reg_1406[8]),
        .I1(p_Val2_s_reg_317[8]),
        .O(\addconv_reg_1411[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[15]_i_2 
       (.I0(p_Val2_s_reg_317[15]),
        .I1(p_Val2_1_reg_1406[15]),
        .O(\addconv_reg_1411[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[15]_i_3 
       (.I0(p_Val2_1_reg_1406[14]),
        .I1(p_Val2_s_reg_317[14]),
        .O(\addconv_reg_1411[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[15]_i_4 
       (.I0(p_Val2_1_reg_1406[13]),
        .I1(p_Val2_s_reg_317[13]),
        .O(\addconv_reg_1411[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[15]_i_5 
       (.I0(p_Val2_1_reg_1406[12]),
        .I1(p_Val2_s_reg_317[12]),
        .O(\addconv_reg_1411[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[3]_i_2 
       (.I0(p_Val2_1_reg_1406[3]),
        .I1(p_Val2_s_reg_317[3]),
        .O(\addconv_reg_1411[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[3]_i_3 
       (.I0(p_Val2_1_reg_1406[2]),
        .I1(p_Val2_s_reg_317[2]),
        .O(\addconv_reg_1411[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[3]_i_4 
       (.I0(p_Val2_1_reg_1406[1]),
        .I1(p_Val2_s_reg_317[1]),
        .O(\addconv_reg_1411[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[3]_i_5 
       (.I0(p_Val2_1_reg_1406[0]),
        .I1(p_Val2_s_reg_317[0]),
        .O(\addconv_reg_1411[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[7]_i_2 
       (.I0(p_Val2_1_reg_1406[7]),
        .I1(p_Val2_s_reg_317[7]),
        .O(\addconv_reg_1411[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[7]_i_3 
       (.I0(p_Val2_1_reg_1406[6]),
        .I1(p_Val2_s_reg_317[6]),
        .O(\addconv_reg_1411[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[7]_i_4 
       (.I0(p_Val2_1_reg_1406[5]),
        .I1(p_Val2_s_reg_317[5]),
        .O(\addconv_reg_1411[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addconv_reg_1411[7]_i_5 
       (.I0(p_Val2_1_reg_1406[4]),
        .I1(p_Val2_s_reg_317[4]),
        .O(\addconv_reg_1411[7]_i_5_n_0 ));
  FDRE \addconv_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[0]),
        .Q(addconv_reg_1411[0]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[10]),
        .Q(addconv_reg_1411[10]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[11]),
        .Q(addconv_reg_1411[11]),
        .R(1'b0));
  CARRY4 \addconv_reg_1411_reg[11]_i_1 
       (.CI(\addconv_reg_1411_reg[7]_i_1_n_0 ),
        .CO({\addconv_reg_1411_reg[11]_i_1_n_0 ,\addconv_reg_1411_reg[11]_i_1_n_1 ,\addconv_reg_1411_reg[11]_i_1_n_2 ,\addconv_reg_1411_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_1_reg_1406[11:8]),
        .O(addconv_fu_1001_p2[11:8]),
        .S({\addconv_reg_1411[11]_i_2_n_0 ,\addconv_reg_1411[11]_i_3_n_0 ,\addconv_reg_1411[11]_i_4_n_0 ,\addconv_reg_1411[11]_i_5_n_0 }));
  FDRE \addconv_reg_1411_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[12]),
        .Q(addconv_reg_1411[12]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[13]),
        .Q(addconv_reg_1411[13]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[14]),
        .Q(addconv_reg_1411[14]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[15]),
        .Q(addconv_reg_1411[15]),
        .R(1'b0));
  CARRY4 \addconv_reg_1411_reg[15]_i_1 
       (.CI(\addconv_reg_1411_reg[11]_i_1_n_0 ),
        .CO({\NLW_addconv_reg_1411_reg[15]_i_1_CO_UNCONNECTED [3],\addconv_reg_1411_reg[15]_i_1_n_1 ,\addconv_reg_1411_reg[15]_i_1_n_2 ,\addconv_reg_1411_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_reg_1406[14:12]}),
        .O(addconv_fu_1001_p2[15:12]),
        .S({\addconv_reg_1411[15]_i_2_n_0 ,\addconv_reg_1411[15]_i_3_n_0 ,\addconv_reg_1411[15]_i_4_n_0 ,\addconv_reg_1411[15]_i_5_n_0 }));
  FDRE \addconv_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[1]),
        .Q(addconv_reg_1411[1]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[2]),
        .Q(addconv_reg_1411[2]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[3]),
        .Q(addconv_reg_1411[3]),
        .R(1'b0));
  CARRY4 \addconv_reg_1411_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\addconv_reg_1411_reg[3]_i_1_n_0 ,\addconv_reg_1411_reg[3]_i_1_n_1 ,\addconv_reg_1411_reg[3]_i_1_n_2 ,\addconv_reg_1411_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_1_reg_1406[3:0]),
        .O(addconv_fu_1001_p2[3:0]),
        .S({\addconv_reg_1411[3]_i_2_n_0 ,\addconv_reg_1411[3]_i_3_n_0 ,\addconv_reg_1411[3]_i_4_n_0 ,\addconv_reg_1411[3]_i_5_n_0 }));
  FDRE \addconv_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[4]),
        .Q(addconv_reg_1411[4]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[5]),
        .Q(addconv_reg_1411[5]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[6]),
        .Q(addconv_reg_1411[6]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[7]),
        .Q(addconv_reg_1411[7]),
        .R(1'b0));
  CARRY4 \addconv_reg_1411_reg[7]_i_1 
       (.CI(\addconv_reg_1411_reg[3]_i_1_n_0 ),
        .CO({\addconv_reg_1411_reg[7]_i_1_n_0 ,\addconv_reg_1411_reg[7]_i_1_n_1 ,\addconv_reg_1411_reg[7]_i_1_n_2 ,\addconv_reg_1411_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_1_reg_1406[7:4]),
        .O(addconv_fu_1001_p2[7:4]),
        .S({\addconv_reg_1411[7]_i_2_n_0 ,\addconv_reg_1411[7]_i_3_n_0 ,\addconv_reg_1411[7]_i_4_n_0 ,\addconv_reg_1411[7]_i_5_n_0 }));
  FDRE \addconv_reg_1411_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[8]),
        .Q(addconv_reg_1411[8]),
        .R(1'b0));
  FDRE \addconv_reg_1411_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(addconv_fu_1001_p2[9]),
        .Q(addconv_reg_1411[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(tmp_2_fu_711_p2),
        .I2(ap_CS_fsm_state19),
        .O(ap_NS_fsm[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(exitcond3_fu_647_p2),
        .O(ap_NS_fsm[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(tmp_2_fu_711_p2),
        .I1(ap_CS_fsm_state19),
        .O(ap_NS_fsm[19]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_10 
       (.I0(output_height_reg_1149[5]),
        .I1(i_op_assign_4_reg_273[5]),
        .I2(output_height_reg_1149[4]),
        .I3(i_op_assign_4_reg_273[4]),
        .O(\ap_CS_fsm[19]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_11 
       (.I0(output_height_reg_1149[3]),
        .I1(i_op_assign_4_reg_273[3]),
        .I2(output_height_reg_1149[2]),
        .I3(i_op_assign_4_reg_273[2]),
        .O(\ap_CS_fsm[19]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_12 
       (.I0(output_height_reg_1149[1]),
        .I1(i_op_assign_4_reg_273[1]),
        .I2(output_height_reg_1149[0]),
        .I3(i_op_assign_4_reg_273[0]),
        .O(\ap_CS_fsm[19]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_13 
       (.I0(i_op_assign_4_reg_273[7]),
        .I1(output_height_reg_1149[7]),
        .I2(i_op_assign_4_reg_273[6]),
        .I3(output_height_reg_1149[6]),
        .O(\ap_CS_fsm[19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_14 
       (.I0(i_op_assign_4_reg_273[5]),
        .I1(output_height_reg_1149[5]),
        .I2(i_op_assign_4_reg_273[4]),
        .I3(output_height_reg_1149[4]),
        .O(\ap_CS_fsm[19]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_15 
       (.I0(i_op_assign_4_reg_273[3]),
        .I1(output_height_reg_1149[3]),
        .I2(i_op_assign_4_reg_273[2]),
        .I3(output_height_reg_1149[2]),
        .O(\ap_CS_fsm[19]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_16 
       (.I0(i_op_assign_4_reg_273[1]),
        .I1(output_height_reg_1149[1]),
        .I2(i_op_assign_4_reg_273[0]),
        .I3(output_height_reg_1149[0]),
        .O(\ap_CS_fsm[19]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_4 
       (.I0(output_height_reg_1149[11]),
        .I1(i_op_assign_4_reg_273[11]),
        .I2(output_height_reg_1149[10]),
        .I3(i_op_assign_4_reg_273[10]),
        .O(\ap_CS_fsm[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_5 
       (.I0(output_height_reg_1149[9]),
        .I1(i_op_assign_4_reg_273[9]),
        .I2(output_height_reg_1149[8]),
        .I3(i_op_assign_4_reg_273[8]),
        .O(\ap_CS_fsm[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[19]_i_6 
       (.I0(output_height_reg_1149[12]),
        .O(\ap_CS_fsm[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_7 
       (.I0(i_op_assign_4_reg_273[11]),
        .I1(output_height_reg_1149[11]),
        .I2(i_op_assign_4_reg_273[10]),
        .I3(output_height_reg_1149[10]),
        .O(\ap_CS_fsm[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[19]_i_8 
       (.I0(i_op_assign_4_reg_273[9]),
        .I1(output_height_reg_1149[9]),
        .I2(i_op_assign_4_reg_273[8]),
        .I3(output_height_reg_1149[8]),
        .O(\ap_CS_fsm[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[19]_i_9 
       (.I0(output_height_reg_1149[7]),
        .I1(i_op_assign_4_reg_273[7]),
        .I2(output_height_reg_1149[6]),
        .I3(i_op_assign_4_reg_273[6]),
        .O(\ap_CS_fsm[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[40] ),
        .I1(\ap_CS_fsm_reg_n_0_[44] ),
        .I2(\ap_CS_fsm_reg_n_0_[41] ),
        .I3(ap_CS_fsm_state43),
        .I4(\ap_CS_fsm[1]_i_14_n_0 ),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[37] ),
        .I1(ap_CS_fsm_state18),
        .I2(\ap_CS_fsm_reg_n_0_[10] ),
        .I3(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[27] ),
        .I1(\ap_CS_fsm_reg_n_0_[13] ),
        .I2(\ap_CS_fsm_reg_n_0_[11] ),
        .I3(ap_CS_fsm_state23),
        .O(\ap_CS_fsm[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state44),
        .I2(\ap_CS_fsm_reg_n_0_[9] ),
        .I3(\ap_CS_fsm_reg_n_0_[47] ),
        .O(\ap_CS_fsm[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_0_[36] ),
        .I1(\ap_CS_fsm_reg_n_0_[32] ),
        .I2(\ap_CS_fsm_reg_n_0_[39] ),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .O(\ap_CS_fsm[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_6_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[33] ),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state17),
        .I5(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state27),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(\ap_CS_fsm_reg_n_0_[2] ),
        .I3(ap_CS_fsm_state25),
        .I4(\ap_CS_fsm[1]_i_9_n_0 ),
        .I5(\ap_CS_fsm[1]_i_10_n_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[31] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(\ap_CS_fsm_reg_n_0_[35] ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state19),
        .I1(\ap_CS_fsm_reg_n_0_[14] ),
        .I2(\ap_CS_fsm_reg_n_0_[38] ),
        .I3(\ap_CS_fsm_reg_n_0_[45] ),
        .I4(\ap_CS_fsm[1]_i_11_n_0 ),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[12] ),
        .I2(\ap_CS_fsm_reg_n_0_[4] ),
        .I3(\ap_CS_fsm_reg_n_0_[30] ),
        .I4(\ap_CS_fsm[1]_i_12_n_0 ),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[28] ),
        .I1(\ap_CS_fsm_reg_n_0_[46] ),
        .I2(\ap_CS_fsm_reg_n_0_[5] ),
        .I3(\ap_CS_fsm_reg_n_0_[29] ),
        .I4(\ap_CS_fsm[1]_i_13_n_0 ),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0F22)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(exitcond1_fu_797_p2),
        .I3(ap_CS_fsm_state23),
        .O(ap_NS_fsm[23]));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(\ap_CS_fsm[23]_i_3_n_0 ),
        .I1(\ap_CS_fsm[23]_i_4_n_0 ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[7] ),
        .I3(kernel_size_V_read_reg_1061[7]),
        .I4(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .I5(kernel_size_V_read_reg_1061[6]),
        .O(\ap_CS_fsm[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[23]_i_3 
       (.I0(kernel_size_V_read_reg_1061[0]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .I3(kernel_size_V_read_reg_1061[2]),
        .I4(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .I5(kernel_size_V_read_reg_1061[1]),
        .O(\ap_CS_fsm[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[23]_i_4 
       (.I0(kernel_size_V_read_reg_1061[3]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .I3(kernel_size_V_read_reg_1061[4]),
        .I4(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .I5(kernel_size_V_read_reg_1061[5]),
        .O(\ap_CS_fsm[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_NS_fsm116_out),
        .I1(ap_CS_fsm_state35),
        .I2(ap_CS_fsm_state24),
        .O(ap_NS_fsm[24]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[34]_i_2 
       (.I0(\gmem_addr_2_reg_1384[30]_i_3_n_0 ),
        .I1(iw_cast_fu_881_p1[19]),
        .I2(tmp_16_fu_899_p2),
        .I3(tmp_14_reg_1362),
        .I4(\tmp_13_reg_1358_reg_n_0_[0] ),
        .O(\ap_CS_fsm[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(tmp_11_fu_771_p2),
        .O(ap_NS_fsm[44]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[44]_i_10 
       (.I0(output_width_reg_1139[5]),
        .I1(i_op_assign_5_reg_295[5]),
        .I2(output_width_reg_1139[4]),
        .I3(i_op_assign_5_reg_295[4]),
        .O(\ap_CS_fsm[44]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[44]_i_11 
       (.I0(output_width_reg_1139[3]),
        .I1(i_op_assign_5_reg_295[3]),
        .I2(output_width_reg_1139[2]),
        .I3(i_op_assign_5_reg_295[2]),
        .O(\ap_CS_fsm[44]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[44]_i_12 
       (.I0(output_width_reg_1139[1]),
        .I1(i_op_assign_5_reg_295[1]),
        .I2(output_width_reg_1139[0]),
        .I3(i_op_assign_5_reg_295[0]),
        .O(\ap_CS_fsm[44]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[44]_i_13 
       (.I0(i_op_assign_5_reg_295[7]),
        .I1(output_width_reg_1139[7]),
        .I2(i_op_assign_5_reg_295[6]),
        .I3(output_width_reg_1139[6]),
        .O(\ap_CS_fsm[44]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[44]_i_14 
       (.I0(i_op_assign_5_reg_295[5]),
        .I1(output_width_reg_1139[5]),
        .I2(i_op_assign_5_reg_295[4]),
        .I3(output_width_reg_1139[4]),
        .O(\ap_CS_fsm[44]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[44]_i_15 
       (.I0(i_op_assign_5_reg_295[3]),
        .I1(output_width_reg_1139[3]),
        .I2(i_op_assign_5_reg_295[2]),
        .I3(output_width_reg_1139[2]),
        .O(\ap_CS_fsm[44]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[44]_i_16 
       (.I0(i_op_assign_5_reg_295[1]),
        .I1(output_width_reg_1139[1]),
        .I2(i_op_assign_5_reg_295[0]),
        .I3(output_width_reg_1139[0]),
        .O(\ap_CS_fsm[44]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[44]_i_4 
       (.I0(output_width_reg_1139[11]),
        .I1(i_op_assign_5_reg_295[11]),
        .I2(output_width_reg_1139[10]),
        .I3(i_op_assign_5_reg_295[10]),
        .O(\ap_CS_fsm[44]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[44]_i_5 
       (.I0(output_width_reg_1139[9]),
        .I1(i_op_assign_5_reg_295[9]),
        .I2(output_width_reg_1139[8]),
        .I3(i_op_assign_5_reg_295[8]),
        .O(\ap_CS_fsm[44]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[44]_i_6 
       (.I0(output_width_reg_1139[12]),
        .O(\ap_CS_fsm[44]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[44]_i_7 
       (.I0(i_op_assign_5_reg_295[11]),
        .I1(output_width_reg_1139[11]),
        .I2(i_op_assign_5_reg_295[10]),
        .I3(output_width_reg_1139[10]),
        .O(\ap_CS_fsm[44]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[44]_i_8 
       (.I0(i_op_assign_5_reg_295[9]),
        .I1(output_width_reg_1139[9]),
        .I2(i_op_assign_5_reg_295[8]),
        .I3(output_width_reg_1139[8]),
        .O(\ap_CS_fsm[44]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[44]_i_9 
       (.I0(output_width_reg_1139[7]),
        .I1(i_op_assign_5_reg_295[7]),
        .I2(output_width_reg_1139[6]),
        .I3(i_op_assign_5_reg_295[6]),
        .O(\ap_CS_fsm[44]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[19]_i_2 
       (.CI(\ap_CS_fsm_reg[19]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[19]_i_2_CO_UNCONNECTED [3],tmp_2_fu_711_p2,\ap_CS_fsm_reg[19]_i_2_n_2 ,\ap_CS_fsm_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[19]_i_4_n_0 ,\ap_CS_fsm[19]_i_5_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[19]_i_6_n_0 ,\ap_CS_fsm[19]_i_7_n_0 ,\ap_CS_fsm[19]_i_8_n_0 }));
  CARRY4 \ap_CS_fsm_reg[19]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[19]_i_3_n_0 ,\ap_CS_fsm_reg[19]_i_3_n_1 ,\ap_CS_fsm_reg[19]_i_3_n_2 ,\ap_CS_fsm_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[19]_i_9_n_0 ,\ap_CS_fsm[19]_i_10_n_0 ,\ap_CS_fsm[19]_i_11_n_0 ,\ap_CS_fsm[19]_i_12_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[19]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_13_n_0 ,\ap_CS_fsm[19]_i_14_n_0 ,\ap_CS_fsm[19]_i_15_n_0 ,\ap_CS_fsm[19]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[44]_i_2 
       (.CI(\ap_CS_fsm_reg[44]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[44]_i_2_CO_UNCONNECTED [3],tmp_11_fu_771_p2,\ap_CS_fsm_reg[44]_i_2_n_2 ,\ap_CS_fsm_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[44]_i_4_n_0 ,\ap_CS_fsm[44]_i_5_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[44]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[44]_i_6_n_0 ,\ap_CS_fsm[44]_i_7_n_0 ,\ap_CS_fsm[44]_i_8_n_0 }));
  CARRY4 \ap_CS_fsm_reg[44]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[44]_i_3_n_0 ,\ap_CS_fsm_reg[44]_i_3_n_1 ,\ap_CS_fsm_reg[44]_i_3_n_2 ,\ap_CS_fsm_reg[44]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[44]_i_9_n_0 ,\ap_CS_fsm[44]_i_10_n_0 ,\ap_CS_fsm[44]_i_11_n_0 ,\ap_CS_fsm[44]_i_12_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[44]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[44]_i_13_n_0 ,\ap_CS_fsm[44]_i_14_n_0 ,\ap_CS_fsm[44]_i_15_n_0 ,\ap_CS_fsm[44]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    ap_reg_ioackin_gmem_ARREADY_i_1
       (.I0(ap_CS_fsm_state23),
        .I1(exitcond1_fu_797_p2),
        .I2(ap_rst_n),
        .I3(ap_reg_ioackin_gmem_ARREADY),
        .I4(ap_CS_fsm_state26),
        .I5(ap_CS_fsm_state27),
        .O(ap_reg_ioackin_gmem_ARREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem_ARREADY_i_1_n_0),
        .Q(ap_reg_ioackin_gmem_ARREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[11]_i_2 
       (.I0(tmp_7_reg_1283_reg_n_94),
        .I1(tmp_cast1_reg_1119_reg__1[11]),
        .O(\gmem_addr_1_reg_1288[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[11]_i_3 
       (.I0(tmp_7_reg_1283_reg_n_95),
        .I1(tmp_cast1_reg_1119_reg__1[10]),
        .O(\gmem_addr_1_reg_1288[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[11]_i_4 
       (.I0(tmp_7_reg_1283_reg_n_96),
        .I1(tmp_cast1_reg_1119_reg__1[9]),
        .O(\gmem_addr_1_reg_1288[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[11]_i_5 
       (.I0(tmp_7_reg_1283_reg_n_97),
        .I1(tmp_cast1_reg_1119_reg__1[8]),
        .O(\gmem_addr_1_reg_1288[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[15]_i_2 
       (.I0(tmp_7_reg_1283_reg_n_90),
        .I1(tmp_cast1_reg_1119_reg__1[15]),
        .O(\gmem_addr_1_reg_1288[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[15]_i_3 
       (.I0(tmp_7_reg_1283_reg_n_91),
        .I1(tmp_cast1_reg_1119_reg__1[14]),
        .O(\gmem_addr_1_reg_1288[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[15]_i_4 
       (.I0(tmp_7_reg_1283_reg_n_92),
        .I1(tmp_cast1_reg_1119_reg__1[13]),
        .O(\gmem_addr_1_reg_1288[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[15]_i_5 
       (.I0(tmp_7_reg_1283_reg_n_93),
        .I1(tmp_cast1_reg_1119_reg__1[12]),
        .O(\gmem_addr_1_reg_1288[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[19]_i_2 
       (.I0(tmp_7_reg_1283_reg_n_86),
        .I1(tmp_cast1_reg_1119_reg__1[19]),
        .O(\gmem_addr_1_reg_1288[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[19]_i_3 
       (.I0(tmp_7_reg_1283_reg_n_87),
        .I1(tmp_cast1_reg_1119_reg__1[18]),
        .O(\gmem_addr_1_reg_1288[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[19]_i_4 
       (.I0(tmp_7_reg_1283_reg_n_88),
        .I1(tmp_cast1_reg_1119_reg__1[17]),
        .O(\gmem_addr_1_reg_1288[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[19]_i_5 
       (.I0(tmp_7_reg_1283_reg_n_89),
        .I1(tmp_cast1_reg_1119_reg__1[16]),
        .O(\gmem_addr_1_reg_1288[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[23]_i_2 
       (.I0(tmp_7_reg_1283_reg_n_82),
        .I1(tmp_cast1_reg_1119_reg__1[23]),
        .O(\gmem_addr_1_reg_1288[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[23]_i_3 
       (.I0(tmp_7_reg_1283_reg_n_83),
        .I1(tmp_cast1_reg_1119_reg__1[22]),
        .O(\gmem_addr_1_reg_1288[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[23]_i_4 
       (.I0(tmp_7_reg_1283_reg_n_84),
        .I1(tmp_cast1_reg_1119_reg__1[21]),
        .O(\gmem_addr_1_reg_1288[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[23]_i_5 
       (.I0(tmp_7_reg_1283_reg_n_85),
        .I1(tmp_cast1_reg_1119_reg__1[20]),
        .O(\gmem_addr_1_reg_1288[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_10 
       (.I0(tmp_7_reg_1283_reg_n_81),
        .I1(\tmp_7_reg_1283_reg_n_0_[0] ),
        .O(\gmem_addr_1_reg_1288[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_3 
       (.I0(tmp_7_fu_731_p2[3]),
        .I1(tmp_cast1_reg_1119_reg__1[27]),
        .O(\gmem_addr_1_reg_1288[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_4 
       (.I0(tmp_7_fu_731_p2[2]),
        .I1(tmp_cast1_reg_1119_reg__1[26]),
        .O(\gmem_addr_1_reg_1288[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_5 
       (.I0(tmp_7_fu_731_p2[1]),
        .I1(tmp_cast1_reg_1119_reg__1[25]),
        .O(\gmem_addr_1_reg_1288[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_6 
       (.I0(tmp_7_fu_731_p2[0]),
        .I1(tmp_cast1_reg_1119_reg__1[24]),
        .O(\gmem_addr_1_reg_1288[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_7 
       (.I0(tmp_7_reg_1283_reg_n_78),
        .I1(\tmp_7_reg_1283_reg_n_0_[3] ),
        .O(\gmem_addr_1_reg_1288[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_8 
       (.I0(tmp_7_reg_1283_reg_n_79),
        .I1(\tmp_7_reg_1283_reg_n_0_[2] ),
        .O(\gmem_addr_1_reg_1288[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[27]_i_9 
       (.I0(tmp_7_reg_1283_reg_n_80),
        .I1(\tmp_7_reg_1283_reg_n_0_[1] ),
        .O(\gmem_addr_1_reg_1288[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[30]_i_3 
       (.I0(tmp_7_fu_731_p2[6]),
        .I1(tmp_cast1_reg_1119_reg__1[30]),
        .O(\gmem_addr_1_reg_1288[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[30]_i_4 
       (.I0(tmp_7_fu_731_p2[5]),
        .I1(tmp_cast1_reg_1119_reg__1[29]),
        .O(\gmem_addr_1_reg_1288[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[30]_i_5 
       (.I0(tmp_7_fu_731_p2[4]),
        .I1(tmp_cast1_reg_1119_reg__1[28]),
        .O(\gmem_addr_1_reg_1288[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[30]_i_6 
       (.I0(tmp_7_reg_1283_reg_n_75),
        .I1(\tmp_7_reg_1283_reg_n_0_[6] ),
        .O(\gmem_addr_1_reg_1288[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[30]_i_7 
       (.I0(tmp_7_reg_1283_reg_n_76),
        .I1(\tmp_7_reg_1283_reg_n_0_[5] ),
        .O(\gmem_addr_1_reg_1288[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[30]_i_8 
       (.I0(tmp_7_reg_1283_reg_n_77),
        .I1(\tmp_7_reg_1283_reg_n_0_[4] ),
        .O(\gmem_addr_1_reg_1288[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[3]_i_2 
       (.I0(tmp_7_reg_1283_reg_n_102),
        .I1(tmp_cast1_reg_1119_reg__1[3]),
        .O(\gmem_addr_1_reg_1288[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[3]_i_3 
       (.I0(tmp_7_reg_1283_reg_n_103),
        .I1(tmp_cast1_reg_1119_reg__1[2]),
        .O(\gmem_addr_1_reg_1288[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[3]_i_4 
       (.I0(tmp_7_reg_1283_reg_n_104),
        .I1(tmp_cast1_reg_1119_reg__1[1]),
        .O(\gmem_addr_1_reg_1288[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[3]_i_5 
       (.I0(tmp_7_reg_1283_reg_n_105),
        .I1(tmp_cast1_reg_1119_reg__1[0]),
        .O(\gmem_addr_1_reg_1288[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[7]_i_2 
       (.I0(tmp_7_reg_1283_reg_n_98),
        .I1(tmp_cast1_reg_1119_reg__1[7]),
        .O(\gmem_addr_1_reg_1288[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[7]_i_3 
       (.I0(tmp_7_reg_1283_reg_n_99),
        .I1(tmp_cast1_reg_1119_reg__1[6]),
        .O(\gmem_addr_1_reg_1288[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[7]_i_4 
       (.I0(tmp_7_reg_1283_reg_n_100),
        .I1(tmp_cast1_reg_1119_reg__1[5]),
        .O(\gmem_addr_1_reg_1288[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_1288[7]_i_5 
       (.I0(tmp_7_reg_1283_reg_n_101),
        .I1(tmp_cast1_reg_1119_reg__1[4]),
        .O(\gmem_addr_1_reg_1288[7]_i_5_n_0 ));
  FDRE \gmem_addr_1_reg_1288_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[0]),
        .Q(gmem_addr_1_reg_1288[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[10]),
        .Q(gmem_addr_1_reg_1288[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[11]),
        .Q(gmem_addr_1_reg_1288[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[11]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1288_reg[11]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[11]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[11]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_94,tmp_7_reg_1283_reg_n_95,tmp_7_reg_1283_reg_n_96,tmp_7_reg_1283_reg_n_97}),
        .O(out_data_V8_sum_fu_739_p2[11:8]),
        .S({\gmem_addr_1_reg_1288[11]_i_2_n_0 ,\gmem_addr_1_reg_1288[11]_i_3_n_0 ,\gmem_addr_1_reg_1288[11]_i_4_n_0 ,\gmem_addr_1_reg_1288[11]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[12]),
        .Q(gmem_addr_1_reg_1288[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[13]),
        .Q(gmem_addr_1_reg_1288[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[14]),
        .Q(gmem_addr_1_reg_1288[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[15]),
        .Q(gmem_addr_1_reg_1288[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[15]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1288_reg[15]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[15]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[15]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_90,tmp_7_reg_1283_reg_n_91,tmp_7_reg_1283_reg_n_92,tmp_7_reg_1283_reg_n_93}),
        .O(out_data_V8_sum_fu_739_p2[15:12]),
        .S({\gmem_addr_1_reg_1288[15]_i_2_n_0 ,\gmem_addr_1_reg_1288[15]_i_3_n_0 ,\gmem_addr_1_reg_1288[15]_i_4_n_0 ,\gmem_addr_1_reg_1288[15]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[16]),
        .Q(gmem_addr_1_reg_1288[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[17]),
        .Q(gmem_addr_1_reg_1288[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[18]),
        .Q(gmem_addr_1_reg_1288[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[19]),
        .Q(gmem_addr_1_reg_1288[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[19]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1288_reg[19]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[19]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[19]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_86,tmp_7_reg_1283_reg_n_87,tmp_7_reg_1283_reg_n_88,tmp_7_reg_1283_reg_n_89}),
        .O(out_data_V8_sum_fu_739_p2[19:16]),
        .S({\gmem_addr_1_reg_1288[19]_i_2_n_0 ,\gmem_addr_1_reg_1288[19]_i_3_n_0 ,\gmem_addr_1_reg_1288[19]_i_4_n_0 ,\gmem_addr_1_reg_1288[19]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[1]),
        .Q(gmem_addr_1_reg_1288[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[20]),
        .Q(gmem_addr_1_reg_1288[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[21]),
        .Q(gmem_addr_1_reg_1288[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[22]),
        .Q(gmem_addr_1_reg_1288[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[23]),
        .Q(gmem_addr_1_reg_1288[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[23]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1288_reg[23]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[23]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[23]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_82,tmp_7_reg_1283_reg_n_83,tmp_7_reg_1283_reg_n_84,tmp_7_reg_1283_reg_n_85}),
        .O(out_data_V8_sum_fu_739_p2[23:20]),
        .S({\gmem_addr_1_reg_1288[23]_i_2_n_0 ,\gmem_addr_1_reg_1288[23]_i_3_n_0 ,\gmem_addr_1_reg_1288[23]_i_4_n_0 ,\gmem_addr_1_reg_1288[23]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[24]),
        .Q(gmem_addr_1_reg_1288[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[25]),
        .Q(gmem_addr_1_reg_1288[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[26]),
        .Q(gmem_addr_1_reg_1288[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[27]),
        .Q(gmem_addr_1_reg_1288[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[27]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1288_reg[27]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[27]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[27]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_731_p2[3:0]),
        .O(out_data_V8_sum_fu_739_p2[27:24]),
        .S({\gmem_addr_1_reg_1288[27]_i_3_n_0 ,\gmem_addr_1_reg_1288[27]_i_4_n_0 ,\gmem_addr_1_reg_1288[27]_i_5_n_0 ,\gmem_addr_1_reg_1288[27]_i_6_n_0 }));
  CARRY4 \gmem_addr_1_reg_1288_reg[27]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_1288_reg[27]_i_2_n_0 ,\gmem_addr_1_reg_1288_reg[27]_i_2_n_1 ,\gmem_addr_1_reg_1288_reg[27]_i_2_n_2 ,\gmem_addr_1_reg_1288_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_78,tmp_7_reg_1283_reg_n_79,tmp_7_reg_1283_reg_n_80,tmp_7_reg_1283_reg_n_81}),
        .O(tmp_7_fu_731_p2[3:0]),
        .S({\gmem_addr_1_reg_1288[27]_i_7_n_0 ,\gmem_addr_1_reg_1288[27]_i_8_n_0 ,\gmem_addr_1_reg_1288[27]_i_9_n_0 ,\gmem_addr_1_reg_1288[27]_i_10_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[28]),
        .Q(gmem_addr_1_reg_1288[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[29]),
        .Q(gmem_addr_1_reg_1288[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[2]),
        .Q(gmem_addr_1_reg_1288[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[30]),
        .Q(gmem_addr_1_reg_1288[30]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[30]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[27]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_1288_reg[30]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_1_reg_1288_reg[30]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_7_fu_731_p2[5:4]}),
        .O({\NLW_gmem_addr_1_reg_1288_reg[30]_i_1_O_UNCONNECTED [3],out_data_V8_sum_fu_739_p2[30:28]}),
        .S({1'b0,\gmem_addr_1_reg_1288[30]_i_3_n_0 ,\gmem_addr_1_reg_1288[30]_i_4_n_0 ,\gmem_addr_1_reg_1288[30]_i_5_n_0 }));
  CARRY4 \gmem_addr_1_reg_1288_reg[30]_i_2 
       (.CI(\gmem_addr_1_reg_1288_reg[27]_i_2_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_1288_reg[30]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_1_reg_1288_reg[30]_i_2_n_2 ,\gmem_addr_1_reg_1288_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_7_reg_1283_reg_n_76,tmp_7_reg_1283_reg_n_77}),
        .O({\NLW_gmem_addr_1_reg_1288_reg[30]_i_2_O_UNCONNECTED [3],tmp_7_fu_731_p2[6:4]}),
        .S({1'b0,\gmem_addr_1_reg_1288[30]_i_6_n_0 ,\gmem_addr_1_reg_1288[30]_i_7_n_0 ,\gmem_addr_1_reg_1288[30]_i_8_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[3]),
        .Q(gmem_addr_1_reg_1288[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_1288_reg[3]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[3]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[3]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_102,tmp_7_reg_1283_reg_n_103,tmp_7_reg_1283_reg_n_104,tmp_7_reg_1283_reg_n_105}),
        .O(out_data_V8_sum_fu_739_p2[3:0]),
        .S({\gmem_addr_1_reg_1288[3]_i_2_n_0 ,\gmem_addr_1_reg_1288[3]_i_3_n_0 ,\gmem_addr_1_reg_1288[3]_i_4_n_0 ,\gmem_addr_1_reg_1288[3]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[4]),
        .Q(gmem_addr_1_reg_1288[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[5]),
        .Q(gmem_addr_1_reg_1288[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[6]),
        .Q(gmem_addr_1_reg_1288[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[7]),
        .Q(gmem_addr_1_reg_1288[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1288_reg[7]_i_1 
       (.CI(\gmem_addr_1_reg_1288_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_1288_reg[7]_i_1_n_0 ,\gmem_addr_1_reg_1288_reg[7]_i_1_n_1 ,\gmem_addr_1_reg_1288_reg[7]_i_1_n_2 ,\gmem_addr_1_reg_1288_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_reg_1283_reg_n_98,tmp_7_reg_1283_reg_n_99,tmp_7_reg_1283_reg_n_100,tmp_7_reg_1283_reg_n_101}),
        .O(out_data_V8_sum_fu_739_p2[7:4]),
        .S({\gmem_addr_1_reg_1288[7]_i_2_n_0 ,\gmem_addr_1_reg_1288[7]_i_3_n_0 ,\gmem_addr_1_reg_1288[7]_i_4_n_0 ,\gmem_addr_1_reg_1288[7]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_1288_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[8]),
        .Q(gmem_addr_1_reg_1288[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1288_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(out_data_V8_sum_fu_739_p2[9]),
        .Q(gmem_addr_1_reg_1288[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_97),
        .I1(iw_cast_fu_881_p1[8]),
        .O(\gmem_addr_2_reg_1384[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_3 
       (.I0(ret_V_9_fu_919_p2[11]),
        .I1(tmp_25_cast_reg_1134[11]),
        .O(\gmem_addr_2_reg_1384[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_4 
       (.I0(ret_V_9_fu_919_p2[10]),
        .I1(tmp_25_cast_reg_1134[10]),
        .O(\gmem_addr_2_reg_1384[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_5 
       (.I0(ret_V_9_fu_919_p2[9]),
        .I1(tmp_25_cast_reg_1134[9]),
        .O(\gmem_addr_2_reg_1384[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_6 
       (.I0(ret_V_9_fu_919_p2[8]),
        .I1(tmp_25_cast_reg_1134[8]),
        .O(\gmem_addr_2_reg_1384[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_7 
       (.I0(ret_V_s_reg_1367_reg_n_94),
        .I1(iw_cast_fu_881_p1[11]),
        .O(\gmem_addr_2_reg_1384[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_95),
        .I1(iw_cast_fu_881_p1[10]),
        .O(\gmem_addr_2_reg_1384[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[11]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_96),
        .I1(iw_cast_fu_881_p1[9]),
        .O(\gmem_addr_2_reg_1384[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_93),
        .I1(iw_cast_fu_881_p1[12]),
        .O(\gmem_addr_2_reg_1384[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_3 
       (.I0(ret_V_9_fu_919_p2[15]),
        .I1(tmp_25_cast_reg_1134[15]),
        .O(\gmem_addr_2_reg_1384[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_4 
       (.I0(ret_V_9_fu_919_p2[14]),
        .I1(tmp_25_cast_reg_1134[14]),
        .O(\gmem_addr_2_reg_1384[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_5 
       (.I0(ret_V_9_fu_919_p2[13]),
        .I1(tmp_25_cast_reg_1134[13]),
        .O(\gmem_addr_2_reg_1384[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_6 
       (.I0(ret_V_9_fu_919_p2[12]),
        .I1(tmp_25_cast_reg_1134[12]),
        .O(\gmem_addr_2_reg_1384[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_7 
       (.I0(ret_V_s_reg_1367_reg_n_90),
        .I1(iw_cast_fu_881_p1[15]),
        .O(\gmem_addr_2_reg_1384[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_91),
        .I1(iw_cast_fu_881_p1[14]),
        .O(\gmem_addr_2_reg_1384[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[15]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_92),
        .I1(iw_cast_fu_881_p1[13]),
        .O(\gmem_addr_2_reg_1384[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_89),
        .I1(iw_cast_fu_881_p1[16]),
        .O(\gmem_addr_2_reg_1384[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_3 
       (.I0(ret_V_9_fu_919_p2[19]),
        .I1(tmp_25_cast_reg_1134[19]),
        .O(\gmem_addr_2_reg_1384[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_4 
       (.I0(ret_V_9_fu_919_p2[18]),
        .I1(tmp_25_cast_reg_1134[18]),
        .O(\gmem_addr_2_reg_1384[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_5 
       (.I0(ret_V_9_fu_919_p2[17]),
        .I1(tmp_25_cast_reg_1134[17]),
        .O(\gmem_addr_2_reg_1384[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_6 
       (.I0(ret_V_9_fu_919_p2[16]),
        .I1(tmp_25_cast_reg_1134[16]),
        .O(\gmem_addr_2_reg_1384[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_7 
       (.I0(iw_cast_fu_881_p1[19]),
        .I1(ret_V_s_reg_1367_reg_n_86),
        .O(\gmem_addr_2_reg_1384[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_87),
        .I1(iw_cast_fu_881_p1[18]),
        .O(\gmem_addr_2_reg_1384[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[19]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_88),
        .I1(iw_cast_fu_881_p1[17]),
        .O(\gmem_addr_2_reg_1384[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[23]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_85),
        .I1(ret_V_s_reg_1367_reg_n_84),
        .O(\gmem_addr_2_reg_1384[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[23]_i_11 
       (.I0(iw_cast_fu_881_p1[19]),
        .I1(ret_V_s_reg_1367_reg_n_85),
        .O(\gmem_addr_2_reg_1384[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[23]_i_3 
       (.I0(ret_V_9_fu_919_p2[23]),
        .I1(tmp_25_cast_reg_1134[23]),
        .O(\gmem_addr_2_reg_1384[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[23]_i_4 
       (.I0(ret_V_9_fu_919_p2[22]),
        .I1(tmp_25_cast_reg_1134[22]),
        .O(\gmem_addr_2_reg_1384[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[23]_i_5 
       (.I0(ret_V_9_fu_919_p2[21]),
        .I1(tmp_25_cast_reg_1134[21]),
        .O(\gmem_addr_2_reg_1384[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[23]_i_6 
       (.I0(ret_V_9_fu_919_p2[20]),
        .I1(tmp_25_cast_reg_1134[20]),
        .O(\gmem_addr_2_reg_1384[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_2_reg_1384[23]_i_7 
       (.I0(iw_cast_fu_881_p1[19]),
        .O(\gmem_addr_2_reg_1384[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[23]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_83),
        .I1(ret_V_s_reg_1367_reg_n_82),
        .O(\gmem_addr_2_reg_1384[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[23]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_84),
        .I1(ret_V_s_reg_1367_reg_n_83),
        .O(\gmem_addr_2_reg_1384[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[27]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_82),
        .I1(ret_V_s_reg_1367_reg_n_81),
        .O(\gmem_addr_2_reg_1384[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[27]_i_3 
       (.I0(ret_V_9_fu_919_p2[27]),
        .I1(tmp_25_cast_reg_1134[27]),
        .O(\gmem_addr_2_reg_1384[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[27]_i_4 
       (.I0(ret_V_9_fu_919_p2[26]),
        .I1(tmp_25_cast_reg_1134[26]),
        .O(\gmem_addr_2_reg_1384[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[27]_i_5 
       (.I0(ret_V_9_fu_919_p2[25]),
        .I1(tmp_25_cast_reg_1134[25]),
        .O(\gmem_addr_2_reg_1384[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[27]_i_6 
       (.I0(ret_V_9_fu_919_p2[24]),
        .I1(tmp_25_cast_reg_1134[24]),
        .O(\gmem_addr_2_reg_1384[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[27]_i_7 
       (.I0(ret_V_s_reg_1367_reg_n_79),
        .I1(ret_V_s_reg_1367_reg_n_78),
        .O(\gmem_addr_2_reg_1384[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[27]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_80),
        .I1(ret_V_s_reg_1367_reg_n_79),
        .O(\gmem_addr_2_reg_1384[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[27]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_81),
        .I1(ret_V_s_reg_1367_reg_n_80),
        .O(\gmem_addr_2_reg_1384[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \gmem_addr_2_reg_1384[30]_i_1 
       (.I0(\gmem_addr_2_reg_1384[30]_i_3_n_0 ),
        .I1(iw_cast_fu_881_p1[19]),
        .I2(tmp_16_fu_899_p2),
        .I3(tmp_14_reg_1362),
        .I4(\tmp_13_reg_1358_reg_n_0_[0] ),
        .O(ap_NS_fsm113_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmem_addr_2_reg_1384[30]_i_10 
       (.I0(kernel_size_V_read_reg_1061[6]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .I2(kernel_size_V_read_reg_1061[7]),
        .I3(\i_op_assign_3_reg_409_reg_n_0_[7] ),
        .O(\gmem_addr_2_reg_1384[30]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_1384[30]_i_13 
       (.I0(iw_cast_fu_881_p1[18]),
        .I1(iw_cast_fu_881_p1[19]),
        .O(\gmem_addr_2_reg_1384[30]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_1384[30]_i_14 
       (.I0(iw_cast_fu_881_p1[17]),
        .I1(iw_cast_fu_881_p1[16]),
        .O(\gmem_addr_2_reg_1384[30]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[30]_i_15 
       (.I0(ret_V_s_reg_1367_reg_n_76),
        .I1(ret_V_s_reg_1367_reg_n_75),
        .O(\gmem_addr_2_reg_1384[30]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[30]_i_16 
       (.I0(ret_V_s_reg_1367_reg_n_77),
        .I1(ret_V_s_reg_1367_reg_n_76),
        .O(\gmem_addr_2_reg_1384[30]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_1384[30]_i_17 
       (.I0(ret_V_s_reg_1367_reg_n_78),
        .I1(ret_V_s_reg_1367_reg_n_77),
        .O(\gmem_addr_2_reg_1384[30]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_1384[30]_i_20 
       (.I0(iw_cast_fu_881_p1[15]),
        .I1(iw_cast_fu_881_p1[14]),
        .O(\gmem_addr_2_reg_1384[30]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_1384[30]_i_21 
       (.I0(iw_cast_fu_881_p1[13]),
        .I1(iw_cast_fu_881_p1[12]),
        .O(\gmem_addr_2_reg_1384[30]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_1384[30]_i_22 
       (.I0(iw_cast_fu_881_p1[11]),
        .I1(iw_cast_fu_881_p1[10]),
        .O(\gmem_addr_2_reg_1384[30]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_1384[30]_i_23 
       (.I0(iw_cast_fu_881_p1[9]),
        .I1(iw_cast_fu_881_p1[8]),
        .O(\gmem_addr_2_reg_1384[30]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gmem_addr_2_reg_1384[30]_i_24 
       (.I0(tmp_4_cast_reg_1176[7]),
        .I1(iw_cast_fu_881_p1[7]),
        .I2(tmp_4_cast_reg_1176[6]),
        .I3(iw_cast_fu_881_p1[6]),
        .O(\gmem_addr_2_reg_1384[30]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gmem_addr_2_reg_1384[30]_i_25 
       (.I0(tmp_4_cast_reg_1176[5]),
        .I1(iw_cast_fu_881_p1[5]),
        .I2(tmp_4_cast_reg_1176[4]),
        .I3(iw_cast_fu_881_p1[4]),
        .O(\gmem_addr_2_reg_1384[30]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gmem_addr_2_reg_1384[30]_i_26 
       (.I0(tmp_4_cast_reg_1176[3]),
        .I1(iw_cast_fu_881_p1[3]),
        .I2(tmp_4_cast_reg_1176[2]),
        .I3(iw_cast_fu_881_p1[2]),
        .O(\gmem_addr_2_reg_1384[30]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gmem_addr_2_reg_1384[30]_i_27 
       (.I0(tmp_4_cast_reg_1176[1]),
        .I1(iw_cast_fu_881_p1[1]),
        .I2(tmp_4_cast_reg_1176[0]),
        .I3(iw_cast_fu_881_p1[0]),
        .O(\gmem_addr_2_reg_1384[30]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmem_addr_2_reg_1384[30]_i_28 
       (.I0(iw_cast_fu_881_p1[7]),
        .I1(tmp_4_cast_reg_1176[7]),
        .I2(iw_cast_fu_881_p1[6]),
        .I3(tmp_4_cast_reg_1176[6]),
        .O(\gmem_addr_2_reg_1384[30]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmem_addr_2_reg_1384[30]_i_29 
       (.I0(iw_cast_fu_881_p1[5]),
        .I1(tmp_4_cast_reg_1176[5]),
        .I2(iw_cast_fu_881_p1[4]),
        .I3(tmp_4_cast_reg_1176[4]),
        .O(\gmem_addr_2_reg_1384[30]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \gmem_addr_2_reg_1384[30]_i_3 
       (.I0(ap_CS_fsm_state25),
        .I1(\gmem_addr_2_reg_1384[30]_i_10_n_0 ),
        .I2(\ap_CS_fsm[23]_i_4_n_0 ),
        .I3(\ap_CS_fsm[23]_i_3_n_0 ),
        .O(\gmem_addr_2_reg_1384[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmem_addr_2_reg_1384[30]_i_30 
       (.I0(iw_cast_fu_881_p1[3]),
        .I1(tmp_4_cast_reg_1176[3]),
        .I2(iw_cast_fu_881_p1[2]),
        .I3(tmp_4_cast_reg_1176[2]),
        .O(\gmem_addr_2_reg_1384[30]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmem_addr_2_reg_1384[30]_i_31 
       (.I0(iw_cast_fu_881_p1[1]),
        .I1(tmp_4_cast_reg_1176[1]),
        .I2(iw_cast_fu_881_p1[0]),
        .I3(tmp_4_cast_reg_1176[0]),
        .O(\gmem_addr_2_reg_1384[30]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[30]_i_7 
       (.I0(tmp_25_cast_reg_1134[30]),
        .I1(ret_V_9_fu_919_p2[30]),
        .O(\gmem_addr_2_reg_1384[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[30]_i_8 
       (.I0(ret_V_9_fu_919_p2[29]),
        .I1(tmp_25_cast_reg_1134[29]),
        .O(\gmem_addr_2_reg_1384[30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[30]_i_9 
       (.I0(ret_V_9_fu_919_p2[28]),
        .I1(tmp_25_cast_reg_1134[28]),
        .O(\gmem_addr_2_reg_1384[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_105),
        .I1(iw_cast_fu_881_p1[0]),
        .O(\gmem_addr_2_reg_1384[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_12 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .I1(tmp_12_reg_1312[3]),
        .O(\gmem_addr_2_reg_1384[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_13 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .I1(tmp_12_reg_1312[2]),
        .O(\gmem_addr_2_reg_1384[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_14 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .I1(tmp_12_reg_1312[1]),
        .O(\gmem_addr_2_reg_1384[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_15 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I1(tmp_12_reg_1312[0]),
        .O(\gmem_addr_2_reg_1384[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_3 
       (.I0(ret_V_9_fu_919_p2[3]),
        .I1(tmp_25_cast_reg_1134[3]),
        .O(\gmem_addr_2_reg_1384[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_4 
       (.I0(ret_V_9_fu_919_p2[2]),
        .I1(tmp_25_cast_reg_1134[2]),
        .O(\gmem_addr_2_reg_1384[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_5 
       (.I0(ret_V_9_fu_919_p2[1]),
        .I1(tmp_25_cast_reg_1134[1]),
        .O(\gmem_addr_2_reg_1384[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_6 
       (.I0(ret_V_9_fu_919_p2[0]),
        .I1(tmp_25_cast_reg_1134[0]),
        .O(\gmem_addr_2_reg_1384[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_7 
       (.I0(ret_V_s_reg_1367_reg_n_102),
        .I1(iw_cast_fu_881_p1[3]),
        .O(\gmem_addr_2_reg_1384[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_103),
        .I1(iw_cast_fu_881_p1[2]),
        .O(\gmem_addr_2_reg_1384[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[3]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_104),
        .I1(iw_cast_fu_881_p1[1]),
        .O(\gmem_addr_2_reg_1384[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_10 
       (.I0(ret_V_s_reg_1367_reg_n_101),
        .I1(iw_cast_fu_881_p1[4]),
        .O(\gmem_addr_2_reg_1384[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_12 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[7] ),
        .I1(tmp_12_reg_1312[7]),
        .O(\gmem_addr_2_reg_1384[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_13 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .I1(tmp_12_reg_1312[6]),
        .O(\gmem_addr_2_reg_1384[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_14 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .I1(tmp_12_reg_1312[5]),
        .O(\gmem_addr_2_reg_1384[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_15 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .I1(tmp_12_reg_1312[4]),
        .O(\gmem_addr_2_reg_1384[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_3 
       (.I0(ret_V_9_fu_919_p2[7]),
        .I1(tmp_25_cast_reg_1134[7]),
        .O(\gmem_addr_2_reg_1384[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_4 
       (.I0(ret_V_9_fu_919_p2[6]),
        .I1(tmp_25_cast_reg_1134[6]),
        .O(\gmem_addr_2_reg_1384[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_5 
       (.I0(ret_V_9_fu_919_p2[5]),
        .I1(tmp_25_cast_reg_1134[5]),
        .O(\gmem_addr_2_reg_1384[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_6 
       (.I0(ret_V_9_fu_919_p2[4]),
        .I1(tmp_25_cast_reg_1134[4]),
        .O(\gmem_addr_2_reg_1384[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_7 
       (.I0(ret_V_s_reg_1367_reg_n_98),
        .I1(iw_cast_fu_881_p1[7]),
        .O(\gmem_addr_2_reg_1384[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_8 
       (.I0(ret_V_s_reg_1367_reg_n_99),
        .I1(iw_cast_fu_881_p1[6]),
        .O(\gmem_addr_2_reg_1384[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_1384[7]_i_9 
       (.I0(ret_V_s_reg_1367_reg_n_100),
        .I1(iw_cast_fu_881_p1[5]),
        .O(\gmem_addr_2_reg_1384[7]_i_9_n_0 ));
  FDRE \gmem_addr_2_reg_1384_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[0]),
        .Q(gmem_addr_2_reg_1384[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[10]),
        .Q(gmem_addr_2_reg_1384[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[11]),
        .Q(gmem_addr_2_reg_1384[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[11]_i_1 
       (.CI(\gmem_addr_2_reg_1384_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[11]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[11]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[11]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[11:8]),
        .O(in_data_V2_sum_fu_947_p2[11:8]),
        .S({\gmem_addr_2_reg_1384[11]_i_3_n_0 ,\gmem_addr_2_reg_1384[11]_i_4_n_0 ,\gmem_addr_2_reg_1384[11]_i_5_n_0 ,\gmem_addr_2_reg_1384[11]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[11]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[7]_i_2_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[11]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[11]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[11]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_V_s_reg_1367_reg_n_94,ret_V_s_reg_1367_reg_n_95,ret_V_s_reg_1367_reg_n_96,ret_V_s_reg_1367_reg_n_97}),
        .O(ret_V_9_fu_919_p2[11:8]),
        .S({\gmem_addr_2_reg_1384[11]_i_7_n_0 ,\gmem_addr_2_reg_1384[11]_i_8_n_0 ,\gmem_addr_2_reg_1384[11]_i_9_n_0 ,\gmem_addr_2_reg_1384[11]_i_10_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[12]),
        .Q(gmem_addr_2_reg_1384[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[13]),
        .Q(gmem_addr_2_reg_1384[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[14]),
        .Q(gmem_addr_2_reg_1384[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[15]),
        .Q(gmem_addr_2_reg_1384[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[15]_i_1 
       (.CI(\gmem_addr_2_reg_1384_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[15]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[15]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[15]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[15:12]),
        .O(in_data_V2_sum_fu_947_p2[15:12]),
        .S({\gmem_addr_2_reg_1384[15]_i_3_n_0 ,\gmem_addr_2_reg_1384[15]_i_4_n_0 ,\gmem_addr_2_reg_1384[15]_i_5_n_0 ,\gmem_addr_2_reg_1384[15]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[15]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[11]_i_2_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[15]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[15]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[15]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_V_s_reg_1367_reg_n_90,ret_V_s_reg_1367_reg_n_91,ret_V_s_reg_1367_reg_n_92,ret_V_s_reg_1367_reg_n_93}),
        .O(ret_V_9_fu_919_p2[15:12]),
        .S({\gmem_addr_2_reg_1384[15]_i_7_n_0 ,\gmem_addr_2_reg_1384[15]_i_8_n_0 ,\gmem_addr_2_reg_1384[15]_i_9_n_0 ,\gmem_addr_2_reg_1384[15]_i_10_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[16]),
        .Q(gmem_addr_2_reg_1384[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[17]),
        .Q(gmem_addr_2_reg_1384[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[18]),
        .Q(gmem_addr_2_reg_1384[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[19]),
        .Q(gmem_addr_2_reg_1384[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[19]_i_1 
       (.CI(\gmem_addr_2_reg_1384_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[19]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[19]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[19]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[19:16]),
        .O(in_data_V2_sum_fu_947_p2[19:16]),
        .S({\gmem_addr_2_reg_1384[19]_i_3_n_0 ,\gmem_addr_2_reg_1384[19]_i_4_n_0 ,\gmem_addr_2_reg_1384[19]_i_5_n_0 ,\gmem_addr_2_reg_1384[19]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[19]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[15]_i_2_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[19]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[19]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[19]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({iw_cast_fu_881_p1[19],ret_V_s_reg_1367_reg_n_87,ret_V_s_reg_1367_reg_n_88,ret_V_s_reg_1367_reg_n_89}),
        .O(ret_V_9_fu_919_p2[19:16]),
        .S({\gmem_addr_2_reg_1384[19]_i_7_n_0 ,\gmem_addr_2_reg_1384[19]_i_8_n_0 ,\gmem_addr_2_reg_1384[19]_i_9_n_0 ,\gmem_addr_2_reg_1384[19]_i_10_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[1]),
        .Q(gmem_addr_2_reg_1384[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[20]),
        .Q(gmem_addr_2_reg_1384[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[21]),
        .Q(gmem_addr_2_reg_1384[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[22]),
        .Q(gmem_addr_2_reg_1384[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[23]),
        .Q(gmem_addr_2_reg_1384[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[23]_i_1 
       (.CI(\gmem_addr_2_reg_1384_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[23]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[23]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[23]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[23:20]),
        .O(in_data_V2_sum_fu_947_p2[23:20]),
        .S({\gmem_addr_2_reg_1384[23]_i_3_n_0 ,\gmem_addr_2_reg_1384[23]_i_4_n_0 ,\gmem_addr_2_reg_1384[23]_i_5_n_0 ,\gmem_addr_2_reg_1384[23]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[23]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[19]_i_2_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[23]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[23]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[23]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_V_s_reg_1367_reg_n_83,ret_V_s_reg_1367_reg_n_84,ret_V_s_reg_1367_reg_n_85,\gmem_addr_2_reg_1384[23]_i_7_n_0 }),
        .O(ret_V_9_fu_919_p2[23:20]),
        .S({\gmem_addr_2_reg_1384[23]_i_8_n_0 ,\gmem_addr_2_reg_1384[23]_i_9_n_0 ,\gmem_addr_2_reg_1384[23]_i_10_n_0 ,\gmem_addr_2_reg_1384[23]_i_11_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[24]),
        .Q(gmem_addr_2_reg_1384[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[25]),
        .Q(gmem_addr_2_reg_1384[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[26]),
        .Q(gmem_addr_2_reg_1384[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[27]),
        .Q(gmem_addr_2_reg_1384[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[27]_i_1 
       (.CI(\gmem_addr_2_reg_1384_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[27]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[27]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[27]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[27:24]),
        .O(in_data_V2_sum_fu_947_p2[27:24]),
        .S({\gmem_addr_2_reg_1384[27]_i_3_n_0 ,\gmem_addr_2_reg_1384[27]_i_4_n_0 ,\gmem_addr_2_reg_1384[27]_i_5_n_0 ,\gmem_addr_2_reg_1384[27]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[27]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[23]_i_2_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[27]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[27]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[27]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_V_s_reg_1367_reg_n_79,ret_V_s_reg_1367_reg_n_80,ret_V_s_reg_1367_reg_n_81,ret_V_s_reg_1367_reg_n_82}),
        .O(ret_V_9_fu_919_p2[27:24]),
        .S({\gmem_addr_2_reg_1384[27]_i_7_n_0 ,\gmem_addr_2_reg_1384[27]_i_8_n_0 ,\gmem_addr_2_reg_1384[27]_i_9_n_0 ,\gmem_addr_2_reg_1384[27]_i_10_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[28]),
        .Q(gmem_addr_2_reg_1384[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[29]),
        .Q(gmem_addr_2_reg_1384[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[2]),
        .Q(gmem_addr_2_reg_1384[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[30]),
        .Q(gmem_addr_2_reg_1384[30]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_11 
       (.CI(\gmem_addr_2_reg_1384_reg[30]_i_18_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[30]_i_11_n_0 ,\gmem_addr_2_reg_1384_reg[30]_i_11_n_1 ,\gmem_addr_2_reg_1384_reg[30]_i_11_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iw_cast_fu_881_p1[15:12]),
        .S(tmp_12_reg_1312[15:12]));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_12 
       (.CI(\gmem_addr_2_reg_1384_reg[30]_i_19_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[30]_i_12_n_0 ,\gmem_addr_2_reg_1384_reg[30]_i_12_n_1 ,\gmem_addr_2_reg_1384_reg[30]_i_12_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmem_addr_2_reg_1384_reg[30]_i_12_O_UNCONNECTED [3:0]),
        .S({\gmem_addr_2_reg_1384[30]_i_20_n_0 ,\gmem_addr_2_reg_1384[30]_i_21_n_0 ,\gmem_addr_2_reg_1384[30]_i_22_n_0 ,\gmem_addr_2_reg_1384[30]_i_23_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_18 
       (.CI(\gmem_addr_2_reg_1384_reg[7]_i_11_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[30]_i_18_n_0 ,\gmem_addr_2_reg_1384_reg[30]_i_18_n_1 ,\gmem_addr_2_reg_1384_reg[30]_i_18_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iw_cast_fu_881_p1[11:8]),
        .S(tmp_12_reg_1312[11:8]));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_19 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_1384_reg[30]_i_19_n_0 ,\gmem_addr_2_reg_1384_reg[30]_i_19_n_1 ,\gmem_addr_2_reg_1384_reg[30]_i_19_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_1384[30]_i_24_n_0 ,\gmem_addr_2_reg_1384[30]_i_25_n_0 ,\gmem_addr_2_reg_1384[30]_i_26_n_0 ,\gmem_addr_2_reg_1384[30]_i_27_n_0 }),
        .O(\NLW_gmem_addr_2_reg_1384_reg[30]_i_19_O_UNCONNECTED [3:0]),
        .S({\gmem_addr_2_reg_1384[30]_i_28_n_0 ,\gmem_addr_2_reg_1384[30]_i_29_n_0 ,\gmem_addr_2_reg_1384[30]_i_30_n_0 ,\gmem_addr_2_reg_1384[30]_i_31_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[27]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_1384_reg[30]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_2_reg_1384_reg[30]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ret_V_9_fu_919_p2[29:28]}),
        .O({\NLW_gmem_addr_2_reg_1384_reg[30]_i_2_O_UNCONNECTED [3],in_data_V2_sum_fu_947_p2[30:28]}),
        .S({1'b0,\gmem_addr_2_reg_1384[30]_i_7_n_0 ,\gmem_addr_2_reg_1384[30]_i_8_n_0 ,\gmem_addr_2_reg_1384[30]_i_9_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_4 
       (.CI(\gmem_addr_2_reg_1384_reg[30]_i_11_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_1384_reg[30]_i_4_CO_UNCONNECTED [3],\gmem_addr_2_reg_1384_reg[30]_i_4_n_1 ,\gmem_addr_2_reg_1384_reg[30]_i_4_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(iw_cast_fu_881_p1[19:16]),
        .S(tmp_12_reg_1312[19:16]));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_5 
       (.CI(\gmem_addr_2_reg_1384_reg[30]_i_12_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_1384_reg[30]_i_5_CO_UNCONNECTED [3:2],tmp_16_fu_899_p2,\gmem_addr_2_reg_1384_reg[30]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,iw_cast_fu_881_p1[19],1'b0}),
        .O(\NLW_gmem_addr_2_reg_1384_reg[30]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\gmem_addr_2_reg_1384[30]_i_13_n_0 ,\gmem_addr_2_reg_1384[30]_i_14_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[30]_i_6 
       (.CI(\gmem_addr_2_reg_1384_reg[27]_i_2_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_1384_reg[30]_i_6_CO_UNCONNECTED [3:2],\gmem_addr_2_reg_1384_reg[30]_i_6_n_2 ,\gmem_addr_2_reg_1384_reg[30]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ret_V_s_reg_1367_reg_n_77,ret_V_s_reg_1367_reg_n_78}),
        .O({\NLW_gmem_addr_2_reg_1384_reg[30]_i_6_O_UNCONNECTED [3],ret_V_9_fu_919_p2[30:28]}),
        .S({1'b0,\gmem_addr_2_reg_1384[30]_i_15_n_0 ,\gmem_addr_2_reg_1384[30]_i_16_n_0 ,\gmem_addr_2_reg_1384[30]_i_17_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[3]),
        .Q(gmem_addr_2_reg_1384[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_1384_reg[3]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[3]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[3]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[3:0]),
        .O(in_data_V2_sum_fu_947_p2[3:0]),
        .S({\gmem_addr_2_reg_1384[3]_i_3_n_0 ,\gmem_addr_2_reg_1384[3]_i_4_n_0 ,\gmem_addr_2_reg_1384[3]_i_5_n_0 ,\gmem_addr_2_reg_1384[3]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_1384_reg[3]_i_11_n_0 ,\gmem_addr_2_reg_1384_reg[3]_i_11_n_1 ,\gmem_addr_2_reg_1384_reg[3]_i_11_n_2 ,\gmem_addr_2_reg_1384_reg[3]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_op_assign_3_reg_409_reg_n_0_[3] ,\i_op_assign_3_reg_409_reg_n_0_[2] ,\i_op_assign_3_reg_409_reg_n_0_[1] ,\i_op_assign_3_reg_409_reg_n_0_[0] }),
        .O(iw_cast_fu_881_p1[3:0]),
        .S({\gmem_addr_2_reg_1384[3]_i_12_n_0 ,\gmem_addr_2_reg_1384[3]_i_13_n_0 ,\gmem_addr_2_reg_1384[3]_i_14_n_0 ,\gmem_addr_2_reg_1384[3]_i_15_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_1384_reg[3]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[3]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[3]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_V_s_reg_1367_reg_n_102,ret_V_s_reg_1367_reg_n_103,ret_V_s_reg_1367_reg_n_104,ret_V_s_reg_1367_reg_n_105}),
        .O(ret_V_9_fu_919_p2[3:0]),
        .S({\gmem_addr_2_reg_1384[3]_i_7_n_0 ,\gmem_addr_2_reg_1384[3]_i_8_n_0 ,\gmem_addr_2_reg_1384[3]_i_9_n_0 ,\gmem_addr_2_reg_1384[3]_i_10_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[4]),
        .Q(gmem_addr_2_reg_1384[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[5]),
        .Q(gmem_addr_2_reg_1384[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[6]),
        .Q(gmem_addr_2_reg_1384[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[7]),
        .Q(gmem_addr_2_reg_1384[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_1384_reg[7]_i_1 
       (.CI(\gmem_addr_2_reg_1384_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[7]_i_1_n_0 ,\gmem_addr_2_reg_1384_reg[7]_i_1_n_1 ,\gmem_addr_2_reg_1384_reg[7]_i_1_n_2 ,\gmem_addr_2_reg_1384_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_9_fu_919_p2[7:4]),
        .O(in_data_V2_sum_fu_947_p2[7:4]),
        .S({\gmem_addr_2_reg_1384[7]_i_3_n_0 ,\gmem_addr_2_reg_1384[7]_i_4_n_0 ,\gmem_addr_2_reg_1384[7]_i_5_n_0 ,\gmem_addr_2_reg_1384[7]_i_6_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[7]_i_11 
       (.CI(\gmem_addr_2_reg_1384_reg[3]_i_11_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[7]_i_11_n_0 ,\gmem_addr_2_reg_1384_reg[7]_i_11_n_1 ,\gmem_addr_2_reg_1384_reg[7]_i_11_n_2 ,\gmem_addr_2_reg_1384_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_op_assign_3_reg_409_reg_n_0_[7] ,\i_op_assign_3_reg_409_reg_n_0_[6] ,\i_op_assign_3_reg_409_reg_n_0_[5] ,\i_op_assign_3_reg_409_reg_n_0_[4] }),
        .O(iw_cast_fu_881_p1[7:4]),
        .S({\gmem_addr_2_reg_1384[7]_i_12_n_0 ,\gmem_addr_2_reg_1384[7]_i_13_n_0 ,\gmem_addr_2_reg_1384[7]_i_14_n_0 ,\gmem_addr_2_reg_1384[7]_i_15_n_0 }));
  CARRY4 \gmem_addr_2_reg_1384_reg[7]_i_2 
       (.CI(\gmem_addr_2_reg_1384_reg[3]_i_2_n_0 ),
        .CO({\gmem_addr_2_reg_1384_reg[7]_i_2_n_0 ,\gmem_addr_2_reg_1384_reg[7]_i_2_n_1 ,\gmem_addr_2_reg_1384_reg[7]_i_2_n_2 ,\gmem_addr_2_reg_1384_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_V_s_reg_1367_reg_n_98,ret_V_s_reg_1367_reg_n_99,ret_V_s_reg_1367_reg_n_100,ret_V_s_reg_1367_reg_n_101}),
        .O(ret_V_9_fu_919_p2[7:4]),
        .S({\gmem_addr_2_reg_1384[7]_i_7_n_0 ,\gmem_addr_2_reg_1384[7]_i_8_n_0 ,\gmem_addr_2_reg_1384[7]_i_9_n_0 ,\gmem_addr_2_reg_1384[7]_i_10_n_0 }));
  FDRE \gmem_addr_2_reg_1384_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[8]),
        .Q(gmem_addr_2_reg_1384[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_1384_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(in_data_V2_sum_fu_947_p2[9]),
        .Q(gmem_addr_2_reg_1384[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_10 
       (.I0(tmp3_cast_fu_934_p1[9]),
        .I1(tmp2_reg_1340_reg_n_96),
        .O(\gmem_addr_3_reg_1390[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_11 
       (.I0(tmp3_cast_fu_934_p1[8]),
        .I1(tmp2_reg_1340_reg_n_97),
        .O(\gmem_addr_3_reg_1390[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[11]),
        .I1(tmp_24_cast_reg_1129[11]),
        .O(\gmem_addr_3_reg_1390[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[10]),
        .I1(tmp_24_cast_reg_1129[10]),
        .O(\gmem_addr_3_reg_1390[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[9]),
        .I1(tmp_24_cast_reg_1129[9]),
        .O(\gmem_addr_3_reg_1390[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[8]),
        .I1(tmp_24_cast_reg_1129[8]),
        .O(\gmem_addr_3_reg_1390[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_8 
       (.I0(tmp3_cast_fu_934_p1[11]),
        .I1(tmp2_reg_1340_reg_n_94),
        .O(\gmem_addr_3_reg_1390[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[11]_i_9 
       (.I0(tmp3_cast_fu_934_p1[10]),
        .I1(tmp2_reg_1340_reg_n_95),
        .O(\gmem_addr_3_reg_1390[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_10 
       (.I0(tmp3_cast_fu_934_p1[13]),
        .I1(tmp2_reg_1340_reg_n_92),
        .O(\gmem_addr_3_reg_1390[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_11 
       (.I0(tmp3_cast_fu_934_p1[12]),
        .I1(tmp2_reg_1340_reg_n_93),
        .O(\gmem_addr_3_reg_1390[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[15]),
        .I1(tmp_24_cast_reg_1129[15]),
        .O(\gmem_addr_3_reg_1390[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[14]),
        .I1(tmp_24_cast_reg_1129[14]),
        .O(\gmem_addr_3_reg_1390[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[13]),
        .I1(tmp_24_cast_reg_1129[13]),
        .O(\gmem_addr_3_reg_1390[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[12]),
        .I1(tmp_24_cast_reg_1129[12]),
        .O(\gmem_addr_3_reg_1390[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_8 
       (.I0(tmp3_cast_fu_934_p1[15]),
        .I1(tmp2_reg_1340_reg_n_90),
        .O(\gmem_addr_3_reg_1390[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[15]_i_9 
       (.I0(tmp3_cast_fu_934_p1[14]),
        .I1(tmp2_reg_1340_reg_n_91),
        .O(\gmem_addr_3_reg_1390[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[19]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[19]),
        .I1(tmp_24_cast_reg_1129[19]),
        .O(\gmem_addr_3_reg_1390[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[19]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[18]),
        .I1(tmp_24_cast_reg_1129[18]),
        .O(\gmem_addr_3_reg_1390[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[19]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[17]),
        .I1(tmp_24_cast_reg_1129[17]),
        .O(\gmem_addr_3_reg_1390[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[19]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[16]),
        .I1(tmp_24_cast_reg_1129[16]),
        .O(\gmem_addr_3_reg_1390[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[23]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[23]),
        .I1(tmp_24_cast_reg_1129[23]),
        .O(\gmem_addr_3_reg_1390[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[23]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[22]),
        .I1(tmp_24_cast_reg_1129[22]),
        .O(\gmem_addr_3_reg_1390[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[23]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[21]),
        .I1(tmp_24_cast_reg_1129[21]),
        .O(\gmem_addr_3_reg_1390[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[23]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[20]),
        .I1(tmp_24_cast_reg_1129[20]),
        .O(\gmem_addr_3_reg_1390[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[27]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[27]),
        .I1(tmp_24_cast_reg_1129[27]),
        .O(\gmem_addr_3_reg_1390[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[27]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[26]),
        .I1(tmp_24_cast_reg_1129[26]),
        .O(\gmem_addr_3_reg_1390[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[27]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[25]),
        .I1(tmp_24_cast_reg_1129[25]),
        .O(\gmem_addr_3_reg_1390[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[27]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[24]),
        .I1(tmp_24_cast_reg_1129[24]),
        .O(\gmem_addr_3_reg_1390[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[30]_i_3 
       (.I0(tmp_24_cast_reg_1129[30]),
        .I1(tmp_32_cast_cast_fu_943_p1[30]),
        .O(\gmem_addr_3_reg_1390[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[30]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[29]),
        .I1(tmp_24_cast_reg_1129[29]),
        .O(\gmem_addr_3_reg_1390[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[30]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[28]),
        .I1(tmp_24_cast_reg_1129[28]),
        .O(\gmem_addr_3_reg_1390[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_10 
       (.I0(tmp3_cast_fu_934_p1[1]),
        .I1(tmp2_reg_1340_reg_n_104),
        .O(\gmem_addr_3_reg_1390[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_11 
       (.I0(tmp3_cast_fu_934_p1[0]),
        .I1(tmp2_reg_1340_reg_n_105),
        .O(\gmem_addr_3_reg_1390[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_12 
       (.I0(ret_V_12_reg_385[3]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .O(\gmem_addr_3_reg_1390[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_13 
       (.I0(ret_V_12_reg_385[2]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .O(\gmem_addr_3_reg_1390[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_14 
       (.I0(ret_V_12_reg_385[1]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .O(\gmem_addr_3_reg_1390[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_15 
       (.I0(ret_V_12_reg_385[0]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .O(\gmem_addr_3_reg_1390[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[3]),
        .I1(tmp_24_cast_reg_1129[3]),
        .O(\gmem_addr_3_reg_1390[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[2]),
        .I1(tmp_24_cast_reg_1129[2]),
        .O(\gmem_addr_3_reg_1390[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[1]),
        .I1(tmp_24_cast_reg_1129[1]),
        .O(\gmem_addr_3_reg_1390[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[0]),
        .I1(tmp_24_cast_reg_1129[0]),
        .O(\gmem_addr_3_reg_1390[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_8 
       (.I0(tmp3_cast_fu_934_p1[3]),
        .I1(tmp2_reg_1340_reg_n_102),
        .O(\gmem_addr_3_reg_1390[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[3]_i_9 
       (.I0(tmp3_cast_fu_934_p1[2]),
        .I1(tmp2_reg_1340_reg_n_103),
        .O(\gmem_addr_3_reg_1390[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_10 
       (.I0(tmp3_cast_fu_934_p1[5]),
        .I1(tmp2_reg_1340_reg_n_100),
        .O(\gmem_addr_3_reg_1390[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_11 
       (.I0(tmp3_cast_fu_934_p1[4]),
        .I1(tmp2_reg_1340_reg_n_101),
        .O(\gmem_addr_3_reg_1390[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_12 
       (.I0(ret_V_12_reg_385[7]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[7] ),
        .O(\gmem_addr_3_reg_1390[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_13 
       (.I0(ret_V_12_reg_385[6]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .O(\gmem_addr_3_reg_1390[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_14 
       (.I0(ret_V_12_reg_385[5]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .O(\gmem_addr_3_reg_1390[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_15 
       (.I0(ret_V_12_reg_385[4]),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .O(\gmem_addr_3_reg_1390[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_3 
       (.I0(tmp_32_cast_cast_fu_943_p1[7]),
        .I1(tmp_24_cast_reg_1129[7]),
        .O(\gmem_addr_3_reg_1390[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_4 
       (.I0(tmp_32_cast_cast_fu_943_p1[6]),
        .I1(tmp_24_cast_reg_1129[6]),
        .O(\gmem_addr_3_reg_1390[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_5 
       (.I0(tmp_32_cast_cast_fu_943_p1[5]),
        .I1(tmp_24_cast_reg_1129[5]),
        .O(\gmem_addr_3_reg_1390[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_6 
       (.I0(tmp_32_cast_cast_fu_943_p1[4]),
        .I1(tmp_24_cast_reg_1129[4]),
        .O(\gmem_addr_3_reg_1390[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_8 
       (.I0(tmp3_cast_fu_934_p1[7]),
        .I1(tmp2_reg_1340_reg_n_98),
        .O(\gmem_addr_3_reg_1390[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_1390[7]_i_9 
       (.I0(tmp3_cast_fu_934_p1[6]),
        .I1(tmp2_reg_1340_reg_n_99),
        .O(\gmem_addr_3_reg_1390[7]_i_9_n_0 ));
  FDRE \gmem_addr_3_reg_1390_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[0]),
        .Q(gmem_addr_3_reg_1390[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[10]),
        .Q(gmem_addr_3_reg_1390[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[11]),
        .Q(gmem_addr_3_reg_1390[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[11]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[11]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[11]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[11]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[11:8]),
        .O(weights_V4_sum_fu_962_p2[11:8]),
        .S({\gmem_addr_3_reg_1390[11]_i_3_n_0 ,\gmem_addr_3_reg_1390[11]_i_4_n_0 ,\gmem_addr_3_reg_1390[11]_i_5_n_0 ,\gmem_addr_3_reg_1390[11]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[11]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[7]_i_2_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[11]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[11]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[11]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_cast_fu_934_p1[11:8]),
        .O(tmp_32_cast_cast_fu_943_p1[11:8]),
        .S({\gmem_addr_3_reg_1390[11]_i_8_n_0 ,\gmem_addr_3_reg_1390[11]_i_9_n_0 ,\gmem_addr_3_reg_1390[11]_i_10_n_0 ,\gmem_addr_3_reg_1390[11]_i_11_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[11]_i_7 
       (.CI(\gmem_addr_3_reg_1390_reg[7]_i_7_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[11]_i_7_n_0 ,\gmem_addr_3_reg_1390_reg[11]_i_7_n_1 ,\gmem_addr_3_reg_1390_reg[11]_i_7_n_2 ,\gmem_addr_3_reg_1390_reg[11]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_cast_fu_934_p1[11:8]),
        .S(ret_V_12_reg_385[11:8]));
  FDRE \gmem_addr_3_reg_1390_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[12]),
        .Q(gmem_addr_3_reg_1390[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[13]),
        .Q(gmem_addr_3_reg_1390[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[14]),
        .Q(gmem_addr_3_reg_1390[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[15]),
        .Q(gmem_addr_3_reg_1390[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[15]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[15]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[15]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[15]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[15:12]),
        .O(weights_V4_sum_fu_962_p2[15:12]),
        .S({\gmem_addr_3_reg_1390[15]_i_3_n_0 ,\gmem_addr_3_reg_1390[15]_i_4_n_0 ,\gmem_addr_3_reg_1390[15]_i_5_n_0 ,\gmem_addr_3_reg_1390[15]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[15]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[11]_i_2_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[15]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[15]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[15]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_cast_fu_934_p1[15:12]),
        .O(tmp_32_cast_cast_fu_943_p1[15:12]),
        .S({\gmem_addr_3_reg_1390[15]_i_8_n_0 ,\gmem_addr_3_reg_1390[15]_i_9_n_0 ,\gmem_addr_3_reg_1390[15]_i_10_n_0 ,\gmem_addr_3_reg_1390[15]_i_11_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[15]_i_7 
       (.CI(\gmem_addr_3_reg_1390_reg[11]_i_7_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_1390_reg[15]_i_7_CO_UNCONNECTED [3],\gmem_addr_3_reg_1390_reg[15]_i_7_n_1 ,\gmem_addr_3_reg_1390_reg[15]_i_7_n_2 ,\gmem_addr_3_reg_1390_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp3_cast_fu_934_p1[15:12]),
        .S(ret_V_12_reg_385[15:12]));
  FDRE \gmem_addr_3_reg_1390_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[16]),
        .Q(gmem_addr_3_reg_1390[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[17]),
        .Q(gmem_addr_3_reg_1390[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[18]),
        .Q(gmem_addr_3_reg_1390[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[19]),
        .Q(gmem_addr_3_reg_1390[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[19]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[19]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[19]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[19]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[19:16]),
        .O(weights_V4_sum_fu_962_p2[19:16]),
        .S({\gmem_addr_3_reg_1390[19]_i_3_n_0 ,\gmem_addr_3_reg_1390[19]_i_4_n_0 ,\gmem_addr_3_reg_1390[19]_i_5_n_0 ,\gmem_addr_3_reg_1390[19]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[19]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[15]_i_2_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[19]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[19]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[19]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_32_cast_cast_fu_943_p1[19:16]),
        .S({tmp2_reg_1340_reg_n_86,tmp2_reg_1340_reg_n_87,tmp2_reg_1340_reg_n_88,tmp2_reg_1340_reg_n_89}));
  FDRE \gmem_addr_3_reg_1390_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[1]),
        .Q(gmem_addr_3_reg_1390[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[20]),
        .Q(gmem_addr_3_reg_1390[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[21]),
        .Q(gmem_addr_3_reg_1390[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[22]),
        .Q(gmem_addr_3_reg_1390[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[23]),
        .Q(gmem_addr_3_reg_1390[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[23]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[23]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[23]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[23]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[23:20]),
        .O(weights_V4_sum_fu_962_p2[23:20]),
        .S({\gmem_addr_3_reg_1390[23]_i_3_n_0 ,\gmem_addr_3_reg_1390[23]_i_4_n_0 ,\gmem_addr_3_reg_1390[23]_i_5_n_0 ,\gmem_addr_3_reg_1390[23]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[23]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[19]_i_2_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[23]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[23]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[23]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_32_cast_cast_fu_943_p1[23:20]),
        .S({tmp2_reg_1340_reg_n_82,tmp2_reg_1340_reg_n_83,tmp2_reg_1340_reg_n_84,tmp2_reg_1340_reg_n_85}));
  FDRE \gmem_addr_3_reg_1390_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[24]),
        .Q(gmem_addr_3_reg_1390[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[25]),
        .Q(gmem_addr_3_reg_1390[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[26]),
        .Q(gmem_addr_3_reg_1390[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[27]),
        .Q(gmem_addr_3_reg_1390[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[27]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[27]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[27]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[27]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[27:24]),
        .O(weights_V4_sum_fu_962_p2[27:24]),
        .S({\gmem_addr_3_reg_1390[27]_i_3_n_0 ,\gmem_addr_3_reg_1390[27]_i_4_n_0 ,\gmem_addr_3_reg_1390[27]_i_5_n_0 ,\gmem_addr_3_reg_1390[27]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[27]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[23]_i_2_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[27]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[27]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[27]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_32_cast_cast_fu_943_p1[27:24]),
        .S({tmp2_reg_1340_reg_n_78,tmp2_reg_1340_reg_n_79,tmp2_reg_1340_reg_n_80,tmp2_reg_1340_reg_n_81}));
  FDRE \gmem_addr_3_reg_1390_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[28]),
        .Q(gmem_addr_3_reg_1390[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[29]),
        .Q(gmem_addr_3_reg_1390[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[2]),
        .Q(gmem_addr_3_reg_1390[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[30]),
        .Q(gmem_addr_3_reg_1390[30]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[30]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[27]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_1390_reg[30]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_3_reg_1390_reg[30]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_32_cast_cast_fu_943_p1[29:28]}),
        .O({\NLW_gmem_addr_3_reg_1390_reg[30]_i_1_O_UNCONNECTED [3],weights_V4_sum_fu_962_p2[30:28]}),
        .S({1'b0,\gmem_addr_3_reg_1390[30]_i_3_n_0 ,\gmem_addr_3_reg_1390[30]_i_4_n_0 ,\gmem_addr_3_reg_1390[30]_i_5_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[30]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[27]_i_2_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_1390_reg[30]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_3_reg_1390_reg[30]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_3_reg_1390_reg[30]_i_2_O_UNCONNECTED [3],tmp_32_cast_cast_fu_943_p1[30:28]}),
        .S({1'b0,tmp2_reg_1340_reg_n_75,tmp2_reg_1340_reg_n_76,tmp2_reg_1340_reg_n_77}));
  FDRE \gmem_addr_3_reg_1390_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[3]),
        .Q(gmem_addr_3_reg_1390[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_1390_reg[3]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[3]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[3]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[3:0]),
        .O(weights_V4_sum_fu_962_p2[3:0]),
        .S({\gmem_addr_3_reg_1390[3]_i_3_n_0 ,\gmem_addr_3_reg_1390[3]_i_4_n_0 ,\gmem_addr_3_reg_1390[3]_i_5_n_0 ,\gmem_addr_3_reg_1390[3]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_1390_reg[3]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[3]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[3]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_cast_fu_934_p1[3:0]),
        .O(tmp_32_cast_cast_fu_943_p1[3:0]),
        .S({\gmem_addr_3_reg_1390[3]_i_8_n_0 ,\gmem_addr_3_reg_1390[3]_i_9_n_0 ,\gmem_addr_3_reg_1390[3]_i_10_n_0 ,\gmem_addr_3_reg_1390[3]_i_11_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_1390_reg[3]_i_7_n_0 ,\gmem_addr_3_reg_1390_reg[3]_i_7_n_1 ,\gmem_addr_3_reg_1390_reg[3]_i_7_n_2 ,\gmem_addr_3_reg_1390_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_12_reg_385[3:0]),
        .O(tmp3_cast_fu_934_p1[3:0]),
        .S({\gmem_addr_3_reg_1390[3]_i_12_n_0 ,\gmem_addr_3_reg_1390[3]_i_13_n_0 ,\gmem_addr_3_reg_1390[3]_i_14_n_0 ,\gmem_addr_3_reg_1390[3]_i_15_n_0 }));
  FDRE \gmem_addr_3_reg_1390_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[4]),
        .Q(gmem_addr_3_reg_1390[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[5]),
        .Q(gmem_addr_3_reg_1390[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[6]),
        .Q(gmem_addr_3_reg_1390[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[7]),
        .Q(gmem_addr_3_reg_1390[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_1390_reg[7]_i_1 
       (.CI(\gmem_addr_3_reg_1390_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[7]_i_1_n_0 ,\gmem_addr_3_reg_1390_reg[7]_i_1_n_1 ,\gmem_addr_3_reg_1390_reg[7]_i_1_n_2 ,\gmem_addr_3_reg_1390_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_32_cast_cast_fu_943_p1[7:4]),
        .O(weights_V4_sum_fu_962_p2[7:4]),
        .S({\gmem_addr_3_reg_1390[7]_i_3_n_0 ,\gmem_addr_3_reg_1390[7]_i_4_n_0 ,\gmem_addr_3_reg_1390[7]_i_5_n_0 ,\gmem_addr_3_reg_1390[7]_i_6_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[7]_i_2 
       (.CI(\gmem_addr_3_reg_1390_reg[3]_i_2_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[7]_i_2_n_0 ,\gmem_addr_3_reg_1390_reg[7]_i_2_n_1 ,\gmem_addr_3_reg_1390_reg[7]_i_2_n_2 ,\gmem_addr_3_reg_1390_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp3_cast_fu_934_p1[7:4]),
        .O(tmp_32_cast_cast_fu_943_p1[7:4]),
        .S({\gmem_addr_3_reg_1390[7]_i_8_n_0 ,\gmem_addr_3_reg_1390[7]_i_9_n_0 ,\gmem_addr_3_reg_1390[7]_i_10_n_0 ,\gmem_addr_3_reg_1390[7]_i_11_n_0 }));
  CARRY4 \gmem_addr_3_reg_1390_reg[7]_i_7 
       (.CI(\gmem_addr_3_reg_1390_reg[3]_i_7_n_0 ),
        .CO({\gmem_addr_3_reg_1390_reg[7]_i_7_n_0 ,\gmem_addr_3_reg_1390_reg[7]_i_7_n_1 ,\gmem_addr_3_reg_1390_reg[7]_i_7_n_2 ,\gmem_addr_3_reg_1390_reg[7]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_12_reg_385[7:4]),
        .O(tmp3_cast_fu_934_p1[7:4]),
        .S({\gmem_addr_3_reg_1390[7]_i_12_n_0 ,\gmem_addr_3_reg_1390[7]_i_13_n_0 ,\gmem_addr_3_reg_1390[7]_i_14_n_0 ,\gmem_addr_3_reg_1390[7]_i_15_n_0 }));
  FDRE \gmem_addr_3_reg_1390_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[8]),
        .Q(gmem_addr_3_reg_1390[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_1390_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(weights_V4_sum_fu_962_p2[9]),
        .Q(gmem_addr_3_reg_1390[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[11]_i_2 
       (.I0(\i_op_assign_reg_251_reg_n_0_[11] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[11] ),
        .O(\gmem_addr_reg_1249[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[11]_i_3 
       (.I0(\i_op_assign_reg_251_reg_n_0_[10] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[10] ),
        .O(\gmem_addr_reg_1249[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[11]_i_4 
       (.I0(\i_op_assign_reg_251_reg_n_0_[9] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[9] ),
        .O(\gmem_addr_reg_1249[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[11]_i_5 
       (.I0(\i_op_assign_reg_251_reg_n_0_[8] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[8] ),
        .O(\gmem_addr_reg_1249[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[15]_i_2 
       (.I0(\i_op_assign_reg_251_reg_n_0_[15] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[15] ),
        .O(\gmem_addr_reg_1249[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[15]_i_3 
       (.I0(\i_op_assign_reg_251_reg_n_0_[14] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[14] ),
        .O(\gmem_addr_reg_1249[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[15]_i_4 
       (.I0(\i_op_assign_reg_251_reg_n_0_[13] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[13] ),
        .O(\gmem_addr_reg_1249[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[15]_i_5 
       (.I0(\i_op_assign_reg_251_reg_n_0_[12] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[12] ),
        .O(\gmem_addr_reg_1249[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[3]_i_2 
       (.I0(\i_op_assign_reg_251_reg_n_0_[3] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[3] ),
        .O(\gmem_addr_reg_1249[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[3]_i_3 
       (.I0(\i_op_assign_reg_251_reg_n_0_[2] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[2] ),
        .O(\gmem_addr_reg_1249[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[3]_i_4 
       (.I0(\i_op_assign_reg_251_reg_n_0_[1] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[1] ),
        .O(\gmem_addr_reg_1249[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[3]_i_5 
       (.I0(\i_op_assign_reg_251_reg_n_0_[0] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[0] ),
        .O(\gmem_addr_reg_1249[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[7]_i_2 
       (.I0(\i_op_assign_reg_251_reg_n_0_[7] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[7] ),
        .O(\gmem_addr_reg_1249[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[7]_i_3 
       (.I0(\i_op_assign_reg_251_reg_n_0_[6] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[6] ),
        .O(\gmem_addr_reg_1249[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[7]_i_4 
       (.I0(\i_op_assign_reg_251_reg_n_0_[5] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[5] ),
        .O(\gmem_addr_reg_1249[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1249[7]_i_5 
       (.I0(\i_op_assign_reg_251_reg_n_0_[4] ),
        .I1(\tmp_9_cast1_reg_1124_reg_n_0_[4] ),
        .O(\gmem_addr_reg_1249[7]_i_5_n_0 ));
  FDRE \gmem_addr_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[0]),
        .Q(gmem_addr_reg_1249[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[10]),
        .Q(gmem_addr_reg_1249[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[11]),
        .Q(gmem_addr_reg_1249[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[11]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1249_reg[11]_i_1_n_0 ,\gmem_addr_reg_1249_reg[11]_i_1_n_1 ,\gmem_addr_reg_1249_reg[11]_i_1_n_2 ,\gmem_addr_reg_1249_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_op_assign_reg_251_reg_n_0_[11] ,\i_op_assign_reg_251_reg_n_0_[10] ,\i_op_assign_reg_251_reg_n_0_[9] ,\i_op_assign_reg_251_reg_n_0_[8] }),
        .O(biases_V6_sum_fu_662_p2[11:8]),
        .S({\gmem_addr_reg_1249[11]_i_2_n_0 ,\gmem_addr_reg_1249[11]_i_3_n_0 ,\gmem_addr_reg_1249[11]_i_4_n_0 ,\gmem_addr_reg_1249[11]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1249_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[12]),
        .Q(gmem_addr_reg_1249[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[13]),
        .Q(gmem_addr_reg_1249[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[14]),
        .Q(gmem_addr_reg_1249[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[15]),
        .Q(gmem_addr_reg_1249[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[15]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1249_reg[15]_i_1_n_0 ,\gmem_addr_reg_1249_reg[15]_i_1_n_1 ,\gmem_addr_reg_1249_reg[15]_i_1_n_2 ,\gmem_addr_reg_1249_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_op_assign_reg_251_reg_n_0_[15] ,\i_op_assign_reg_251_reg_n_0_[14] ,\i_op_assign_reg_251_reg_n_0_[13] ,\i_op_assign_reg_251_reg_n_0_[12] }),
        .O(biases_V6_sum_fu_662_p2[15:12]),
        .S({\gmem_addr_reg_1249[15]_i_2_n_0 ,\gmem_addr_reg_1249[15]_i_3_n_0 ,\gmem_addr_reg_1249[15]_i_4_n_0 ,\gmem_addr_reg_1249[15]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1249_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[16]),
        .Q(gmem_addr_reg_1249[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[17]),
        .Q(gmem_addr_reg_1249[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[18]),
        .Q(gmem_addr_reg_1249[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[19]),
        .Q(gmem_addr_reg_1249[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[19]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1249_reg[19]_i_1_n_0 ,\gmem_addr_reg_1249_reg[19]_i_1_n_1 ,\gmem_addr_reg_1249_reg[19]_i_1_n_2 ,\gmem_addr_reg_1249_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(biases_V6_sum_fu_662_p2[19:16]),
        .S({\tmp_9_cast1_reg_1124_reg_n_0_[19] ,\tmp_9_cast1_reg_1124_reg_n_0_[18] ,\tmp_9_cast1_reg_1124_reg_n_0_[17] ,\tmp_9_cast1_reg_1124_reg_n_0_[16] }));
  FDRE \gmem_addr_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[1]),
        .Q(gmem_addr_reg_1249[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[20]),
        .Q(gmem_addr_reg_1249[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[21]),
        .Q(gmem_addr_reg_1249[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[22]),
        .Q(gmem_addr_reg_1249[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[23]),
        .Q(gmem_addr_reg_1249[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[23]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1249_reg[23]_i_1_n_0 ,\gmem_addr_reg_1249_reg[23]_i_1_n_1 ,\gmem_addr_reg_1249_reg[23]_i_1_n_2 ,\gmem_addr_reg_1249_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(biases_V6_sum_fu_662_p2[23:20]),
        .S({\tmp_9_cast1_reg_1124_reg_n_0_[23] ,\tmp_9_cast1_reg_1124_reg_n_0_[22] ,\tmp_9_cast1_reg_1124_reg_n_0_[21] ,\tmp_9_cast1_reg_1124_reg_n_0_[20] }));
  FDRE \gmem_addr_reg_1249_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[24]),
        .Q(gmem_addr_reg_1249[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[25]),
        .Q(gmem_addr_reg_1249[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[26]),
        .Q(gmem_addr_reg_1249[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[27]),
        .Q(gmem_addr_reg_1249[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[27]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1249_reg[27]_i_1_n_0 ,\gmem_addr_reg_1249_reg[27]_i_1_n_1 ,\gmem_addr_reg_1249_reg[27]_i_1_n_2 ,\gmem_addr_reg_1249_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(biases_V6_sum_fu_662_p2[27:24]),
        .S({\tmp_9_cast1_reg_1124_reg_n_0_[27] ,\tmp_9_cast1_reg_1124_reg_n_0_[26] ,\tmp_9_cast1_reg_1124_reg_n_0_[25] ,\tmp_9_cast1_reg_1124_reg_n_0_[24] }));
  FDRE \gmem_addr_reg_1249_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[28]),
        .Q(gmem_addr_reg_1249[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[29]),
        .Q(gmem_addr_reg_1249[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[2]),
        .Q(gmem_addr_reg_1249[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[30]),
        .Q(gmem_addr_reg_1249[30]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[30]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[27]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_1249_reg[30]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_reg_1249_reg[30]_i_1_n_2 ,\gmem_addr_reg_1249_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_1249_reg[30]_i_1_O_UNCONNECTED [3],biases_V6_sum_fu_662_p2[30:28]}),
        .S({1'b0,\tmp_9_cast1_reg_1124_reg_n_0_[30] ,\tmp_9_cast1_reg_1124_reg_n_0_[29] ,\tmp_9_cast1_reg_1124_reg_n_0_[28] }));
  FDRE \gmem_addr_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[3]),
        .Q(gmem_addr_reg_1249[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_1249_reg[3]_i_1_n_0 ,\gmem_addr_reg_1249_reg[3]_i_1_n_1 ,\gmem_addr_reg_1249_reg[3]_i_1_n_2 ,\gmem_addr_reg_1249_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_op_assign_reg_251_reg_n_0_[3] ,\i_op_assign_reg_251_reg_n_0_[2] ,\i_op_assign_reg_251_reg_n_0_[1] ,\i_op_assign_reg_251_reg_n_0_[0] }),
        .O(biases_V6_sum_fu_662_p2[3:0]),
        .S({\gmem_addr_reg_1249[3]_i_2_n_0 ,\gmem_addr_reg_1249[3]_i_3_n_0 ,\gmem_addr_reg_1249[3]_i_4_n_0 ,\gmem_addr_reg_1249[3]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[4]),
        .Q(gmem_addr_reg_1249[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[5]),
        .Q(gmem_addr_reg_1249[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[6]),
        .Q(gmem_addr_reg_1249[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[7]),
        .Q(gmem_addr_reg_1249[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1249_reg[7]_i_1 
       (.CI(\gmem_addr_reg_1249_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_reg_1249_reg[7]_i_1_n_0 ,\gmem_addr_reg_1249_reg[7]_i_1_n_1 ,\gmem_addr_reg_1249_reg[7]_i_1_n_2 ,\gmem_addr_reg_1249_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_op_assign_reg_251_reg_n_0_[7] ,\i_op_assign_reg_251_reg_n_0_[6] ,\i_op_assign_reg_251_reg_n_0_[5] ,\i_op_assign_reg_251_reg_n_0_[4] }),
        .O(biases_V6_sum_fu_662_p2[7:4]),
        .S({\gmem_addr_reg_1249[7]_i_2_n_0 ,\gmem_addr_reg_1249[7]_i_3_n_0 ,\gmem_addr_reg_1249[7]_i_4_n_0 ,\gmem_addr_reg_1249[7]_i_5_n_0 }));
  FDRE \gmem_addr_reg_1249_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[8]),
        .Q(gmem_addr_reg_1249[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1249_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(biases_V6_sum_fu_662_p2[9]),
        .Q(gmem_addr_reg_1249[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_op_assign_1_reg_329[15]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(tmp_11_fu_771_p2),
        .I2(ap_NS_fsm116_out),
        .O(i_op_assign_1_reg_329));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_1_reg_329[15]_i_2 
       (.I0(ap_CS_fsm_state24),
        .I1(Conv2D_mac_muladdg8j_U7_n_17),
        .O(ap_NS_fsm116_out));
  FDRE \i_op_assign_1_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[0]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[0] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[10]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[10] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[11]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[11] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[12]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[12] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[13]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[13] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[14]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[14] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[15]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[15] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[1]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[1] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[2]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[2] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[3]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[3] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[4]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[4] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[5]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[5] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[6]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[6] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[7]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[7] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[8]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[8] ),
        .R(i_op_assign_1_reg_329));
  FDRE \i_op_assign_1_reg_329_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(ic_reg_1330[9]),
        .Q(\i_op_assign_1_reg_329_reg_n_0_[9] ),
        .R(i_op_assign_1_reg_329));
  LUT4 #(
    .INIT(16'h0D00)) 
    \i_op_assign_2_reg_374[7]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(exitcond1_fu_797_p2),
        .I3(ap_CS_fsm_state23),
        .O(i_op_assign_2_reg_374));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_2_reg_374[7]_i_2 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .O(ap_NS_fsm115_out));
  FDRE \i_op_assign_2_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[0]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[1]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[2]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[3]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[3] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[4]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[4] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[5]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[5] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[6]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[6] ),
        .R(i_op_assign_2_reg_374));
  FDRE \i_op_assign_2_reg_374_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(kh_reg_1353[7]),
        .Q(\i_op_assign_2_reg_374_reg_n_0_[7] ),
        .R(i_op_assign_2_reg_374));
  LUT3 #(
    .INIT(8'h08)) 
    \i_op_assign_3_reg_409[7]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(Conv2D_mac_muladdg8j_U7_n_17),
        .I2(ap_CS_fsm_state35),
        .O(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[0]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[1]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[2]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[3]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[4]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[5]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[6]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_3_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(kw_reg_1375[7]),
        .Q(\i_op_assign_3_reg_409_reg_n_0_[7] ),
        .R(i_op_assign_3_reg_409));
  FDRE \i_op_assign_4_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[0]),
        .Q(i_op_assign_4_reg_273[0]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[10]),
        .Q(i_op_assign_4_reg_273[10]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[11] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[11]),
        .Q(i_op_assign_4_reg_273[11]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[1]),
        .Q(i_op_assign_4_reg_273[1]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[2] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[2]),
        .Q(i_op_assign_4_reg_273[2]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[3] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[3]),
        .Q(i_op_assign_4_reg_273[3]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[4] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[4]),
        .Q(i_op_assign_4_reg_273[4]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[5] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[5]),
        .Q(i_op_assign_4_reg_273[5]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[6] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[6]),
        .Q(i_op_assign_4_reg_273[6]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[7] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[7]),
        .Q(i_op_assign_4_reg_273[7]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[8]),
        .Q(i_op_assign_4_reg_273[8]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_4_reg_273_reg[9] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(oh_reg_1278[9]),
        .Q(i_op_assign_4_reg_273[9]),
        .R(ap_CS_fsm_state18));
  FDRE \i_op_assign_5_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[0]),
        .Q(i_op_assign_5_reg_295[0]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[10] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[10]),
        .Q(i_op_assign_5_reg_295[10]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[11] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[11]),
        .Q(i_op_assign_5_reg_295[11]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[1]),
        .Q(i_op_assign_5_reg_295[1]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[2] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[2]),
        .Q(i_op_assign_5_reg_295[2]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[3] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[3]),
        .Q(i_op_assign_5_reg_295[3]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[4] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[4]),
        .Q(i_op_assign_5_reg_295[4]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[5] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[5]),
        .Q(i_op_assign_5_reg_295[5]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[6] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[6]),
        .Q(i_op_assign_5_reg_295[6]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[7] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[7]),
        .Q(i_op_assign_5_reg_295[7]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[8] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[8]),
        .Q(i_op_assign_5_reg_295[8]),
        .R(ap_NS_fsm120_out));
  FDRE \i_op_assign_5_reg_295_reg[9] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(ow_reg_1307[9]),
        .Q(i_op_assign_5_reg_295[9]),
        .R(ap_NS_fsm120_out));
  LUT3 #(
    .INIT(8'h8A)) 
    \i_op_assign_reg_251[15]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(tmp_2_fu_711_p2),
        .I2(ap_CS_fsm_state19),
        .O(i_op_assign_reg_251));
  LUT2 #(
    .INIT(4'h2)) 
    \i_op_assign_reg_251[15]_i_2 
       (.I0(ap_CS_fsm_state19),
        .I1(tmp_2_fu_711_p2),
        .O(ap_NS_fsm122_out));
  FDRE \i_op_assign_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[0]),
        .Q(\i_op_assign_reg_251_reg_n_0_[0] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[10]),
        .Q(\i_op_assign_reg_251_reg_n_0_[10] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[11]),
        .Q(\i_op_assign_reg_251_reg_n_0_[11] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[12]),
        .Q(\i_op_assign_reg_251_reg_n_0_[12] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[13]),
        .Q(\i_op_assign_reg_251_reg_n_0_[13] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[14]),
        .Q(\i_op_assign_reg_251_reg_n_0_[14] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[15]),
        .Q(\i_op_assign_reg_251_reg_n_0_[15] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[1]),
        .Q(\i_op_assign_reg_251_reg_n_0_[1] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[2]),
        .Q(\i_op_assign_reg_251_reg_n_0_[2] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[3]),
        .Q(\i_op_assign_reg_251_reg_n_0_[3] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[4]),
        .Q(\i_op_assign_reg_251_reg_n_0_[4] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[5]),
        .Q(\i_op_assign_reg_251_reg_n_0_[5] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[6]),
        .Q(\i_op_assign_reg_251_reg_n_0_[6] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[7]),
        .Q(\i_op_assign_reg_251_reg_n_0_[7] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[8]),
        .Q(\i_op_assign_reg_251_reg_n_0_[8] ),
        .R(i_op_assign_reg_251));
  FDRE \i_op_assign_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(oc_reg_1239[9]),
        .Q(\i_op_assign_reg_251_reg_n_0_[9] ),
        .R(i_op_assign_reg_251));
  LUT1 #(
    .INIT(2'h1)) 
    \ic_reg_1330[0]_i_1 
       (.I0(\i_op_assign_1_reg_329_reg_n_0_[0] ),
        .O(ic_fu_802_p2[0]));
  FDRE \ic_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[0]),
        .Q(ic_reg_1330[0]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[10]),
        .Q(ic_reg_1330[10]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[11]),
        .Q(ic_reg_1330[11]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[12]),
        .Q(ic_reg_1330[12]),
        .R(1'b0));
  CARRY4 \ic_reg_1330_reg[12]_i_1 
       (.CI(\ic_reg_1330_reg[8]_i_1_n_0 ),
        .CO({\ic_reg_1330_reg[12]_i_1_n_0 ,\ic_reg_1330_reg[12]_i_1_n_1 ,\ic_reg_1330_reg[12]_i_1_n_2 ,\ic_reg_1330_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ic_fu_802_p2[12:9]),
        .S({\i_op_assign_1_reg_329_reg_n_0_[12] ,\i_op_assign_1_reg_329_reg_n_0_[11] ,\i_op_assign_1_reg_329_reg_n_0_[10] ,\i_op_assign_1_reg_329_reg_n_0_[9] }));
  FDRE \ic_reg_1330_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[13]),
        .Q(ic_reg_1330[13]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[14]),
        .Q(ic_reg_1330[14]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[15]),
        .Q(ic_reg_1330[15]),
        .R(1'b0));
  CARRY4 \ic_reg_1330_reg[15]_i_2 
       (.CI(\ic_reg_1330_reg[12]_i_1_n_0 ),
        .CO({\NLW_ic_reg_1330_reg[15]_i_2_CO_UNCONNECTED [3:2],\ic_reg_1330_reg[15]_i_2_n_2 ,\ic_reg_1330_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ic_reg_1330_reg[15]_i_2_O_UNCONNECTED [3],ic_fu_802_p2[15:13]}),
        .S({1'b0,\i_op_assign_1_reg_329_reg_n_0_[15] ,\i_op_assign_1_reg_329_reg_n_0_[14] ,\i_op_assign_1_reg_329_reg_n_0_[13] }));
  FDRE \ic_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[1]),
        .Q(ic_reg_1330[1]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[2]),
        .Q(ic_reg_1330[2]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[3]),
        .Q(ic_reg_1330[3]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[4]),
        .Q(ic_reg_1330[4]),
        .R(1'b0));
  CARRY4 \ic_reg_1330_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ic_reg_1330_reg[4]_i_1_n_0 ,\ic_reg_1330_reg[4]_i_1_n_1 ,\ic_reg_1330_reg[4]_i_1_n_2 ,\ic_reg_1330_reg[4]_i_1_n_3 }),
        .CYINIT(\i_op_assign_1_reg_329_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ic_fu_802_p2[4:1]),
        .S({\i_op_assign_1_reg_329_reg_n_0_[4] ,\i_op_assign_1_reg_329_reg_n_0_[3] ,\i_op_assign_1_reg_329_reg_n_0_[2] ,\i_op_assign_1_reg_329_reg_n_0_[1] }));
  FDRE \ic_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[5]),
        .Q(ic_reg_1330[5]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[6]),
        .Q(ic_reg_1330[6]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[7]),
        .Q(ic_reg_1330[7]),
        .R(1'b0));
  FDRE \ic_reg_1330_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[8]),
        .Q(ic_reg_1330[8]),
        .R(1'b0));
  CARRY4 \ic_reg_1330_reg[8]_i_1 
       (.CI(\ic_reg_1330_reg[4]_i_1_n_0 ),
        .CO({\ic_reg_1330_reg[8]_i_1_n_0 ,\ic_reg_1330_reg[8]_i_1_n_1 ,\ic_reg_1330_reg[8]_i_1_n_2 ,\ic_reg_1330_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ic_fu_802_p2[8:5]),
        .S({\i_op_assign_1_reg_329_reg_n_0_[8] ,\i_op_assign_1_reg_329_reg_n_0_[7] ,\i_op_assign_1_reg_329_reg_n_0_[6] ,\i_op_assign_1_reg_329_reg_n_0_[5] }));
  FDRE \ic_reg_1330_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(ic_fu_802_p2[9]),
        .Q(ic_reg_1330[9]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[0]),
        .Q(in_channel_V_read_reg_1077[0]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[10]),
        .Q(in_channel_V_read_reg_1077[10]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[11]),
        .Q(in_channel_V_read_reg_1077[11]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[12]),
        .Q(in_channel_V_read_reg_1077[12]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[13]),
        .Q(in_channel_V_read_reg_1077[13]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[14]),
        .Q(in_channel_V_read_reg_1077[14]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[15]),
        .Q(in_channel_V_read_reg_1077[15]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[1]),
        .Q(in_channel_V_read_reg_1077[1]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[2]),
        .Q(in_channel_V_read_reg_1077[2]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[3]),
        .Q(in_channel_V_read_reg_1077[3]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[4]),
        .Q(in_channel_V_read_reg_1077[4]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[5]),
        .Q(in_channel_V_read_reg_1077[5]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[6]),
        .Q(in_channel_V_read_reg_1077[6]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[7]),
        .Q(in_channel_V_read_reg_1077[7]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[8]),
        .Q(in_channel_V_read_reg_1077[8]),
        .R(1'b0));
  FDRE \in_channel_V_read_reg_1077_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_channel_V[9]),
        .Q(in_channel_V_read_reg_1077[9]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[0]),
        .Q(input_height_V_read_reg_1038[0]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[1]),
        .Q(input_height_V_read_reg_1038[1]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[2]),
        .Q(input_height_V_read_reg_1038[2]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[3]),
        .Q(input_height_V_read_reg_1038[3]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[4]),
        .Q(input_height_V_read_reg_1038[4]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[5]),
        .Q(input_height_V_read_reg_1038[5]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[6]),
        .Q(input_height_V_read_reg_1038[6]),
        .R(1'b0));
  FDRE \input_height_V_read_reg_1038_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_1_fu_525_p1[7]),
        .Q(input_height_V_read_reg_1038[7]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[0]),
        .Q(input_width_V_read_reg_1044[0]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[1]),
        .Q(input_width_V_read_reg_1044[1]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[2]),
        .Q(input_width_V_read_reg_1044[2]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[3]),
        .Q(input_width_V_read_reg_1044[3]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[4]),
        .Q(input_width_V_read_reg_1044[4]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[5]),
        .Q(input_width_V_read_reg_1044[5]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[6]),
        .Q(input_width_V_read_reg_1044[6]),
        .R(1'b0));
  FDRE \input_width_V_read_reg_1044_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(lhs_V_fu_475_p1[7]),
        .Q(input_width_V_read_reg_1044[7]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[0]),
        .Q(kernel_size_V_read_reg_1061[0]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[1]),
        .Q(kernel_size_V_read_reg_1061[1]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[2]),
        .Q(kernel_size_V_read_reg_1061[2]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[3]),
        .Q(kernel_size_V_read_reg_1061[3]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[4]),
        .Q(kernel_size_V_read_reg_1061[4]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[5]),
        .Q(kernel_size_V_read_reg_1061[5]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[6]),
        .Q(kernel_size_V_read_reg_1061[6]),
        .R(1'b0));
  FDRE \kernel_size_V_read_reg_1061_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(rhs_V_fu_479_p1[7]),
        .Q(kernel_size_V_read_reg_1061[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \kh_reg_1353[0]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .O(kh_fu_833_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \kh_reg_1353[1]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .O(kh_fu_833_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \kh_reg_1353[2]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I2(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .O(kh_fu_833_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \kh_reg_1353[3]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[3] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .I2(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I3(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .O(kh_fu_833_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \kh_reg_1353[4]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I2(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .I3(\i_op_assign_2_reg_374_reg_n_0_[3] ),
        .I4(\i_op_assign_2_reg_374_reg_n_0_[4] ),
        .O(kh_fu_833_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \kh_reg_1353[5]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[5] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .I2(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I3(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .I4(\i_op_assign_2_reg_374_reg_n_0_[3] ),
        .I5(\i_op_assign_2_reg_374_reg_n_0_[4] ),
        .O(kh_fu_833_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \kh_reg_1353[6]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[6] ),
        .I1(\kh_reg_1353[7]_i_2_n_0 ),
        .I2(\i_op_assign_2_reg_374_reg_n_0_[5] ),
        .O(kh_fu_833_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \kh_reg_1353[7]_i_1 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[7] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[5] ),
        .I2(\kh_reg_1353[7]_i_2_n_0 ),
        .I3(\i_op_assign_2_reg_374_reg_n_0_[6] ),
        .O(kh_fu_833_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \kh_reg_1353[7]_i_2 
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[4] ),
        .I1(\i_op_assign_2_reg_374_reg_n_0_[3] ),
        .I2(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .I3(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I4(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .O(\kh_reg_1353[7]_i_2_n_0 ));
  FDRE \kh_reg_1353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[0]),
        .Q(kh_reg_1353[0]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[1]),
        .Q(kh_reg_1353[1]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[2]),
        .Q(kh_reg_1353[2]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[3]),
        .Q(kh_reg_1353[3]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[4]),
        .Q(kh_reg_1353[4]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[5]),
        .Q(kh_reg_1353[5]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[6]),
        .Q(kh_reg_1353[6]),
        .R(1'b0));
  FDRE \kh_reg_1353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(kh_fu_833_p2[7]),
        .Q(kh_reg_1353[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \kw_reg_1375[0]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .O(kw_fu_870_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \kw_reg_1375[1]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .O(kw_fu_870_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \kw_reg_1375[2]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .O(kw_fu_870_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \kw_reg_1375[3]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I3(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .O(kw_fu_870_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \kw_reg_1375[4]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .I3(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .I4(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .O(kw_fu_870_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \kw_reg_1375[5]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I3(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .I4(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .I5(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .O(kw_fu_870_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \kw_reg_1375[6]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .I1(\kw_reg_1375[7]_i_2_n_0 ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .O(kw_fu_870_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \kw_reg_1375[7]_i_1 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[7] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[5] ),
        .I2(\kw_reg_1375[7]_i_2_n_0 ),
        .I3(\i_op_assign_3_reg_409_reg_n_0_[6] ),
        .O(kw_fu_870_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \kw_reg_1375[7]_i_2 
       (.I0(\i_op_assign_3_reg_409_reg_n_0_[4] ),
        .I1(\i_op_assign_3_reg_409_reg_n_0_[3] ),
        .I2(\i_op_assign_3_reg_409_reg_n_0_[1] ),
        .I3(\i_op_assign_3_reg_409_reg_n_0_[0] ),
        .I4(\i_op_assign_3_reg_409_reg_n_0_[2] ),
        .O(\kw_reg_1375[7]_i_2_n_0 ));
  FDRE \kw_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[0]),
        .Q(kw_reg_1375[0]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[1]),
        .Q(kw_reg_1375[1]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[2]),
        .Q(kw_reg_1375[2]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[3]),
        .Q(kw_reg_1375[3]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[4]),
        .Q(kw_reg_1375[4]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[5]),
        .Q(kw_reg_1375[5]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[6]),
        .Q(kw_reg_1375[6]),
        .R(1'b0));
  FDRE \kw_reg_1375_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(kw_fu_870_p2[7]),
        .Q(kw_reg_1375[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    lhs_V_7_cast_reg_1335_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,next_mul5_reg_1322}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lhs_V_7_cast_reg_1335_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lhs_V_fu_475_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lhs_V_7_cast_reg_1335_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lhs_V_7_cast_reg_1335_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lhs_V_7_cast_reg_1335_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm116_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_1_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lhs_V_7_cast_reg_1335_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lhs_V_7_cast_reg_1335_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lhs_V_7_cast_reg_1335_reg_P_UNCONNECTED[47:32],lhs_V_7_cast_reg_1335_reg_n_74,lhs_V_7_cast_reg_1335_reg_n_75,lhs_V_7_cast_reg_1335_reg_n_76,lhs_V_7_cast_reg_1335_reg_n_77,lhs_V_7_cast_reg_1335_reg_n_78,lhs_V_7_cast_reg_1335_reg_n_79,lhs_V_7_cast_reg_1335_reg_n_80,lhs_V_7_cast_reg_1335_reg_n_81,lhs_V_7_cast_reg_1335_reg_n_82,lhs_V_7_cast_reg_1335_reg_n_83,lhs_V_7_cast_reg_1335_reg_n_84,lhs_V_7_cast_reg_1335_reg_n_85,lhs_V_7_cast_reg_1335_reg_n_86,lhs_V_7_cast_reg_1335_reg_n_87,lhs_V_7_cast_reg_1335_reg_n_88,lhs_V_7_cast_reg_1335_reg_n_89,lhs_V_7_cast_reg_1335_reg_n_90,lhs_V_7_cast_reg_1335_reg_n_91,lhs_V_7_cast_reg_1335_reg_n_92,lhs_V_7_cast_reg_1335_reg_n_93,lhs_V_7_cast_reg_1335_reg_n_94,lhs_V_7_cast_reg_1335_reg_n_95,lhs_V_7_cast_reg_1335_reg_n_96,lhs_V_7_cast_reg_1335_reg_n_97,lhs_V_7_cast_reg_1335_reg_n_98,lhs_V_7_cast_reg_1335_reg_n_99,lhs_V_7_cast_reg_1335_reg_n_100,lhs_V_7_cast_reg_1335_reg_n_101,lhs_V_7_cast_reg_1335_reg_n_102,lhs_V_7_cast_reg_1335_reg_n_103,lhs_V_7_cast_reg_1335_reg_n_104,lhs_V_7_cast_reg_1335_reg_n_105}),
        .PATTERNBDETECT(NLW_lhs_V_7_cast_reg_1335_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lhs_V_7_cast_reg_1335_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lhs_V_7_cast_reg_1335_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_op_assign_1_reg_329),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lhs_V_7_cast_reg_1335_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    lhs_V_7_cast_reg_1335_reg_i_1
       (.I0(ap_CS_fsm_state23),
        .I1(exitcond1_fu_797_p2),
        .O(p_1_in));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[3]_i_2 
       (.I0(phi_mul2_reg_284[3]),
        .I1(tmp_cast_cast_reg_1159[3]),
        .O(\next_mul2_reg_1270[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[3]_i_3 
       (.I0(phi_mul2_reg_284[2]),
        .I1(tmp_cast_cast_reg_1159[2]),
        .O(\next_mul2_reg_1270[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[3]_i_4 
       (.I0(phi_mul2_reg_284[1]),
        .I1(tmp_cast_cast_reg_1159[1]),
        .O(\next_mul2_reg_1270[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[3]_i_5 
       (.I0(phi_mul2_reg_284[0]),
        .I1(tmp_cast_cast_reg_1159[0]),
        .O(\next_mul2_reg_1270[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[7]_i_2 
       (.I0(phi_mul2_reg_284[7]),
        .I1(tmp_cast_cast_reg_1159[7]),
        .O(\next_mul2_reg_1270[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[7]_i_3 
       (.I0(phi_mul2_reg_284[6]),
        .I1(tmp_cast_cast_reg_1159[6]),
        .O(\next_mul2_reg_1270[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[7]_i_4 
       (.I0(phi_mul2_reg_284[5]),
        .I1(tmp_cast_cast_reg_1159[5]),
        .O(\next_mul2_reg_1270[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul2_reg_1270[7]_i_5 
       (.I0(phi_mul2_reg_284[4]),
        .I1(tmp_cast_cast_reg_1159[4]),
        .O(\next_mul2_reg_1270[7]_i_5_n_0 ));
  FDRE \next_mul2_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[0]),
        .Q(next_mul2_reg_1270[0]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[10]),
        .Q(next_mul2_reg_1270[10]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[11]),
        .Q(next_mul2_reg_1270[11]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1270_reg[11]_i_1 
       (.CI(\next_mul2_reg_1270_reg[7]_i_1_n_0 ),
        .CO({\next_mul2_reg_1270_reg[11]_i_1_n_0 ,\next_mul2_reg_1270_reg[11]_i_1_n_1 ,\next_mul2_reg_1270_reg[11]_i_1_n_2 ,\next_mul2_reg_1270_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_284[11:8]),
        .O(next_mul2_fu_698_p2[11:8]),
        .S(phi_mul2_reg_284[11:8]));
  FDRE \next_mul2_reg_1270_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[12]),
        .Q(next_mul2_reg_1270[12]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[13]),
        .Q(next_mul2_reg_1270[13]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[14]),
        .Q(next_mul2_reg_1270[14]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[15]),
        .Q(next_mul2_reg_1270[15]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1270_reg[15]_i_1 
       (.CI(\next_mul2_reg_1270_reg[11]_i_1_n_0 ),
        .CO({\next_mul2_reg_1270_reg[15]_i_1_n_0 ,\next_mul2_reg_1270_reg[15]_i_1_n_1 ,\next_mul2_reg_1270_reg[15]_i_1_n_2 ,\next_mul2_reg_1270_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_284[15:12]),
        .O(next_mul2_fu_698_p2[15:12]),
        .S(phi_mul2_reg_284[15:12]));
  FDRE \next_mul2_reg_1270_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[16]),
        .Q(next_mul2_reg_1270[16]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[17]),
        .Q(next_mul2_reg_1270[17]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[18]),
        .Q(next_mul2_reg_1270[18]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1270_reg[18]_i_1 
       (.CI(\next_mul2_reg_1270_reg[15]_i_1_n_0 ),
        .CO({\NLW_next_mul2_reg_1270_reg[18]_i_1_CO_UNCONNECTED [3:2],\next_mul2_reg_1270_reg[18]_i_1_n_2 ,\next_mul2_reg_1270_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_284[17:16]}),
        .O({\NLW_next_mul2_reg_1270_reg[18]_i_1_O_UNCONNECTED [3],next_mul2_fu_698_p2[18:16]}),
        .S({1'b0,phi_mul2_reg_284[18:16]}));
  FDRE \next_mul2_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[1]),
        .Q(next_mul2_reg_1270[1]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[2]),
        .Q(next_mul2_reg_1270[2]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[3]),
        .Q(next_mul2_reg_1270[3]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1270_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul2_reg_1270_reg[3]_i_1_n_0 ,\next_mul2_reg_1270_reg[3]_i_1_n_1 ,\next_mul2_reg_1270_reg[3]_i_1_n_2 ,\next_mul2_reg_1270_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_284[3:0]),
        .O(next_mul2_fu_698_p2[3:0]),
        .S({\next_mul2_reg_1270[3]_i_2_n_0 ,\next_mul2_reg_1270[3]_i_3_n_0 ,\next_mul2_reg_1270[3]_i_4_n_0 ,\next_mul2_reg_1270[3]_i_5_n_0 }));
  FDRE \next_mul2_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[4]),
        .Q(next_mul2_reg_1270[4]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[5]),
        .Q(next_mul2_reg_1270[5]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[6]),
        .Q(next_mul2_reg_1270[6]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[7]),
        .Q(next_mul2_reg_1270[7]),
        .R(1'b0));
  CARRY4 \next_mul2_reg_1270_reg[7]_i_1 
       (.CI(\next_mul2_reg_1270_reg[3]_i_1_n_0 ),
        .CO({\next_mul2_reg_1270_reg[7]_i_1_n_0 ,\next_mul2_reg_1270_reg[7]_i_1_n_1 ,\next_mul2_reg_1270_reg[7]_i_1_n_2 ,\next_mul2_reg_1270_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_284[7:4]),
        .O(next_mul2_fu_698_p2[7:4]),
        .S({\next_mul2_reg_1270[7]_i_2_n_0 ,\next_mul2_reg_1270[7]_i_3_n_0 ,\next_mul2_reg_1270[7]_i_4_n_0 ,\next_mul2_reg_1270[7]_i_5_n_0 }));
  FDRE \next_mul2_reg_1270_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[8]),
        .Q(next_mul2_reg_1270[8]),
        .R(1'b0));
  FDRE \next_mul2_reg_1270_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(next_mul2_fu_698_p2[9]),
        .Q(next_mul2_reg_1270[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[3]_i_2 
       (.I0(phi_mul3_reg_306[3]),
        .I1(tmp_cast_cast_reg_1159[3]),
        .O(\next_mul3_reg_1299[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[3]_i_3 
       (.I0(phi_mul3_reg_306[2]),
        .I1(tmp_cast_cast_reg_1159[2]),
        .O(\next_mul3_reg_1299[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[3]_i_4 
       (.I0(phi_mul3_reg_306[1]),
        .I1(tmp_cast_cast_reg_1159[1]),
        .O(\next_mul3_reg_1299[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[3]_i_5 
       (.I0(phi_mul3_reg_306[0]),
        .I1(tmp_cast_cast_reg_1159[0]),
        .O(\next_mul3_reg_1299[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[7]_i_2 
       (.I0(phi_mul3_reg_306[7]),
        .I1(tmp_cast_cast_reg_1159[7]),
        .O(\next_mul3_reg_1299[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[7]_i_3 
       (.I0(phi_mul3_reg_306[6]),
        .I1(tmp_cast_cast_reg_1159[6]),
        .O(\next_mul3_reg_1299[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[7]_i_4 
       (.I0(phi_mul3_reg_306[5]),
        .I1(tmp_cast_cast_reg_1159[5]),
        .O(\next_mul3_reg_1299[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul3_reg_1299[7]_i_5 
       (.I0(phi_mul3_reg_306[4]),
        .I1(tmp_cast_cast_reg_1159[4]),
        .O(\next_mul3_reg_1299[7]_i_5_n_0 ));
  FDRE \next_mul3_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[0]),
        .Q(next_mul3_reg_1299[0]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[10]),
        .Q(next_mul3_reg_1299[10]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[11]),
        .Q(next_mul3_reg_1299[11]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_1299_reg[11]_i_1 
       (.CI(\next_mul3_reg_1299_reg[7]_i_1_n_0 ),
        .CO({\next_mul3_reg_1299_reg[11]_i_1_n_0 ,\next_mul3_reg_1299_reg[11]_i_1_n_1 ,\next_mul3_reg_1299_reg[11]_i_1_n_2 ,\next_mul3_reg_1299_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[11:8]),
        .O(next_mul3_fu_762_p2[11:8]),
        .S(phi_mul3_reg_306[11:8]));
  FDRE \next_mul3_reg_1299_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[12]),
        .Q(next_mul3_reg_1299[12]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[13]),
        .Q(next_mul3_reg_1299[13]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[14]),
        .Q(next_mul3_reg_1299[14]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[15]),
        .Q(next_mul3_reg_1299[15]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_1299_reg[15]_i_1 
       (.CI(\next_mul3_reg_1299_reg[11]_i_1_n_0 ),
        .CO({\next_mul3_reg_1299_reg[15]_i_1_n_0 ,\next_mul3_reg_1299_reg[15]_i_1_n_1 ,\next_mul3_reg_1299_reg[15]_i_1_n_2 ,\next_mul3_reg_1299_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[15:12]),
        .O(next_mul3_fu_762_p2[15:12]),
        .S(phi_mul3_reg_306[15:12]));
  FDRE \next_mul3_reg_1299_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[16]),
        .Q(next_mul3_reg_1299[16]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[17]),
        .Q(next_mul3_reg_1299[17]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[18]),
        .Q(next_mul3_reg_1299[18]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_1299_reg[18]_i_1 
       (.CI(\next_mul3_reg_1299_reg[15]_i_1_n_0 ),
        .CO({\NLW_next_mul3_reg_1299_reg[18]_i_1_CO_UNCONNECTED [3:2],\next_mul3_reg_1299_reg[18]_i_1_n_2 ,\next_mul3_reg_1299_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul3_reg_306[17:16]}),
        .O({\NLW_next_mul3_reg_1299_reg[18]_i_1_O_UNCONNECTED [3],next_mul3_fu_762_p2[18:16]}),
        .S({1'b0,phi_mul3_reg_306[18:16]}));
  FDRE \next_mul3_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[1]),
        .Q(next_mul3_reg_1299[1]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[2]),
        .Q(next_mul3_reg_1299[2]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[3]),
        .Q(next_mul3_reg_1299[3]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_1299_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul3_reg_1299_reg[3]_i_1_n_0 ,\next_mul3_reg_1299_reg[3]_i_1_n_1 ,\next_mul3_reg_1299_reg[3]_i_1_n_2 ,\next_mul3_reg_1299_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[3:0]),
        .O(next_mul3_fu_762_p2[3:0]),
        .S({\next_mul3_reg_1299[3]_i_2_n_0 ,\next_mul3_reg_1299[3]_i_3_n_0 ,\next_mul3_reg_1299[3]_i_4_n_0 ,\next_mul3_reg_1299[3]_i_5_n_0 }));
  FDRE \next_mul3_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[4]),
        .Q(next_mul3_reg_1299[4]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[5]),
        .Q(next_mul3_reg_1299[5]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[6]),
        .Q(next_mul3_reg_1299[6]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[7]),
        .Q(next_mul3_reg_1299[7]),
        .R(1'b0));
  CARRY4 \next_mul3_reg_1299_reg[7]_i_1 
       (.CI(\next_mul3_reg_1299_reg[3]_i_1_n_0 ),
        .CO({\next_mul3_reg_1299_reg[7]_i_1_n_0 ,\next_mul3_reg_1299_reg[7]_i_1_n_1 ,\next_mul3_reg_1299_reg[7]_i_1_n_2 ,\next_mul3_reg_1299_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[7:4]),
        .O(next_mul3_fu_762_p2[7:4]),
        .S({\next_mul3_reg_1299[7]_i_2_n_0 ,\next_mul3_reg_1299[7]_i_3_n_0 ,\next_mul3_reg_1299[7]_i_4_n_0 ,\next_mul3_reg_1299[7]_i_5_n_0 }));
  FDRE \next_mul3_reg_1299_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[8]),
        .Q(next_mul3_reg_1299[8]),
        .R(1'b0));
  FDRE \next_mul3_reg_1299_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(next_mul3_fu_762_p2[9]),
        .Q(next_mul3_reg_1299[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[3]_i_2 
       (.I0(ret_V_5_reg_340[3]),
        .I1(tmp_3_cast_reg_1171_reg__0[3]),
        .O(\next_mul5_reg_1322[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[3]_i_3 
       (.I0(ret_V_5_reg_340[2]),
        .I1(tmp_3_cast_reg_1171_reg__0[2]),
        .O(\next_mul5_reg_1322[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[3]_i_4 
       (.I0(ret_V_5_reg_340[1]),
        .I1(tmp_3_cast_reg_1171_reg__0[1]),
        .O(\next_mul5_reg_1322[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[3]_i_5 
       (.I0(ret_V_5_reg_340[0]),
        .I1(tmp_3_cast_reg_1171_reg__0[0]),
        .O(\next_mul5_reg_1322[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[7]_i_2 
       (.I0(ret_V_5_reg_340[7]),
        .I1(tmp_3_cast_reg_1171_reg__0[7]),
        .O(\next_mul5_reg_1322[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[7]_i_3 
       (.I0(ret_V_5_reg_340[6]),
        .I1(tmp_3_cast_reg_1171_reg__0[6]),
        .O(\next_mul5_reg_1322[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[7]_i_4 
       (.I0(ret_V_5_reg_340[5]),
        .I1(tmp_3_cast_reg_1171_reg__0[5]),
        .O(\next_mul5_reg_1322[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_1322[7]_i_5 
       (.I0(ret_V_5_reg_340[4]),
        .I1(tmp_3_cast_reg_1171_reg__0[4]),
        .O(\next_mul5_reg_1322[7]_i_5_n_0 ));
  FDRE \next_mul5_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[0]),
        .Q(next_mul5_reg_1322[0]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[10]),
        .Q(next_mul5_reg_1322[10]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[11]),
        .Q(next_mul5_reg_1322[11]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_1322_reg[11]_i_1 
       (.CI(\next_mul5_reg_1322_reg[7]_i_1_n_0 ),
        .CO({\next_mul5_reg_1322_reg[11]_i_1_n_0 ,\next_mul5_reg_1322_reg[11]_i_1_n_1 ,\next_mul5_reg_1322_reg[11]_i_1_n_2 ,\next_mul5_reg_1322_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_340[11:8]),
        .O(next_mul5_fu_792_p2[11:8]),
        .S(ret_V_5_reg_340[11:8]));
  FDRE \next_mul5_reg_1322_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[12]),
        .Q(next_mul5_reg_1322[12]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[13]),
        .Q(next_mul5_reg_1322[13]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[14]),
        .Q(next_mul5_reg_1322[14]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[15]),
        .Q(next_mul5_reg_1322[15]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_1322_reg[15]_i_1 
       (.CI(\next_mul5_reg_1322_reg[11]_i_1_n_0 ),
        .CO({\next_mul5_reg_1322_reg[15]_i_1_n_0 ,\next_mul5_reg_1322_reg[15]_i_1_n_1 ,\next_mul5_reg_1322_reg[15]_i_1_n_2 ,\next_mul5_reg_1322_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_340[15:12]),
        .O(next_mul5_fu_792_p2[15:12]),
        .S(ret_V_5_reg_340[15:12]));
  FDRE \next_mul5_reg_1322_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[16]),
        .Q(next_mul5_reg_1322[16]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[17]),
        .Q(next_mul5_reg_1322[17]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[18]),
        .Q(next_mul5_reg_1322[18]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[19]),
        .Q(next_mul5_reg_1322[19]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_1322_reg[19]_i_1 
       (.CI(\next_mul5_reg_1322_reg[15]_i_1_n_0 ),
        .CO({\next_mul5_reg_1322_reg[19]_i_1_n_0 ,\next_mul5_reg_1322_reg[19]_i_1_n_1 ,\next_mul5_reg_1322_reg[19]_i_1_n_2 ,\next_mul5_reg_1322_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_340[19:16]),
        .O(next_mul5_fu_792_p2[19:16]),
        .S(ret_V_5_reg_340[19:16]));
  FDRE \next_mul5_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[1]),
        .Q(next_mul5_reg_1322[1]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[20]),
        .Q(next_mul5_reg_1322[20]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[21]),
        .Q(next_mul5_reg_1322[21]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[22]),
        .Q(next_mul5_reg_1322[22]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[23]),
        .Q(next_mul5_reg_1322[23]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_1322_reg[23]_i_1 
       (.CI(\next_mul5_reg_1322_reg[19]_i_1_n_0 ),
        .CO({\NLW_next_mul5_reg_1322_reg[23]_i_1_CO_UNCONNECTED [3],\next_mul5_reg_1322_reg[23]_i_1_n_1 ,\next_mul5_reg_1322_reg[23]_i_1_n_2 ,\next_mul5_reg_1322_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ret_V_5_reg_340[22:20]}),
        .O(next_mul5_fu_792_p2[23:20]),
        .S(ret_V_5_reg_340[23:20]));
  FDRE \next_mul5_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[2]),
        .Q(next_mul5_reg_1322[2]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[3]),
        .Q(next_mul5_reg_1322[3]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_1322_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_1322_reg[3]_i_1_n_0 ,\next_mul5_reg_1322_reg[3]_i_1_n_1 ,\next_mul5_reg_1322_reg[3]_i_1_n_2 ,\next_mul5_reg_1322_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_340[3:0]),
        .O(next_mul5_fu_792_p2[3:0]),
        .S({\next_mul5_reg_1322[3]_i_2_n_0 ,\next_mul5_reg_1322[3]_i_3_n_0 ,\next_mul5_reg_1322[3]_i_4_n_0 ,\next_mul5_reg_1322[3]_i_5_n_0 }));
  FDRE \next_mul5_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[4]),
        .Q(next_mul5_reg_1322[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[5]),
        .Q(next_mul5_reg_1322[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[6]),
        .Q(next_mul5_reg_1322[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[7]),
        .Q(next_mul5_reg_1322[7]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_1322_reg[7]_i_1 
       (.CI(\next_mul5_reg_1322_reg[3]_i_1_n_0 ),
        .CO({\next_mul5_reg_1322_reg[7]_i_1_n_0 ,\next_mul5_reg_1322_reg[7]_i_1_n_1 ,\next_mul5_reg_1322_reg[7]_i_1_n_2 ,\next_mul5_reg_1322_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_5_reg_340[7:4]),
        .O(next_mul5_fu_792_p2[7:4]),
        .S({\next_mul5_reg_1322[7]_i_2_n_0 ,\next_mul5_reg_1322[7]_i_3_n_0 ,\next_mul5_reg_1322[7]_i_4_n_0 ,\next_mul5_reg_1322[7]_i_5_n_0 }));
  FDRE \next_mul5_reg_1322_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[8]),
        .Q(next_mul5_reg_1322[8]),
        .R(1'b0));
  FDRE \next_mul5_reg_1322_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul5_fu_792_p2[9]),
        .Q(next_mul5_reg_1322[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[3]_i_2 
       (.I0(ret_V_12_reg_385[3]),
        .I1(rhs_V_2_cast1_reg_1206[3]),
        .O(\next_mul_reg_1345[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[3]_i_3 
       (.I0(ret_V_12_reg_385[2]),
        .I1(rhs_V_2_cast1_reg_1206[2]),
        .O(\next_mul_reg_1345[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[3]_i_4 
       (.I0(ret_V_12_reg_385[1]),
        .I1(rhs_V_2_cast1_reg_1206[1]),
        .O(\next_mul_reg_1345[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[3]_i_5 
       (.I0(ret_V_12_reg_385[0]),
        .I1(rhs_V_2_cast1_reg_1206[0]),
        .O(\next_mul_reg_1345[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[7]_i_2 
       (.I0(ret_V_12_reg_385[7]),
        .I1(rhs_V_2_cast1_reg_1206[7]),
        .O(\next_mul_reg_1345[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[7]_i_3 
       (.I0(ret_V_12_reg_385[6]),
        .I1(rhs_V_2_cast1_reg_1206[6]),
        .O(\next_mul_reg_1345[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[7]_i_4 
       (.I0(ret_V_12_reg_385[5]),
        .I1(rhs_V_2_cast1_reg_1206[5]),
        .O(\next_mul_reg_1345[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_1345[7]_i_5 
       (.I0(ret_V_12_reg_385[4]),
        .I1(rhs_V_2_cast1_reg_1206[4]),
        .O(\next_mul_reg_1345[7]_i_5_n_0 ));
  FDRE \next_mul_reg_1345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[0]),
        .Q(next_mul_reg_1345[0]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[10]),
        .Q(next_mul_reg_1345[10]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[11]),
        .Q(next_mul_reg_1345[11]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1345_reg[11]_i_1 
       (.CI(\next_mul_reg_1345_reg[7]_i_1_n_0 ),
        .CO({\next_mul_reg_1345_reg[11]_i_1_n_0 ,\next_mul_reg_1345_reg[11]_i_1_n_1 ,\next_mul_reg_1345_reg[11]_i_1_n_2 ,\next_mul_reg_1345_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_12_reg_385[11:8]),
        .O(next_mul_fu_819_p2[11:8]),
        .S(ret_V_12_reg_385[11:8]));
  FDRE \next_mul_reg_1345_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[12]),
        .Q(next_mul_reg_1345[12]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[13]),
        .Q(next_mul_reg_1345[13]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[14]),
        .Q(next_mul_reg_1345[14]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[15]),
        .Q(next_mul_reg_1345[15]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1345_reg[15]_i_1 
       (.CI(\next_mul_reg_1345_reg[11]_i_1_n_0 ),
        .CO({\NLW_next_mul_reg_1345_reg[15]_i_1_CO_UNCONNECTED [3],\next_mul_reg_1345_reg[15]_i_1_n_1 ,\next_mul_reg_1345_reg[15]_i_1_n_2 ,\next_mul_reg_1345_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ret_V_12_reg_385[14:12]}),
        .O(next_mul_fu_819_p2[15:12]),
        .S(ret_V_12_reg_385[15:12]));
  FDRE \next_mul_reg_1345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[1]),
        .Q(next_mul_reg_1345[1]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[2]),
        .Q(next_mul_reg_1345[2]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[3]),
        .Q(next_mul_reg_1345[3]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1345_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_1345_reg[3]_i_1_n_0 ,\next_mul_reg_1345_reg[3]_i_1_n_1 ,\next_mul_reg_1345_reg[3]_i_1_n_2 ,\next_mul_reg_1345_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_12_reg_385[3:0]),
        .O(next_mul_fu_819_p2[3:0]),
        .S({\next_mul_reg_1345[3]_i_2_n_0 ,\next_mul_reg_1345[3]_i_3_n_0 ,\next_mul_reg_1345[3]_i_4_n_0 ,\next_mul_reg_1345[3]_i_5_n_0 }));
  FDRE \next_mul_reg_1345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[4]),
        .Q(next_mul_reg_1345[4]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[5]),
        .Q(next_mul_reg_1345[5]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[6]),
        .Q(next_mul_reg_1345[6]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[7]),
        .Q(next_mul_reg_1345[7]),
        .R(1'b0));
  CARRY4 \next_mul_reg_1345_reg[7]_i_1 
       (.CI(\next_mul_reg_1345_reg[3]_i_1_n_0 ),
        .CO({\next_mul_reg_1345_reg[7]_i_1_n_0 ,\next_mul_reg_1345_reg[7]_i_1_n_1 ,\next_mul_reg_1345_reg[7]_i_1_n_2 ,\next_mul_reg_1345_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_12_reg_385[7:4]),
        .O(next_mul_fu_819_p2[7:4]),
        .S({\next_mul_reg_1345[7]_i_2_n_0 ,\next_mul_reg_1345[7]_i_3_n_0 ,\next_mul_reg_1345[7]_i_4_n_0 ,\next_mul_reg_1345[7]_i_5_n_0 }));
  FDRE \next_mul_reg_1345_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[8]),
        .Q(next_mul_reg_1345[8]),
        .R(1'b0));
  FDRE \next_mul_reg_1345_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(next_mul_fu_819_p2[9]),
        .Q(next_mul_reg_1345[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \oc_reg_1239[0]_i_1 
       (.I0(\i_op_assign_reg_251_reg_n_0_[0] ),
        .O(oc_fu_652_p2[0]));
  FDRE \oc_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[0]),
        .Q(oc_reg_1239[0]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[10]),
        .Q(oc_reg_1239[10]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[11]),
        .Q(oc_reg_1239[11]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[12]),
        .Q(oc_reg_1239[12]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[13]),
        .Q(oc_reg_1239[13]),
        .R(1'b0));
  CARRY4 \oc_reg_1239_reg[13]_i_1 
       (.CI(\oc_reg_1239_reg[9]_i_1_n_0 ),
        .CO({\NLW_oc_reg_1239_reg[13]_i_1_CO_UNCONNECTED [3:2],\oc_reg_1239_reg[13]_i_1_n_2 ,\oc_reg_1239_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_oc_reg_1239_reg[13]_i_1_O_UNCONNECTED [3],oc_fu_652_p2[15:13]}),
        .S({1'b0,\i_op_assign_reg_251_reg_n_0_[15] ,\i_op_assign_reg_251_reg_n_0_[14] ,\i_op_assign_reg_251_reg_n_0_[13] }));
  FDRE \oc_reg_1239_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[14]),
        .Q(oc_reg_1239[14]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[15]),
        .Q(oc_reg_1239[15]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[1]),
        .Q(oc_reg_1239[1]),
        .R(1'b0));
  CARRY4 \oc_reg_1239_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\oc_reg_1239_reg[1]_i_1_n_0 ,\oc_reg_1239_reg[1]_i_1_n_1 ,\oc_reg_1239_reg[1]_i_1_n_2 ,\oc_reg_1239_reg[1]_i_1_n_3 }),
        .CYINIT(\i_op_assign_reg_251_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(oc_fu_652_p2[4:1]),
        .S({\i_op_assign_reg_251_reg_n_0_[4] ,\i_op_assign_reg_251_reg_n_0_[3] ,\i_op_assign_reg_251_reg_n_0_[2] ,\i_op_assign_reg_251_reg_n_0_[1] }));
  FDRE \oc_reg_1239_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[2]),
        .Q(oc_reg_1239[2]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[3]),
        .Q(oc_reg_1239[3]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[4]),
        .Q(oc_reg_1239[4]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[5]),
        .Q(oc_reg_1239[5]),
        .R(1'b0));
  CARRY4 \oc_reg_1239_reg[5]_i_1 
       (.CI(\oc_reg_1239_reg[1]_i_1_n_0 ),
        .CO({\oc_reg_1239_reg[5]_i_1_n_0 ,\oc_reg_1239_reg[5]_i_1_n_1 ,\oc_reg_1239_reg[5]_i_1_n_2 ,\oc_reg_1239_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(oc_fu_652_p2[8:5]),
        .S({\i_op_assign_reg_251_reg_n_0_[8] ,\i_op_assign_reg_251_reg_n_0_[7] ,\i_op_assign_reg_251_reg_n_0_[6] ,\i_op_assign_reg_251_reg_n_0_[5] }));
  FDRE \oc_reg_1239_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[6]),
        .Q(oc_reg_1239[6]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[7]),
        .Q(oc_reg_1239[7]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[8]),
        .Q(oc_reg_1239[8]),
        .R(1'b0));
  FDRE \oc_reg_1239_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(oc_fu_652_p2[9]),
        .Q(oc_reg_1239[9]),
        .R(1'b0));
  CARRY4 \oc_reg_1239_reg[9]_i_1 
       (.CI(\oc_reg_1239_reg[5]_i_1_n_0 ),
        .CO({\oc_reg_1239_reg[9]_i_1_n_0 ,\oc_reg_1239_reg[9]_i_1_n_1 ,\oc_reg_1239_reg[9]_i_1_n_2 ,\oc_reg_1239_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(oc_fu_652_p2[12:9]),
        .S({\i_op_assign_reg_251_reg_n_0_[12] ,\i_op_assign_reg_251_reg_n_0_[11] ,\i_op_assign_reg_251_reg_n_0_[10] ,\i_op_assign_reg_251_reg_n_0_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \oh_reg_1278[0]_i_1 
       (.I0(i_op_assign_4_reg_273[0]),
        .O(oh_fu_716_p2[0]));
  FDRE \oh_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[0]),
        .Q(oh_reg_1278[0]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[10]),
        .Q(oh_reg_1278[10]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[11]),
        .Q(oh_reg_1278[11]),
        .R(1'b0));
  CARRY4 \oh_reg_1278_reg[11]_i_1 
       (.CI(\oh_reg_1278_reg[8]_i_1_n_0 ),
        .CO({\NLW_oh_reg_1278_reg[11]_i_1_CO_UNCONNECTED [3:2],\oh_reg_1278_reg[11]_i_1_n_2 ,\oh_reg_1278_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_oh_reg_1278_reg[11]_i_1_O_UNCONNECTED [3],oh_fu_716_p2[11:9]}),
        .S({1'b0,i_op_assign_4_reg_273[11:9]}));
  FDRE \oh_reg_1278_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[1]),
        .Q(oh_reg_1278[1]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[2]),
        .Q(oh_reg_1278[2]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[3]),
        .Q(oh_reg_1278[3]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[4]),
        .Q(oh_reg_1278[4]),
        .R(1'b0));
  CARRY4 \oh_reg_1278_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\oh_reg_1278_reg[4]_i_1_n_0 ,\oh_reg_1278_reg[4]_i_1_n_1 ,\oh_reg_1278_reg[4]_i_1_n_2 ,\oh_reg_1278_reg[4]_i_1_n_3 }),
        .CYINIT(i_op_assign_4_reg_273[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(oh_fu_716_p2[4:1]),
        .S(i_op_assign_4_reg_273[4:1]));
  FDRE \oh_reg_1278_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[5]),
        .Q(oh_reg_1278[5]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[6]),
        .Q(oh_reg_1278[6]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[7]),
        .Q(oh_reg_1278[7]),
        .R(1'b0));
  FDRE \oh_reg_1278_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[8]),
        .Q(oh_reg_1278[8]),
        .R(1'b0));
  CARRY4 \oh_reg_1278_reg[8]_i_1 
       (.CI(\oh_reg_1278_reg[4]_i_1_n_0 ),
        .CO({\oh_reg_1278_reg[8]_i_1_n_0 ,\oh_reg_1278_reg[8]_i_1_n_1 ,\oh_reg_1278_reg[8]_i_1_n_2 ,\oh_reg_1278_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(oh_fu_716_p2[8:5]),
        .S(i_op_assign_4_reg_273[8:5]));
  FDRE \oh_reg_1278_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(oh_fu_716_p2[9]),
        .Q(oh_reg_1278[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    \or_cond5_reg_1380[0]_i_1 
       (.I0(tmp_14_reg_1362),
        .I1(tmp_16_fu_899_p2),
        .I2(iw_cast_fu_881_p1[19]),
        .I3(\gmem_addr_2_reg_1384[30]_i_3_n_0 ),
        .I4(\tmp_13_reg_1358_reg_n_0_[0] ),
        .I5(or_cond5_reg_1380),
        .O(\or_cond5_reg_1380[0]_i_1_n_0 ));
  FDRE \or_cond5_reg_1380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond5_reg_1380[0]_i_1_n_0 ),
        .Q(or_cond5_reg_1380),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[0]),
        .Q(out_channel_V_read_reg_1072[0]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[10]),
        .Q(out_channel_V_read_reg_1072[10]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[11]),
        .Q(out_channel_V_read_reg_1072[11]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[12]),
        .Q(out_channel_V_read_reg_1072[12]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[13]),
        .Q(out_channel_V_read_reg_1072[13]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[14]),
        .Q(out_channel_V_read_reg_1072[14]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[15]),
        .Q(out_channel_V_read_reg_1072[15]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[1]),
        .Q(out_channel_V_read_reg_1072[1]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[2]),
        .Q(out_channel_V_read_reg_1072[2]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[3]),
        .Q(out_channel_V_read_reg_1072[3]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[4]),
        .Q(out_channel_V_read_reg_1072[4]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[5]),
        .Q(out_channel_V_read_reg_1072[5]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[6]),
        .Q(out_channel_V_read_reg_1072[6]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[7]),
        .Q(out_channel_V_read_reg_1072[7]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[8]),
        .Q(out_channel_V_read_reg_1072[8]),
        .R(1'b0));
  FDRE \out_channel_V_read_reg_1072_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_channel_V[9]),
        .Q(out_channel_V_read_reg_1072[9]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[0]),
        .Q(output_height_reg_1149[0]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[10]),
        .Q(output_height_reg_1149[10]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[11]),
        .Q(output_height_reg_1149[11]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[12]),
        .Q(output_height_reg_1149[12]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[1]),
        .Q(output_height_reg_1149[1]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[2]),
        .Q(output_height_reg_1149[2]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[3]),
        .Q(output_height_reg_1149[3]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[4]),
        .Q(output_height_reg_1149[4]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[5]),
        .Q(output_height_reg_1149[5]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[6]),
        .Q(output_height_reg_1149[6]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[7]),
        .Q(output_height_reg_1149[7]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[8]),
        .Q(output_height_reg_1149[8]),
        .R(1'b0));
  FDRE \output_height_cast_c_reg_1154_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_height_cast_c_fu_591_p1[9]),
        .Q(output_height_reg_1149[9]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[0]),
        .Q(output_width_reg_1139[0]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[10]),
        .Q(output_width_reg_1139[10]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[11]),
        .Q(output_width_reg_1139[11]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[12]),
        .Q(output_width_reg_1139[12]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[1]),
        .Q(output_width_reg_1139[1]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[2]),
        .Q(output_width_reg_1139[2]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[3]),
        .Q(output_width_reg_1139[3]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[4]),
        .Q(output_width_reg_1139[4]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[5]),
        .Q(output_width_reg_1139[5]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[6]),
        .Q(output_width_reg_1139[6]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[7]),
        .Q(output_width_reg_1139[7]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[8]),
        .Q(output_width_reg_1139[8]),
        .R(1'b0));
  FDRE \output_width_cast_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(output_width_cast_fu_577_p1[9]),
        .Q(output_width_reg_1139[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ow_reg_1307[0]_i_1 
       (.I0(i_op_assign_5_reg_295[0]),
        .O(ow_fu_776_p2[0]));
  FDRE \ow_reg_1307_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[0]),
        .Q(ow_reg_1307[0]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[10]),
        .Q(ow_reg_1307[10]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[11]),
        .Q(ow_reg_1307[11]),
        .R(1'b0));
  CARRY4 \ow_reg_1307_reg[11]_i_1 
       (.CI(\ow_reg_1307_reg[8]_i_1_n_0 ),
        .CO({\NLW_ow_reg_1307_reg[11]_i_1_CO_UNCONNECTED [3:2],\ow_reg_1307_reg[11]_i_1_n_2 ,\ow_reg_1307_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ow_reg_1307_reg[11]_i_1_O_UNCONNECTED [3],ow_fu_776_p2[11:9]}),
        .S({1'b0,i_op_assign_5_reg_295[11:9]}));
  FDRE \ow_reg_1307_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[1]),
        .Q(ow_reg_1307[1]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[2]),
        .Q(ow_reg_1307[2]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[3]),
        .Q(ow_reg_1307[3]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[4]),
        .Q(ow_reg_1307[4]),
        .R(1'b0));
  CARRY4 \ow_reg_1307_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ow_reg_1307_reg[4]_i_1_n_0 ,\ow_reg_1307_reg[4]_i_1_n_1 ,\ow_reg_1307_reg[4]_i_1_n_2 ,\ow_reg_1307_reg[4]_i_1_n_3 }),
        .CYINIT(i_op_assign_5_reg_295[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ow_fu_776_p2[4:1]),
        .S(i_op_assign_5_reg_295[4:1]));
  FDRE \ow_reg_1307_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[5]),
        .Q(ow_reg_1307[5]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[6]),
        .Q(ow_reg_1307[6]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[7]),
        .Q(ow_reg_1307[7]),
        .R(1'b0));
  FDRE \ow_reg_1307_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[8]),
        .Q(ow_reg_1307[8]),
        .R(1'b0));
  CARRY4 \ow_reg_1307_reg[8]_i_1 
       (.CI(\ow_reg_1307_reg[4]_i_1_n_0 ),
        .CO({\ow_reg_1307_reg[8]_i_1_n_0 ,\ow_reg_1307_reg[8]_i_1_n_1 ,\ow_reg_1307_reg[8]_i_1_n_2 ,\ow_reg_1307_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ow_fu_776_p2[8:5]),
        .S(i_op_assign_5_reg_295[8:5]));
  FDRE \ow_reg_1307_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(ow_fu_776_p2[9]),
        .Q(ow_reg_1307[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[0]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[0]),
        .I3(p_Val2_s_reg_317[0]),
        .O(\p_0367_2_reg_362[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[10]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[10]),
        .I3(p_Val2_s_reg_317[10]),
        .O(\p_0367_2_reg_362[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[11]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[11]),
        .I3(p_Val2_s_reg_317[11]),
        .O(\p_0367_2_reg_362[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[12]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[12]),
        .I3(p_Val2_s_reg_317[12]),
        .O(\p_0367_2_reg_362[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[13]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[13]),
        .I3(p_Val2_s_reg_317[13]),
        .O(\p_0367_2_reg_362[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[14]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[14]),
        .I3(p_Val2_s_reg_317[14]),
        .O(\p_0367_2_reg_362[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F22)) 
    \p_0367_2_reg_362[15]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(exitcond1_fu_797_p2),
        .I3(ap_CS_fsm_state23),
        .O(\p_0367_2_reg_362[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[15]_i_2 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[15]),
        .I3(p_Val2_s_reg_317[15]),
        .O(\p_0367_2_reg_362[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[1]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[1]),
        .I3(p_Val2_s_reg_317[1]),
        .O(\p_0367_2_reg_362[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[2]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[2]),
        .I3(p_Val2_s_reg_317[2]),
        .O(\p_0367_2_reg_362[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[3]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[3]),
        .I3(p_Val2_s_reg_317[3]),
        .O(\p_0367_2_reg_362[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[4]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[4]),
        .I3(p_Val2_s_reg_317[4]),
        .O(\p_0367_2_reg_362[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[5]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[5]),
        .I3(p_Val2_s_reg_317[5]),
        .O(\p_0367_2_reg_362[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[6]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[6]),
        .I3(p_Val2_s_reg_317[6]),
        .O(\p_0367_2_reg_362[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[7]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[7]),
        .I3(p_Val2_s_reg_317[7]),
        .O(\p_0367_2_reg_362[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[8]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[8]),
        .I3(p_Val2_s_reg_317[8]),
        .O(\p_0367_2_reg_362[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \p_0367_2_reg_362[9]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[23]_i_2_n_0 ),
        .I2(p_Val2_2_reg_397[9]),
        .I3(p_Val2_s_reg_317[9]),
        .O(\p_0367_2_reg_362[9]_i_1_n_0 ));
  FDRE \p_0367_2_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[0]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[0]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[10] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[10]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[10]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[11] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[11]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[11]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[12] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[12]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[12]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[13] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[13]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[13]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[14] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[14]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[14]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[15] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[15]_i_2_n_0 ),
        .Q(p_0367_2_reg_362[15]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[1]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[1]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[2]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[2]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[3]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[3]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[4]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[4]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[5]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[5]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[6]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[6]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[7]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[7]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[8] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[8]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[8]),
        .R(1'b0));
  FDRE \p_0367_2_reg_362_reg[9] 
       (.C(ap_clk),
        .CE(\p_0367_2_reg_362[15]_i_1_n_0 ),
        .D(\p_0367_2_reg_362[9]_i_1_n_0 ),
        .Q(p_0367_2_reg_362[9]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[0]),
        .Q(p_Val2_1_reg_1406[0]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[10]),
        .Q(p_Val2_1_reg_1406[10]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[11]),
        .Q(p_Val2_1_reg_1406[11]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[12]),
        .Q(p_Val2_1_reg_1406[12]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[13]),
        .Q(p_Val2_1_reg_1406[13]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[14]),
        .Q(p_Val2_1_reg_1406[14]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[15]),
        .Q(p_Val2_1_reg_1406[15]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[1]),
        .Q(p_Val2_1_reg_1406[1]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[2]),
        .Q(p_Val2_1_reg_1406[2]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[3]),
        .Q(p_Val2_1_reg_1406[3]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[4]),
        .Q(p_Val2_1_reg_1406[4]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[5]),
        .Q(p_Val2_1_reg_1406[5]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[6]),
        .Q(p_Val2_1_reg_1406[6]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[7]),
        .Q(p_Val2_1_reg_1406[7]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[8]),
        .Q(p_Val2_1_reg_1406[8]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_1406_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[42]),
        .D(gmem_RDATA[9]),
        .Q(p_Val2_1_reg_1406[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_Val2_2_be_reg_420[15]_i_2 
       (.I0(\tmp_13_reg_1358_reg_n_0_[0] ),
        .I1(or_cond5_reg_1380),
        .I2(ap_CS_fsm_state35),
        .O(\p_Val2_2_be_reg_420[15]_i_2_n_0 ));
  FDRE \p_Val2_2_be_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_33),
        .Q(p_Val2_2_be_reg_420[0]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_23),
        .Q(p_Val2_2_be_reg_420[10]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_22),
        .Q(p_Val2_2_be_reg_420[11]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_21),
        .Q(p_Val2_2_be_reg_420[12]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_20),
        .Q(p_Val2_2_be_reg_420[13]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_19),
        .Q(p_Val2_2_be_reg_420[14]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_18),
        .Q(p_Val2_2_be_reg_420[15]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_32),
        .Q(p_Val2_2_be_reg_420[1]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_31),
        .Q(p_Val2_2_be_reg_420[2]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_30),
        .Q(p_Val2_2_be_reg_420[3]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_29),
        .Q(p_Val2_2_be_reg_420[4]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_28),
        .Q(p_Val2_2_be_reg_420[5]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_27),
        .Q(p_Val2_2_be_reg_420[6]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_26),
        .Q(p_Val2_2_be_reg_420[7]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_25),
        .Q(p_Val2_2_be_reg_420[8]),
        .R(1'b0));
  FDRE \p_Val2_2_be_reg_420_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Conv2D_mac_muladdg8j_U7_n_24),
        .Q(p_Val2_2_be_reg_420[9]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_16),
        .Q(p_Val2_2_reg_397[0]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[10] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_6),
        .Q(p_Val2_2_reg_397[10]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[11] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_5),
        .Q(p_Val2_2_reg_397[11]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[12] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_4),
        .Q(p_Val2_2_reg_397[12]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[13] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_3),
        .Q(p_Val2_2_reg_397[13]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[14] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_2),
        .Q(p_Val2_2_reg_397[14]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[15] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_1),
        .Q(p_Val2_2_reg_397[15]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_15),
        .Q(p_Val2_2_reg_397[1]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_14),
        .Q(p_Val2_2_reg_397[2]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_13),
        .Q(p_Val2_2_reg_397[3]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_12),
        .Q(p_Val2_2_reg_397[4]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_11),
        .Q(p_Val2_2_reg_397[5]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[6] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_10),
        .Q(p_Val2_2_reg_397[6]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[7] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_9),
        .Q(p_Val2_2_reg_397[7]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[8] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_8),
        .Q(p_Val2_2_reg_397[8]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_397_reg[9] 
       (.C(ap_clk),
        .CE(Conv2D_mac_muladdg8j_U7_n_0),
        .D(Conv2D_mac_muladdg8j_U7_n_7),
        .Q(p_Val2_2_reg_397[9]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[0]),
        .Q(p_Val2_s_reg_317[0]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[10]),
        .Q(p_Val2_s_reg_317[10]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[11]),
        .Q(p_Val2_s_reg_317[11]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[12]),
        .Q(p_Val2_s_reg_317[12]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[13]),
        .Q(p_Val2_s_reg_317[13]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[14]),
        .Q(p_Val2_s_reg_317[14]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[15]),
        .Q(p_Val2_s_reg_317[15]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[1]),
        .Q(p_Val2_s_reg_317[1]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[2]),
        .Q(p_Val2_s_reg_317[2]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[3]),
        .Q(p_Val2_s_reg_317[3]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[4]),
        .Q(p_Val2_s_reg_317[4]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[5]),
        .Q(p_Val2_s_reg_317[5]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[6]),
        .Q(p_Val2_s_reg_317[6]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[7]),
        .Q(p_Val2_s_reg_317[7]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[8]),
        .Q(p_Val2_s_reg_317[8]),
        .R(i_op_assign_1_reg_329));
  FDRE \p_Val2_s_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(p_0367_2_reg_362[9]),
        .Q(p_Val2_s_reg_317[9]),
        .R(i_op_assign_1_reg_329));
  FDRE \padding_V_read_reg_1051_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[0]),
        .Q(padding_V_read_reg_1051[0]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[1]),
        .Q(padding_V_read_reg_1051[1]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[2]),
        .Q(padding_V_read_reg_1051[2]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[3]),
        .Q(padding_V_read_reg_1051[3]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[4]),
        .Q(padding_V_read_reg_1051[4]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[5]),
        .Q(padding_V_read_reg_1051[5]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[6]),
        .Q(padding_V_read_reg_1051[6]),
        .R(1'b0));
  FDRE \padding_V_read_reg_1051_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(padding_V[7]),
        .Q(padding_V_read_reg_1051[7]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[0]),
        .Q(phi_mul20_cast_reg_1265[0]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[10]),
        .Q(phi_mul20_cast_reg_1265[10]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[11]),
        .Q(phi_mul20_cast_reg_1265[11]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[12]),
        .Q(phi_mul20_cast_reg_1265[12]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[13]),
        .Q(phi_mul20_cast_reg_1265[13]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[14]),
        .Q(phi_mul20_cast_reg_1265[14]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[15]),
        .Q(phi_mul20_cast_reg_1265[15]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[16]),
        .Q(phi_mul20_cast_reg_1265[16]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[17]),
        .Q(phi_mul20_cast_reg_1265[17]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[18]),
        .Q(phi_mul20_cast_reg_1265[18]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[1]),
        .Q(phi_mul20_cast_reg_1265[1]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[2]),
        .Q(phi_mul20_cast_reg_1265[2]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[3]),
        .Q(phi_mul20_cast_reg_1265[3]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[4]),
        .Q(phi_mul20_cast_reg_1265[4]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[5]),
        .Q(phi_mul20_cast_reg_1265[5]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[6]),
        .Q(phi_mul20_cast_reg_1265[6]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[7]),
        .Q(phi_mul20_cast_reg_1265[7]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[8]),
        .Q(phi_mul20_cast_reg_1265[8]),
        .R(1'b0));
  FDRE \phi_mul20_cast_reg_1265_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(phi_mul2_reg_284[9]),
        .Q(phi_mul20_cast_reg_1265[9]),
        .R(1'b0));
  FDRE \phi_mul2_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[0]),
        .Q(phi_mul2_reg_284[0]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[10]),
        .Q(phi_mul2_reg_284[10]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[11]),
        .Q(phi_mul2_reg_284[11]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[12]),
        .Q(phi_mul2_reg_284[12]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[13]),
        .Q(phi_mul2_reg_284[13]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[14]),
        .Q(phi_mul2_reg_284[14]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[15]),
        .Q(phi_mul2_reg_284[15]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[16] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[16]),
        .Q(phi_mul2_reg_284[16]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[17] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[17]),
        .Q(phi_mul2_reg_284[17]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[18] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[18]),
        .Q(phi_mul2_reg_284[18]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[1]),
        .Q(phi_mul2_reg_284[1]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[2]),
        .Q(phi_mul2_reg_284[2]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[3]),
        .Q(phi_mul2_reg_284[3]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[4]),
        .Q(phi_mul2_reg_284[4]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[5]),
        .Q(phi_mul2_reg_284[5]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[6]),
        .Q(phi_mul2_reg_284[6]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[7]),
        .Q(phi_mul2_reg_284[7]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[8]),
        .Q(phi_mul2_reg_284[8]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul2_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(gmem_BREADY),
        .D(next_mul2_reg_1270[9]),
        .Q(phi_mul2_reg_284[9]),
        .R(ap_CS_fsm_state18));
  FDRE \phi_mul3_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[0]),
        .Q(phi_mul3_reg_306[0]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[10]),
        .Q(phi_mul3_reg_306[10]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[11]),
        .Q(phi_mul3_reg_306[11]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[12] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[12]),
        .Q(phi_mul3_reg_306[12]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[13] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[13]),
        .Q(phi_mul3_reg_306[13]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[14] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[14]),
        .Q(phi_mul3_reg_306[14]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[15] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[15]),
        .Q(phi_mul3_reg_306[15]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[16] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[16]),
        .Q(phi_mul3_reg_306[16]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[17] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[17]),
        .Q(phi_mul3_reg_306[17]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[18] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[18]),
        .Q(phi_mul3_reg_306[18]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[1]),
        .Q(phi_mul3_reg_306[1]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[2]),
        .Q(phi_mul3_reg_306[2]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[3]),
        .Q(phi_mul3_reg_306[3]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[4]),
        .Q(phi_mul3_reg_306[4]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[5]),
        .Q(phi_mul3_reg_306[5]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[6]),
        .Q(phi_mul3_reg_306[6]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[7]),
        .Q(phi_mul3_reg_306[7]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[8]),
        .Q(phi_mul3_reg_306[8]),
        .R(ap_NS_fsm120_out));
  FDRE \phi_mul3_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(\bus_write/buff_wdata/push ),
        .D(next_mul3_reg_1299[9]),
        .Q(phi_mul3_reg_306[9]),
        .R(ap_NS_fsm120_out));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[11]_i_3 
       (.I0(ret_V_10_reg_262[11]),
        .I1(rhs_V_8_cast_reg_1221[11]),
        .O(\ret_V_10_reg_262[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[11]_i_4 
       (.I0(ret_V_10_reg_262[10]),
        .I1(rhs_V_8_cast_reg_1221[10]),
        .O(\ret_V_10_reg_262[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[11]_i_5 
       (.I0(ret_V_10_reg_262[9]),
        .I1(rhs_V_8_cast_reg_1221[9]),
        .O(\ret_V_10_reg_262[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[11]_i_6 
       (.I0(ret_V_10_reg_262[8]),
        .I1(rhs_V_8_cast_reg_1221[8]),
        .O(\ret_V_10_reg_262[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[15]_i_3 
       (.I0(ret_V_10_reg_262[15]),
        .I1(rhs_V_8_cast_reg_1221[15]),
        .O(\ret_V_10_reg_262[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[15]_i_4 
       (.I0(ret_V_10_reg_262[14]),
        .I1(rhs_V_8_cast_reg_1221[14]),
        .O(\ret_V_10_reg_262[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[15]_i_5 
       (.I0(ret_V_10_reg_262[13]),
        .I1(rhs_V_8_cast_reg_1221[13]),
        .O(\ret_V_10_reg_262[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[15]_i_6 
       (.I0(ret_V_10_reg_262[12]),
        .I1(rhs_V_8_cast_reg_1221[12]),
        .O(\ret_V_10_reg_262[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[3]_i_3 
       (.I0(ret_V_10_reg_262[3]),
        .I1(rhs_V_8_cast_reg_1221[3]),
        .O(\ret_V_10_reg_262[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[3]_i_4 
       (.I0(ret_V_10_reg_262[2]),
        .I1(rhs_V_8_cast_reg_1221[2]),
        .O(\ret_V_10_reg_262[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[3]_i_5 
       (.I0(ret_V_10_reg_262[1]),
        .I1(rhs_V_8_cast_reg_1221[1]),
        .O(\ret_V_10_reg_262[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[3]_i_6 
       (.I0(ret_V_10_reg_262[0]),
        .I1(rhs_V_8_cast_reg_1221[0]),
        .O(\ret_V_10_reg_262[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[7]_i_3 
       (.I0(ret_V_10_reg_262[7]),
        .I1(rhs_V_8_cast_reg_1221[7]),
        .O(\ret_V_10_reg_262[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[7]_i_4 
       (.I0(ret_V_10_reg_262[6]),
        .I1(rhs_V_8_cast_reg_1221[6]),
        .O(\ret_V_10_reg_262[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[7]_i_5 
       (.I0(ret_V_10_reg_262[5]),
        .I1(rhs_V_8_cast_reg_1221[5]),
        .O(\ret_V_10_reg_262[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_10_reg_262[7]_i_6 
       (.I0(ret_V_10_reg_262[4]),
        .I1(rhs_V_8_cast_reg_1221[4]),
        .O(\ret_V_10_reg_262[7]_i_6_n_0 ));
  FDRE \ret_V_10_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[0]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[0]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[0]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[0]),
        .Q(\ret_V_10_reg_262_reg[0]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[10]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[10]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[10]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[10]),
        .Q(\ret_V_10_reg_262_reg[10]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[11]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[11]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[11]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[11]),
        .Q(\ret_V_10_reg_262_reg[11]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[11]_i_2 
       (.CI(\ret_V_10_reg_262_reg[7]_i_2_n_0 ),
        .CO({\ret_V_10_reg_262_reg[11]_i_2_n_0 ,\ret_V_10_reg_262_reg[11]_i_2_n_1 ,\ret_V_10_reg_262_reg[11]_i_2_n_2 ,\ret_V_10_reg_262_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[11:8]),
        .O(next_mul1_fu_638_p2[11:8]),
        .S({\ret_V_10_reg_262[11]_i_3_n_0 ,\ret_V_10_reg_262[11]_i_4_n_0 ,\ret_V_10_reg_262[11]_i_5_n_0 ,\ret_V_10_reg_262[11]_i_6_n_0 }));
  FDRE \ret_V_10_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[12]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[12]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[12]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[12]),
        .Q(\ret_V_10_reg_262_reg[12]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[13]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[13]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[13]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[13]),
        .Q(\ret_V_10_reg_262_reg[13]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[14]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[14]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[14]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[14]),
        .Q(\ret_V_10_reg_262_reg[14]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[15]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[15]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[15]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[15]),
        .Q(\ret_V_10_reg_262_reg[15]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[15]_i_2 
       (.CI(\ret_V_10_reg_262_reg[11]_i_2_n_0 ),
        .CO({\ret_V_10_reg_262_reg[15]_i_2_n_0 ,\ret_V_10_reg_262_reg[15]_i_2_n_1 ,\ret_V_10_reg_262_reg[15]_i_2_n_2 ,\ret_V_10_reg_262_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[15:12]),
        .O(next_mul1_fu_638_p2[15:12]),
        .S({\ret_V_10_reg_262[15]_i_3_n_0 ,\ret_V_10_reg_262[15]_i_4_n_0 ,\ret_V_10_reg_262[15]_i_5_n_0 ,\ret_V_10_reg_262[15]_i_6_n_0 }));
  FDRE \ret_V_10_reg_262_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[16]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[16]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[16]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[16]),
        .Q(\ret_V_10_reg_262_reg[16]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[17]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[17]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[17]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[17]),
        .Q(\ret_V_10_reg_262_reg[17]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[18]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[18]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[18]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[18]),
        .Q(\ret_V_10_reg_262_reg[18]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[19]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[19]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[19]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[19]),
        .Q(\ret_V_10_reg_262_reg[19]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[19]_i_2 
       (.CI(\ret_V_10_reg_262_reg[15]_i_2_n_0 ),
        .CO({\ret_V_10_reg_262_reg[19]_i_2_n_0 ,\ret_V_10_reg_262_reg[19]_i_2_n_1 ,\ret_V_10_reg_262_reg[19]_i_2_n_2 ,\ret_V_10_reg_262_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[19:16]),
        .O(next_mul1_fu_638_p2[19:16]),
        .S(ret_V_10_reg_262[19:16]));
  FDRE \ret_V_10_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[1]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[1]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[1]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[1]),
        .Q(\ret_V_10_reg_262_reg[1]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[20]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[20]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[20]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[20]),
        .Q(\ret_V_10_reg_262_reg[20]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[21]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[21]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[21]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[21]),
        .Q(\ret_V_10_reg_262_reg[21]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[22]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[22]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[22]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[22]),
        .Q(\ret_V_10_reg_262_reg[22]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[23]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[23]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[23]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[23]),
        .Q(\ret_V_10_reg_262_reg[23]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[23]_i_2 
       (.CI(\ret_V_10_reg_262_reg[19]_i_2_n_0 ),
        .CO({\ret_V_10_reg_262_reg[23]_i_2_n_0 ,\ret_V_10_reg_262_reg[23]_i_2_n_1 ,\ret_V_10_reg_262_reg[23]_i_2_n_2 ,\ret_V_10_reg_262_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[23:20]),
        .O(next_mul1_fu_638_p2[23:20]),
        .S(ret_V_10_reg_262[23:20]));
  FDRE \ret_V_10_reg_262_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[24]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[24]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[24]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[24]),
        .Q(\ret_V_10_reg_262_reg[24]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[25]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[25]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[25]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[25]),
        .Q(\ret_V_10_reg_262_reg[25]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[26]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[26]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[26]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[26]),
        .Q(\ret_V_10_reg_262_reg[26]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[27]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[27]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[27]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[27]),
        .Q(\ret_V_10_reg_262_reg[27]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[27]_i_2 
       (.CI(\ret_V_10_reg_262_reg[23]_i_2_n_0 ),
        .CO({\ret_V_10_reg_262_reg[27]_i_2_n_0 ,\ret_V_10_reg_262_reg[27]_i_2_n_1 ,\ret_V_10_reg_262_reg[27]_i_2_n_2 ,\ret_V_10_reg_262_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[27:24]),
        .O(next_mul1_fu_638_p2[27:24]),
        .S(ret_V_10_reg_262[27:24]));
  FDRE \ret_V_10_reg_262_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[28]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[28]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[28]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[28]),
        .Q(\ret_V_10_reg_262_reg[28]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[29]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[29]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[29]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[29]),
        .Q(\ret_V_10_reg_262_reg[29]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[2]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[2]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[2]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[2]),
        .Q(\ret_V_10_reg_262_reg[2]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[30]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[30]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[30]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[30]),
        .Q(\ret_V_10_reg_262_reg[30]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[31]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[31]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[31]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[31]),
        .Q(\ret_V_10_reg_262_reg[31]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[31]_i_2 
       (.CI(\ret_V_10_reg_262_reg[27]_i_2_n_0 ),
        .CO({\NLW_ret_V_10_reg_262_reg[31]_i_2_CO_UNCONNECTED [3],\ret_V_10_reg_262_reg[31]_i_2_n_1 ,\ret_V_10_reg_262_reg[31]_i_2_n_2 ,\ret_V_10_reg_262_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ret_V_10_reg_262[30:28]}),
        .O(next_mul1_fu_638_p2[31:28]),
        .S(ret_V_10_reg_262[31:28]));
  FDRE \ret_V_10_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[3]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[3]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[3]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[3]),
        .Q(\ret_V_10_reg_262_reg[3]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ret_V_10_reg_262_reg[3]_i_2_n_0 ,\ret_V_10_reg_262_reg[3]_i_2_n_1 ,\ret_V_10_reg_262_reg[3]_i_2_n_2 ,\ret_V_10_reg_262_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[3:0]),
        .O(next_mul1_fu_638_p2[3:0]),
        .S({\ret_V_10_reg_262[3]_i_3_n_0 ,\ret_V_10_reg_262[3]_i_4_n_0 ,\ret_V_10_reg_262[3]_i_5_n_0 ,\ret_V_10_reg_262[3]_i_6_n_0 }));
  FDRE \ret_V_10_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[4]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[4]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[4]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[4]),
        .Q(\ret_V_10_reg_262_reg[4]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[5]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[5]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[5]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[5]),
        .Q(\ret_V_10_reg_262_reg[5]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[6]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[6]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[6]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[6]),
        .Q(\ret_V_10_reg_262_reg[6]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[7]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[7]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[7]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[7]),
        .Q(\ret_V_10_reg_262_reg[7]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_10_reg_262_reg[7]_i_2 
       (.CI(\ret_V_10_reg_262_reg[3]_i_2_n_0 ),
        .CO({\ret_V_10_reg_262_reg[7]_i_2_n_0 ,\ret_V_10_reg_262_reg[7]_i_2_n_1 ,\ret_V_10_reg_262_reg[7]_i_2_n_2 ,\ret_V_10_reg_262_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_10_reg_262[7:4]),
        .O(next_mul1_fu_638_p2[7:4]),
        .S({\ret_V_10_reg_262[7]_i_3_n_0 ,\ret_V_10_reg_262[7]_i_4_n_0 ,\ret_V_10_reg_262[7]_i_5_n_0 ,\ret_V_10_reg_262[7]_i_6_n_0 }));
  FDRE \ret_V_10_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[8]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[8]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[8]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[8]),
        .Q(\ret_V_10_reg_262_reg[8]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_10_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm122_out),
        .D(\ret_V_10_reg_262_reg[9]_i_1_n_0 ),
        .Q(ret_V_10_reg_262[9]),
        .R(i_op_assign_reg_251));
  FDRE \ret_V_10_reg_262_reg[9]_i_1 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(next_mul1_fu_638_p2[9]),
        .Q(\ret_V_10_reg_262_reg[9]_i_1_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[3]_i_3 
       (.I0(ret_V_11_reg_351[3]),
        .I1(rhs_V_2_cast1_reg_1206[3]),
        .O(\ret_V_11_reg_351[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[3]_i_4 
       (.I0(ret_V_11_reg_351[2]),
        .I1(rhs_V_2_cast1_reg_1206[2]),
        .O(\ret_V_11_reg_351[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[3]_i_5 
       (.I0(ret_V_11_reg_351[1]),
        .I1(rhs_V_2_cast1_reg_1206[1]),
        .O(\ret_V_11_reg_351[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[3]_i_6 
       (.I0(ret_V_11_reg_351[0]),
        .I1(rhs_V_2_cast1_reg_1206[0]),
        .O(\ret_V_11_reg_351[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[7]_i_3 
       (.I0(ret_V_11_reg_351[7]),
        .I1(rhs_V_2_cast1_reg_1206[7]),
        .O(\ret_V_11_reg_351[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[7]_i_4 
       (.I0(ret_V_11_reg_351[6]),
        .I1(rhs_V_2_cast1_reg_1206[6]),
        .O(\ret_V_11_reg_351[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[7]_i_5 
       (.I0(ret_V_11_reg_351[5]),
        .I1(rhs_V_2_cast1_reg_1206[5]),
        .O(\ret_V_11_reg_351[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_11_reg_351[7]_i_6 
       (.I0(ret_V_11_reg_351[4]),
        .I1(rhs_V_2_cast1_reg_1206[4]),
        .O(\ret_V_11_reg_351[7]_i_6_n_0 ));
  FDRE \ret_V_11_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[0]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[0]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[0]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[0]),
        .Q(\ret_V_11_reg_351_reg[0]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[10]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[10]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[10]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[10]),
        .Q(\ret_V_11_reg_351_reg[10]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[11]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[11]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[11]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[11]),
        .Q(\ret_V_11_reg_351_reg[11]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_11_reg_351_reg[11]_i_2 
       (.CI(\ret_V_11_reg_351_reg[7]_i_2_n_0 ),
        .CO({\ret_V_11_reg_351_reg[11]_i_2_n_0 ,\ret_V_11_reg_351_reg[11]_i_2_n_1 ,\ret_V_11_reg_351_reg[11]_i_2_n_2 ,\ret_V_11_reg_351_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_11_reg_351[11:8]),
        .O(next_mul4_fu_787_p2[11:8]),
        .S(ret_V_11_reg_351[11:8]));
  FDRE \ret_V_11_reg_351_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[12]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[12]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[12]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[12]),
        .Q(\ret_V_11_reg_351_reg[12]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[13]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[13]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[13]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[13]),
        .Q(\ret_V_11_reg_351_reg[13]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[14]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[14]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[14]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[14]),
        .Q(\ret_V_11_reg_351_reg[14]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[15]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[15]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[15]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[15]),
        .Q(\ret_V_11_reg_351_reg[15]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_11_reg_351_reg[15]_i_2 
       (.CI(\ret_V_11_reg_351_reg[11]_i_2_n_0 ),
        .CO({\ret_V_11_reg_351_reg[15]_i_2_n_0 ,\ret_V_11_reg_351_reg[15]_i_2_n_1 ,\ret_V_11_reg_351_reg[15]_i_2_n_2 ,\ret_V_11_reg_351_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_11_reg_351[15:12]),
        .O(next_mul4_fu_787_p2[15:12]),
        .S(ret_V_11_reg_351[15:12]));
  FDRE \ret_V_11_reg_351_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[16]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[16]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[16]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[16]),
        .Q(\ret_V_11_reg_351_reg[16]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[17]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[17]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[17]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[17]),
        .Q(\ret_V_11_reg_351_reg[17]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[18]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[18]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[18]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[18]),
        .Q(\ret_V_11_reg_351_reg[18]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[19]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[19]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[19]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[19]),
        .Q(\ret_V_11_reg_351_reg[19]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_11_reg_351_reg[19]_i_2 
       (.CI(\ret_V_11_reg_351_reg[15]_i_2_n_0 ),
        .CO({\ret_V_11_reg_351_reg[19]_i_2_n_0 ,\ret_V_11_reg_351_reg[19]_i_2_n_1 ,\ret_V_11_reg_351_reg[19]_i_2_n_2 ,\ret_V_11_reg_351_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_11_reg_351[19:16]),
        .O(next_mul4_fu_787_p2[19:16]),
        .S(ret_V_11_reg_351[19:16]));
  FDRE \ret_V_11_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[1]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[1]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[1]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[1]),
        .Q(\ret_V_11_reg_351_reg[1]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[20]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[20]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[20]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[20]),
        .Q(\ret_V_11_reg_351_reg[20]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[21]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[21]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[21]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[21]),
        .Q(\ret_V_11_reg_351_reg[21]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[22]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[22]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[22]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[22]),
        .Q(\ret_V_11_reg_351_reg[22]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[23]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[23]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[23]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[23]),
        .Q(\ret_V_11_reg_351_reg[23]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_11_reg_351_reg[23]_i_2 
       (.CI(\ret_V_11_reg_351_reg[19]_i_2_n_0 ),
        .CO({\NLW_ret_V_11_reg_351_reg[23]_i_2_CO_UNCONNECTED [3],\ret_V_11_reg_351_reg[23]_i_2_n_1 ,\ret_V_11_reg_351_reg[23]_i_2_n_2 ,\ret_V_11_reg_351_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ret_V_11_reg_351[22:20]}),
        .O(next_mul4_fu_787_p2[23:20]),
        .S(ret_V_11_reg_351[23:20]));
  FDRE \ret_V_11_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[2]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[2]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[2]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[2]),
        .Q(\ret_V_11_reg_351_reg[2]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[3]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[3]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[3]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[3]),
        .Q(\ret_V_11_reg_351_reg[3]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_11_reg_351_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\ret_V_11_reg_351_reg[3]_i_2_n_0 ,\ret_V_11_reg_351_reg[3]_i_2_n_1 ,\ret_V_11_reg_351_reg[3]_i_2_n_2 ,\ret_V_11_reg_351_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_11_reg_351[3:0]),
        .O(next_mul4_fu_787_p2[3:0]),
        .S({\ret_V_11_reg_351[3]_i_3_n_0 ,\ret_V_11_reg_351[3]_i_4_n_0 ,\ret_V_11_reg_351[3]_i_5_n_0 ,\ret_V_11_reg_351[3]_i_6_n_0 }));
  FDRE \ret_V_11_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[4]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[4]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[4]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[4]),
        .Q(\ret_V_11_reg_351_reg[4]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[5]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[5]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[5]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[5]),
        .Q(\ret_V_11_reg_351_reg[5]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[6]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[6]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[6]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[6]),
        .Q(\ret_V_11_reg_351_reg[6]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[7]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[7]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[7]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[7]),
        .Q(\ret_V_11_reg_351_reg[7]_i_1_n_0 ),
        .R(1'b0));
  CARRY4 \ret_V_11_reg_351_reg[7]_i_2 
       (.CI(\ret_V_11_reg_351_reg[3]_i_2_n_0 ),
        .CO({\ret_V_11_reg_351_reg[7]_i_2_n_0 ,\ret_V_11_reg_351_reg[7]_i_2_n_1 ,\ret_V_11_reg_351_reg[7]_i_2_n_2 ,\ret_V_11_reg_351_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_V_11_reg_351[7:4]),
        .O(next_mul4_fu_787_p2[7:4]),
        .S({\ret_V_11_reg_351[7]_i_3_n_0 ,\ret_V_11_reg_351[7]_i_4_n_0 ,\ret_V_11_reg_351[7]_i_5_n_0 ,\ret_V_11_reg_351[7]_i_6_n_0 }));
  FDRE \ret_V_11_reg_351_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[8]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[8]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[8]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[8]),
        .Q(\ret_V_11_reg_351_reg[8]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_11_reg_351_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(\ret_V_11_reg_351_reg[9]_i_1_n_0 ),
        .Q(ret_V_11_reg_351[9]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_11_reg_351_reg[9]_i_1 
       (.C(ap_clk),
        .CE(ap_block_state23_io),
        .D(next_mul4_fu_787_p2[9]),
        .Q(\ret_V_11_reg_351_reg[9]_i_1_n_0 ),
        .R(1'b0));
  FDRE \ret_V_12_reg_385_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[0]),
        .Q(ret_V_12_reg_385[0]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[10]),
        .Q(ret_V_12_reg_385[10]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[11]),
        .Q(ret_V_12_reg_385[11]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[12]),
        .Q(ret_V_12_reg_385[12]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[13]),
        .Q(ret_V_12_reg_385[13]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[14]),
        .Q(ret_V_12_reg_385[14]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[15]),
        .Q(ret_V_12_reg_385[15]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[1]),
        .Q(ret_V_12_reg_385[1]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[2]),
        .Q(ret_V_12_reg_385[2]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[3]),
        .Q(ret_V_12_reg_385[3]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[4]),
        .Q(ret_V_12_reg_385[4]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[5]),
        .Q(ret_V_12_reg_385[5]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[6]),
        .Q(ret_V_12_reg_385[6]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[7]),
        .Q(ret_V_12_reg_385[7]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[8]),
        .Q(ret_V_12_reg_385[8]),
        .R(i_op_assign_2_reg_374));
  FDRE \ret_V_12_reg_385_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm115_out),
        .D(next_mul_reg_1345[9]),
        .Q(ret_V_12_reg_385[9]),
        .R(i_op_assign_2_reg_374));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_3_fu_681_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ret_V_10_reg_262_reg[16]_i_1_n_0 ,\ret_V_10_reg_262_reg[15]_i_1_n_0 ,\ret_V_10_reg_262_reg[14]_i_1_n_0 ,\ret_V_10_reg_262_reg[13]_i_1_n_0 ,\ret_V_10_reg_262_reg[12]_i_1_n_0 ,\ret_V_10_reg_262_reg[11]_i_1_n_0 ,\ret_V_10_reg_262_reg[10]_i_1_n_0 ,\ret_V_10_reg_262_reg[9]_i_1_n_0 ,\ret_V_10_reg_262_reg[8]_i_1_n_0 ,\ret_V_10_reg_262_reg[7]_i_1_n_0 ,\ret_V_10_reg_262_reg[6]_i_1_n_0 ,\ret_V_10_reg_262_reg[5]_i_1_n_0 ,\ret_V_10_reg_262_reg[4]_i_1_n_0 ,\ret_V_10_reg_262_reg[3]_i_1_n_0 ,\ret_V_10_reg_262_reg[2]_i_1_n_0 ,\ret_V_10_reg_262_reg[1]_i_1_n_0 ,\ret_V_10_reg_262_reg[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_3_fu_681_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rhs_V_fu_479_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_3_fu_681_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_3_fu_681_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_3_fu_681_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm122_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_3_fu_681_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_3_fu_681_p2_OVERFLOW_UNCONNECTED),
        .P({ret_V_3_fu_681_p2_n_58,ret_V_3_fu_681_p2_n_59,ret_V_3_fu_681_p2_n_60,ret_V_3_fu_681_p2_n_61,ret_V_3_fu_681_p2_n_62,ret_V_3_fu_681_p2_n_63,ret_V_3_fu_681_p2_n_64,ret_V_3_fu_681_p2_n_65,ret_V_3_fu_681_p2_n_66,ret_V_3_fu_681_p2_n_67,ret_V_3_fu_681_p2_n_68,ret_V_3_fu_681_p2_n_69,ret_V_3_fu_681_p2_n_70,ret_V_3_fu_681_p2_n_71,ret_V_3_fu_681_p2_n_72,ret_V_3_fu_681_p2_n_73,ret_V_3_fu_681_p2_n_74,ret_V_3_fu_681_p2_n_75,ret_V_3_fu_681_p2_n_76,ret_V_3_fu_681_p2_n_77,ret_V_3_fu_681_p2_n_78,ret_V_3_fu_681_p2_n_79,ret_V_3_fu_681_p2_n_80,ret_V_3_fu_681_p2_n_81,ret_V_3_fu_681_p2_n_82,ret_V_3_fu_681_p2_n_83,ret_V_3_fu_681_p2_n_84,ret_V_3_fu_681_p2_n_85,ret_V_3_fu_681_p2_n_86,ret_V_3_fu_681_p2_n_87,ret_V_3_fu_681_p2_n_88,ret_V_3_fu_681_p2_n_89,ret_V_3_fu_681_p2_n_90,ret_V_3_fu_681_p2_n_91,ret_V_3_fu_681_p2_n_92,ret_V_3_fu_681_p2_n_93,ret_V_3_fu_681_p2_n_94,ret_V_3_fu_681_p2_n_95,ret_V_3_fu_681_p2_n_96,ret_V_3_fu_681_p2_n_97,ret_V_3_fu_681_p2_n_98,ret_V_3_fu_681_p2_n_99,ret_V_3_fu_681_p2_n_100,ret_V_3_fu_681_p2_n_101,ret_V_3_fu_681_p2_n_102,ret_V_3_fu_681_p2_n_103,ret_V_3_fu_681_p2_n_104,ret_V_3_fu_681_p2_n_105}),
        .PATTERNBDETECT(NLW_ret_V_3_fu_681_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_3_fu_681_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ret_V_3_fu_681_p2_n_106,ret_V_3_fu_681_p2_n_107,ret_V_3_fu_681_p2_n_108,ret_V_3_fu_681_p2_n_109,ret_V_3_fu_681_p2_n_110,ret_V_3_fu_681_p2_n_111,ret_V_3_fu_681_p2_n_112,ret_V_3_fu_681_p2_n_113,ret_V_3_fu_681_p2_n_114,ret_V_3_fu_681_p2_n_115,ret_V_3_fu_681_p2_n_116,ret_V_3_fu_681_p2_n_117,ret_V_3_fu_681_p2_n_118,ret_V_3_fu_681_p2_n_119,ret_V_3_fu_681_p2_n_120,ret_V_3_fu_681_p2_n_121,ret_V_3_fu_681_p2_n_122,ret_V_3_fu_681_p2_n_123,ret_V_3_fu_681_p2_n_124,ret_V_3_fu_681_p2_n_125,ret_V_3_fu_681_p2_n_126,ret_V_3_fu_681_p2_n_127,ret_V_3_fu_681_p2_n_128,ret_V_3_fu_681_p2_n_129,ret_V_3_fu_681_p2_n_130,ret_V_3_fu_681_p2_n_131,ret_V_3_fu_681_p2_n_132,ret_V_3_fu_681_p2_n_133,ret_V_3_fu_681_p2_n_134,ret_V_3_fu_681_p2_n_135,ret_V_3_fu_681_p2_n_136,ret_V_3_fu_681_p2_n_137,ret_V_3_fu_681_p2_n_138,ret_V_3_fu_681_p2_n_139,ret_V_3_fu_681_p2_n_140,ret_V_3_fu_681_p2_n_141,ret_V_3_fu_681_p2_n_142,ret_V_3_fu_681_p2_n_143,ret_V_3_fu_681_p2_n_144,ret_V_3_fu_681_p2_n_145,ret_V_3_fu_681_p2_n_146,ret_V_3_fu_681_p2_n_147,ret_V_3_fu_681_p2_n_148,ret_V_3_fu_681_p2_n_149,ret_V_3_fu_681_p2_n_150,ret_V_3_fu_681_p2_n_151,ret_V_3_fu_681_p2_n_152,ret_V_3_fu_681_p2_n_153}),
        .RSTA(i_op_assign_reg_251),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_3_fu_681_p2_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_3_reg_1255_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ret_V_10_reg_262_reg[31]_i_1_n_0 ,\ret_V_10_reg_262_reg[30]_i_1_n_0 ,\ret_V_10_reg_262_reg[29]_i_1_n_0 ,\ret_V_10_reg_262_reg[28]_i_1_n_0 ,\ret_V_10_reg_262_reg[27]_i_1_n_0 ,\ret_V_10_reg_262_reg[26]_i_1_n_0 ,\ret_V_10_reg_262_reg[25]_i_1_n_0 ,\ret_V_10_reg_262_reg[24]_i_1_n_0 ,\ret_V_10_reg_262_reg[23]_i_1_n_0 ,\ret_V_10_reg_262_reg[22]_i_1_n_0 ,\ret_V_10_reg_262_reg[21]_i_1_n_0 ,\ret_V_10_reg_262_reg[20]_i_1_n_0 ,\ret_V_10_reg_262_reg[19]_i_1_n_0 ,\ret_V_10_reg_262_reg[18]_i_1_n_0 ,\ret_V_10_reg_262_reg[17]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_3_reg_1255_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rhs_V_fu_479_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_3_reg_1255_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_3_reg_1255_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_3_reg_1255_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm122_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[17]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_3_reg_1255_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_3_reg_1255_reg_OVERFLOW_UNCONNECTED),
        .P({ret_V_3_reg_1255_reg_n_58,ret_V_3_reg_1255_reg_n_59,ret_V_3_reg_1255_reg_n_60,ret_V_3_reg_1255_reg_n_61,ret_V_3_reg_1255_reg_n_62,ret_V_3_reg_1255_reg_n_63,ret_V_3_reg_1255_reg_n_64,ret_V_3_reg_1255_reg_n_65,ret_V_3_reg_1255_reg_n_66,ret_V_3_reg_1255_reg_n_67,ret_V_3_reg_1255_reg_n_68,ret_V_3_reg_1255_reg_n_69,ret_V_3_reg_1255_reg_n_70,ret_V_3_reg_1255_reg_n_71,ret_V_3_reg_1255_reg_n_72,ret_V_3_reg_1255_reg_n_73,ret_V_3_reg_1255_reg_n_74,ret_V_3_reg_1255_reg_n_75,ret_V_3_reg_1255_reg_n_76,ret_V_3_reg_1255_reg_n_77,ret_V_3_reg_1255_reg_n_78,ret_V_3_reg_1255_reg_n_79,ret_V_3_reg_1255_reg_n_80,ret_V_3_reg_1255_reg_n_81,ret_V_3_reg_1255_reg_n_82,ret_V_3_reg_1255_reg_n_83,ret_V_3_reg_1255_reg_n_84,ret_V_3_reg_1255_reg_n_85,ret_V_3_reg_1255_reg_n_86,ret_V_3_reg_1255_reg_n_87,ret_V_3_reg_1255_reg_n_88,ret_V_3_reg_1255_reg_n_89,ret_V_3_reg_1255_reg_n_90,ret_V_3_reg_1255_reg__1}),
        .PATTERNBDETECT(NLW_ret_V_3_reg_1255_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_3_reg_1255_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({ret_V_3_fu_681_p2_n_106,ret_V_3_fu_681_p2_n_107,ret_V_3_fu_681_p2_n_108,ret_V_3_fu_681_p2_n_109,ret_V_3_fu_681_p2_n_110,ret_V_3_fu_681_p2_n_111,ret_V_3_fu_681_p2_n_112,ret_V_3_fu_681_p2_n_113,ret_V_3_fu_681_p2_n_114,ret_V_3_fu_681_p2_n_115,ret_V_3_fu_681_p2_n_116,ret_V_3_fu_681_p2_n_117,ret_V_3_fu_681_p2_n_118,ret_V_3_fu_681_p2_n_119,ret_V_3_fu_681_p2_n_120,ret_V_3_fu_681_p2_n_121,ret_V_3_fu_681_p2_n_122,ret_V_3_fu_681_p2_n_123,ret_V_3_fu_681_p2_n_124,ret_V_3_fu_681_p2_n_125,ret_V_3_fu_681_p2_n_126,ret_V_3_fu_681_p2_n_127,ret_V_3_fu_681_p2_n_128,ret_V_3_fu_681_p2_n_129,ret_V_3_fu_681_p2_n_130,ret_V_3_fu_681_p2_n_131,ret_V_3_fu_681_p2_n_132,ret_V_3_fu_681_p2_n_133,ret_V_3_fu_681_p2_n_134,ret_V_3_fu_681_p2_n_135,ret_V_3_fu_681_p2_n_136,ret_V_3_fu_681_p2_n_137,ret_V_3_fu_681_p2_n_138,ret_V_3_fu_681_p2_n_139,ret_V_3_fu_681_p2_n_140,ret_V_3_fu_681_p2_n_141,ret_V_3_fu_681_p2_n_142,ret_V_3_fu_681_p2_n_143,ret_V_3_fu_681_p2_n_144,ret_V_3_fu_681_p2_n_145,ret_V_3_fu_681_p2_n_146,ret_V_3_fu_681_p2_n_147,ret_V_3_fu_681_p2_n_148,ret_V_3_fu_681_p2_n_149,ret_V_3_fu_681_p2_n_150,ret_V_3_fu_681_p2_n_151,ret_V_3_fu_681_p2_n_152,ret_V_3_fu_681_p2_n_153}),
        .PCOUT(NLW_ret_V_3_reg_1255_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_op_assign_reg_251),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_3_reg_1255_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_4_fu_689_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_3_fu_681_p2_n_89,ret_V_3_fu_681_p2_n_90,ret_V_3_fu_681_p2_n_91,ret_V_3_fu_681_p2_n_92,ret_V_3_fu_681_p2_n_93,ret_V_3_fu_681_p2_n_94,ret_V_3_fu_681_p2_n_95,ret_V_3_fu_681_p2_n_96,ret_V_3_fu_681_p2_n_97,ret_V_3_fu_681_p2_n_98,ret_V_3_fu_681_p2_n_99,ret_V_3_fu_681_p2_n_100,ret_V_3_fu_681_p2_n_101,ret_V_3_fu_681_p2_n_102,ret_V_3_fu_681_p2_n_103,ret_V_3_fu_681_p2_n_104,ret_V_3_fu_681_p2_n_105}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_4_fu_689_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rhs_V_fu_479_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_4_fu_689_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_4_fu_689_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_4_fu_689_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm[17]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_4_fu_689_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_4_fu_689_p2_OVERFLOW_UNCONNECTED),
        .P({ret_V_4_fu_689_p2_n_58,ret_V_4_fu_689_p2_n_59,ret_V_4_fu_689_p2_n_60,ret_V_4_fu_689_p2_n_61,ret_V_4_fu_689_p2_n_62,ret_V_4_fu_689_p2_n_63,ret_V_4_fu_689_p2_n_64,ret_V_4_fu_689_p2_n_65,ret_V_4_fu_689_p2_n_66,ret_V_4_fu_689_p2_n_67,ret_V_4_fu_689_p2_n_68,ret_V_4_fu_689_p2_n_69,ret_V_4_fu_689_p2_n_70,ret_V_4_fu_689_p2_n_71,ret_V_4_fu_689_p2_n_72,ret_V_4_fu_689_p2_n_73,ret_V_4_fu_689_p2_n_74,ret_V_4_fu_689_p2_n_75,ret_V_4_fu_689_p2_n_76,ret_V_4_fu_689_p2_n_77,ret_V_4_fu_689_p2_n_78,ret_V_4_fu_689_p2_n_79,ret_V_4_fu_689_p2_n_80,ret_V_4_fu_689_p2_n_81,ret_V_4_fu_689_p2_n_82,ret_V_4_fu_689_p2_n_83,ret_V_4_fu_689_p2_n_84,ret_V_4_fu_689_p2_n_85,ret_V_4_fu_689_p2_n_86,ret_V_4_fu_689_p2_n_87,ret_V_4_fu_689_p2_n_88,ret_V_4_fu_689_p2_n_89,ret_V_4_fu_689_p2_n_90,ret_V_4_fu_689_p2_n_91,ret_V_4_fu_689_p2_n_92,ret_V_4_fu_689_p2_n_93,ret_V_4_fu_689_p2_n_94,ret_V_4_fu_689_p2_n_95,ret_V_4_fu_689_p2_n_96,ret_V_4_fu_689_p2_n_97,ret_V_4_fu_689_p2_n_98,ret_V_4_fu_689_p2_n_99,ret_V_4_fu_689_p2_n_100,ret_V_4_fu_689_p2_n_101,ret_V_4_fu_689_p2_n_102,ret_V_4_fu_689_p2_n_103,ret_V_4_fu_689_p2_n_104,ret_V_4_fu_689_p2_n_105}),
        .PATTERNBDETECT(NLW_ret_V_4_fu_689_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_4_fu_689_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({ret_V_4_fu_689_p2_n_106,ret_V_4_fu_689_p2_n_107,ret_V_4_fu_689_p2_n_108,ret_V_4_fu_689_p2_n_109,ret_V_4_fu_689_p2_n_110,ret_V_4_fu_689_p2_n_111,ret_V_4_fu_689_p2_n_112,ret_V_4_fu_689_p2_n_113,ret_V_4_fu_689_p2_n_114,ret_V_4_fu_689_p2_n_115,ret_V_4_fu_689_p2_n_116,ret_V_4_fu_689_p2_n_117,ret_V_4_fu_689_p2_n_118,ret_V_4_fu_689_p2_n_119,ret_V_4_fu_689_p2_n_120,ret_V_4_fu_689_p2_n_121,ret_V_4_fu_689_p2_n_122,ret_V_4_fu_689_p2_n_123,ret_V_4_fu_689_p2_n_124,ret_V_4_fu_689_p2_n_125,ret_V_4_fu_689_p2_n_126,ret_V_4_fu_689_p2_n_127,ret_V_4_fu_689_p2_n_128,ret_V_4_fu_689_p2_n_129,ret_V_4_fu_689_p2_n_130,ret_V_4_fu_689_p2_n_131,ret_V_4_fu_689_p2_n_132,ret_V_4_fu_689_p2_n_133,ret_V_4_fu_689_p2_n_134,ret_V_4_fu_689_p2_n_135,ret_V_4_fu_689_p2_n_136,ret_V_4_fu_689_p2_n_137,ret_V_4_fu_689_p2_n_138,ret_V_4_fu_689_p2_n_139,ret_V_4_fu_689_p2_n_140,ret_V_4_fu_689_p2_n_141,ret_V_4_fu_689_p2_n_142,ret_V_4_fu_689_p2_n_143,ret_V_4_fu_689_p2_n_144,ret_V_4_fu_689_p2_n_145,ret_V_4_fu_689_p2_n_146,ret_V_4_fu_689_p2_n_147,ret_V_4_fu_689_p2_n_148,ret_V_4_fu_689_p2_n_149,ret_V_4_fu_689_p2_n_150,ret_V_4_fu_689_p2_n_151,ret_V_4_fu_689_p2_n_152,ret_V_4_fu_689_p2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_4_fu_689_p2_UNDERFLOW_UNCONNECTED));
  FDRE \ret_V_4_reg_1260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_105),
        .Q(ret_V_4_reg_1260_reg__1[0]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_95),
        .Q(ret_V_4_reg_1260_reg__1[10]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_94),
        .Q(ret_V_4_reg_1260_reg__1[11]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_93),
        .Q(ret_V_4_reg_1260_reg__1[12]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_92),
        .Q(ret_V_4_reg_1260_reg__1[13]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_91),
        .Q(ret_V_4_reg_1260_reg__1[14]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_90),
        .Q(ret_V_4_reg_1260_reg__1[15]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_89),
        .Q(ret_V_4_reg_1260_reg__1[16]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_104),
        .Q(ret_V_4_reg_1260_reg__1[1]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_103),
        .Q(ret_V_4_reg_1260_reg__1[2]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_102),
        .Q(ret_V_4_reg_1260_reg__1[3]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_101),
        .Q(ret_V_4_reg_1260_reg__1[4]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_100),
        .Q(ret_V_4_reg_1260_reg__1[5]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_99),
        .Q(ret_V_4_reg_1260_reg__1[6]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_98),
        .Q(ret_V_4_reg_1260_reg__1[7]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_97),
        .Q(ret_V_4_reg_1260_reg__1[8]),
        .R(1'b0));
  FDRE \ret_V_4_reg_1260_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(ret_V_4_fu_689_p2_n_96),
        .Q(ret_V_4_reg_1260_reg__1[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_4_reg_1260_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ret_V_3_reg_1255_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_4_reg_1260_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rhs_V_fu_479_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_4_reg_1260_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_4_reg_1260_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_4_reg_1260_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state18),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_4_reg_1260_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_4_reg_1260_reg__0_OVERFLOW_UNCONNECTED),
        .P({ret_V_4_reg_1260_reg__0_n_58,ret_V_4_reg_1260_reg__0_n_59,ret_V_4_reg_1260_reg__0_n_60,ret_V_4_reg_1260_reg__0_n_61,ret_V_4_reg_1260_reg__0_n_62,ret_V_4_reg_1260_reg__0_n_63,ret_V_4_reg_1260_reg__0_n_64,ret_V_4_reg_1260_reg__0_n_65,ret_V_4_reg_1260_reg__0_n_66,ret_V_4_reg_1260_reg__0_n_67,ret_V_4_reg_1260_reg__0_n_68,ret_V_4_reg_1260_reg__0_n_69,ret_V_4_reg_1260_reg__0_n_70,ret_V_4_reg_1260_reg__0_n_71,ret_V_4_reg_1260_reg__0_n_72,ret_V_4_reg_1260_reg__0_n_73,ret_V_4_reg_1260_reg__0_n_74,ret_V_4_reg_1260_reg__0_n_75,ret_V_4_reg_1260_reg__0_n_76,ret_V_4_reg_1260_reg__0_n_77,ret_V_4_reg_1260_reg__0_n_78,ret_V_4_reg_1260_reg__0_n_79,ret_V_4_reg_1260_reg__0_n_80,ret_V_4_reg_1260_reg__0_n_81,ret_V_4_reg_1260_reg__0_n_82,ret_V_4_reg_1260_reg__0_n_83,ret_V_4_reg_1260_reg__0_n_84,ret_V_4_reg_1260_reg__0_n_85,ret_V_4_reg_1260_reg__0_n_86,ret_V_4_reg_1260_reg__0_n_87,ret_V_4_reg_1260_reg__0_n_88,ret_V_4_reg_1260_reg__0_n_89,ret_V_4_reg_1260_reg__0_n_90,ret_V_4_reg_1260_reg__1[31:17]}),
        .PATTERNBDETECT(NLW_ret_V_4_reg_1260_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_4_reg_1260_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({ret_V_4_fu_689_p2_n_106,ret_V_4_fu_689_p2_n_107,ret_V_4_fu_689_p2_n_108,ret_V_4_fu_689_p2_n_109,ret_V_4_fu_689_p2_n_110,ret_V_4_fu_689_p2_n_111,ret_V_4_fu_689_p2_n_112,ret_V_4_fu_689_p2_n_113,ret_V_4_fu_689_p2_n_114,ret_V_4_fu_689_p2_n_115,ret_V_4_fu_689_p2_n_116,ret_V_4_fu_689_p2_n_117,ret_V_4_fu_689_p2_n_118,ret_V_4_fu_689_p2_n_119,ret_V_4_fu_689_p2_n_120,ret_V_4_fu_689_p2_n_121,ret_V_4_fu_689_p2_n_122,ret_V_4_fu_689_p2_n_123,ret_V_4_fu_689_p2_n_124,ret_V_4_fu_689_p2_n_125,ret_V_4_fu_689_p2_n_126,ret_V_4_fu_689_p2_n_127,ret_V_4_fu_689_p2_n_128,ret_V_4_fu_689_p2_n_129,ret_V_4_fu_689_p2_n_130,ret_V_4_fu_689_p2_n_131,ret_V_4_fu_689_p2_n_132,ret_V_4_fu_689_p2_n_133,ret_V_4_fu_689_p2_n_134,ret_V_4_fu_689_p2_n_135,ret_V_4_fu_689_p2_n_136,ret_V_4_fu_689_p2_n_137,ret_V_4_fu_689_p2_n_138,ret_V_4_fu_689_p2_n_139,ret_V_4_fu_689_p2_n_140,ret_V_4_fu_689_p2_n_141,ret_V_4_fu_689_p2_n_142,ret_V_4_fu_689_p2_n_143,ret_V_4_fu_689_p2_n_144,ret_V_4_fu_689_p2_n_145,ret_V_4_fu_689_p2_n_146,ret_V_4_fu_689_p2_n_147,ret_V_4_fu_689_p2_n_148,ret_V_4_fu_689_p2_n_149,ret_V_4_fu_689_p2_n_150,ret_V_4_fu_689_p2_n_151,ret_V_4_fu_689_p2_n_152,ret_V_4_fu_689_p2_n_153}),
        .PCOUT(NLW_ret_V_4_reg_1260_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_4_reg_1260_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \ret_V_5_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[0]),
        .Q(ret_V_5_reg_340[0]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[10]),
        .Q(ret_V_5_reg_340[10]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[11]),
        .Q(ret_V_5_reg_340[11]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[12]),
        .Q(ret_V_5_reg_340[12]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[13]),
        .Q(ret_V_5_reg_340[13]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[14]),
        .Q(ret_V_5_reg_340[14]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[15]),
        .Q(ret_V_5_reg_340[15]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[16]),
        .Q(ret_V_5_reg_340[16]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[17]),
        .Q(ret_V_5_reg_340[17]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[18]),
        .Q(ret_V_5_reg_340[18]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[19]),
        .Q(ret_V_5_reg_340[19]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[1]),
        .Q(ret_V_5_reg_340[1]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[20]),
        .Q(ret_V_5_reg_340[20]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[21]),
        .Q(ret_V_5_reg_340[21]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[22]),
        .Q(ret_V_5_reg_340[22]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[23]),
        .Q(ret_V_5_reg_340[23]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[2]),
        .Q(ret_V_5_reg_340[2]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[3]),
        .Q(ret_V_5_reg_340[3]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[4]),
        .Q(ret_V_5_reg_340[4]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[5]),
        .Q(ret_V_5_reg_340[5]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[6]),
        .Q(ret_V_5_reg_340[6]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[7]),
        .Q(ret_V_5_reg_340[7]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[8]),
        .Q(ret_V_5_reg_340[8]),
        .R(i_op_assign_1_reg_329));
  FDRE \ret_V_5_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm116_out),
        .D(next_mul5_reg_1322[9]),
        .Q(ret_V_5_reg_340[9]),
        .R(i_op_assign_1_reg_329));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_V_s_reg_1367_reg
       (.A({p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,p_0_in,\tmp_13_reg_1358_reg[0]_i_2_n_5 ,\tmp_13_reg_1358_reg[0]_i_2_n_6 ,\tmp_13_reg_1358_reg[0]_i_2_n_7 ,ret_V_s_reg_1367_reg_i_1_n_4,ret_V_s_reg_1367_reg_i_1_n_5,ret_V_s_reg_1367_reg_i_1_n_6,ret_V_s_reg_1367_reg_i_1_n_7,ret_V_s_reg_1367_reg_i_2_n_4,ret_V_s_reg_1367_reg_i_2_n_5,ret_V_s_reg_1367_reg_i_2_n_6,ret_V_s_reg_1367_reg_i_2_n_7,ret_V_s_reg_1367_reg_i_3_n_4,ret_V_s_reg_1367_reg_i_3_n_5,ret_V_s_reg_1367_reg_i_3_n_6,ret_V_s_reg_1367_reg_i_3_n_7,ret_V_s_reg_1367_reg_i_4_n_4,ret_V_s_reg_1367_reg_i_4_n_5,ret_V_s_reg_1367_reg_i_4_n_6,ret_V_s_reg_1367_reg_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_V_s_reg_1367_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lhs_V_fu_475_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_V_s_reg_1367_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lhs_V_7_cast_reg_1335_reg_n_74,lhs_V_7_cast_reg_1335_reg_n_75,lhs_V_7_cast_reg_1335_reg_n_76,lhs_V_7_cast_reg_1335_reg_n_77,lhs_V_7_cast_reg_1335_reg_n_78,lhs_V_7_cast_reg_1335_reg_n_79,lhs_V_7_cast_reg_1335_reg_n_80,lhs_V_7_cast_reg_1335_reg_n_81,lhs_V_7_cast_reg_1335_reg_n_82,lhs_V_7_cast_reg_1335_reg_n_83,lhs_V_7_cast_reg_1335_reg_n_84,lhs_V_7_cast_reg_1335_reg_n_85,lhs_V_7_cast_reg_1335_reg_n_86,lhs_V_7_cast_reg_1335_reg_n_87,lhs_V_7_cast_reg_1335_reg_n_88,lhs_V_7_cast_reg_1335_reg_n_89,lhs_V_7_cast_reg_1335_reg_n_90,lhs_V_7_cast_reg_1335_reg_n_91,lhs_V_7_cast_reg_1335_reg_n_92,lhs_V_7_cast_reg_1335_reg_n_93,lhs_V_7_cast_reg_1335_reg_n_94,lhs_V_7_cast_reg_1335_reg_n_95,lhs_V_7_cast_reg_1335_reg_n_96,lhs_V_7_cast_reg_1335_reg_n_97,lhs_V_7_cast_reg_1335_reg_n_98,lhs_V_7_cast_reg_1335_reg_n_99,lhs_V_7_cast_reg_1335_reg_n_100,lhs_V_7_cast_reg_1335_reg_n_101,lhs_V_7_cast_reg_1335_reg_n_102,lhs_V_7_cast_reg_1335_reg_n_103,lhs_V_7_cast_reg_1335_reg_n_104,lhs_V_7_cast_reg_1335_reg_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_V_s_reg_1367_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_V_s_reg_1367_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(i_op_assign_3_reg_4090),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_V_s_reg_1367_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_V_s_reg_1367_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ret_V_s_reg_1367_reg_P_UNCONNECTED[47:33],ret_V_s_reg_1367_reg_n_73,ret_V_s_reg_1367_reg_n_74,ret_V_s_reg_1367_reg_n_75,ret_V_s_reg_1367_reg_n_76,ret_V_s_reg_1367_reg_n_77,ret_V_s_reg_1367_reg_n_78,ret_V_s_reg_1367_reg_n_79,ret_V_s_reg_1367_reg_n_80,ret_V_s_reg_1367_reg_n_81,ret_V_s_reg_1367_reg_n_82,ret_V_s_reg_1367_reg_n_83,ret_V_s_reg_1367_reg_n_84,ret_V_s_reg_1367_reg_n_85,ret_V_s_reg_1367_reg_n_86,ret_V_s_reg_1367_reg_n_87,ret_V_s_reg_1367_reg_n_88,ret_V_s_reg_1367_reg_n_89,ret_V_s_reg_1367_reg_n_90,ret_V_s_reg_1367_reg_n_91,ret_V_s_reg_1367_reg_n_92,ret_V_s_reg_1367_reg_n_93,ret_V_s_reg_1367_reg_n_94,ret_V_s_reg_1367_reg_n_95,ret_V_s_reg_1367_reg_n_96,ret_V_s_reg_1367_reg_n_97,ret_V_s_reg_1367_reg_n_98,ret_V_s_reg_1367_reg_n_99,ret_V_s_reg_1367_reg_n_100,ret_V_s_reg_1367_reg_n_101,ret_V_s_reg_1367_reg_n_102,ret_V_s_reg_1367_reg_n_103,ret_V_s_reg_1367_reg_n_104,ret_V_s_reg_1367_reg_n_105}),
        .PATTERNBDETECT(NLW_ret_V_s_reg_1367_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_V_s_reg_1367_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ret_V_s_reg_1367_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_V_s_reg_1367_reg_UNDERFLOW_UNCONNECTED));
  CARRY4 ret_V_s_reg_1367_reg_i_1
       (.CI(ret_V_s_reg_1367_reg_i_2_n_0),
        .CO({ret_V_s_reg_1367_reg_i_1_n_0,ret_V_s_reg_1367_reg_i_1_n_1,ret_V_s_reg_1367_reg_i_1_n_2,ret_V_s_reg_1367_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ret_V_s_reg_1367_reg_i_1_n_4,ret_V_s_reg_1367_reg_i_1_n_5,ret_V_s_reg_1367_reg_i_1_n_6,ret_V_s_reg_1367_reg_i_1_n_7}),
        .S(tmp_4_reg_1294[15:12]));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_10
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[2] ),
        .I1(tmp_4_reg_1294[2]),
        .O(ret_V_s_reg_1367_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_11
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[1] ),
        .I1(tmp_4_reg_1294[1]),
        .O(ret_V_s_reg_1367_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_12
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[0] ),
        .I1(tmp_4_reg_1294[0]),
        .O(ret_V_s_reg_1367_reg_i_12_n_0));
  CARRY4 ret_V_s_reg_1367_reg_i_2
       (.CI(ret_V_s_reg_1367_reg_i_3_n_0),
        .CO({ret_V_s_reg_1367_reg_i_2_n_0,ret_V_s_reg_1367_reg_i_2_n_1,ret_V_s_reg_1367_reg_i_2_n_2,ret_V_s_reg_1367_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ret_V_s_reg_1367_reg_i_2_n_4,ret_V_s_reg_1367_reg_i_2_n_5,ret_V_s_reg_1367_reg_i_2_n_6,ret_V_s_reg_1367_reg_i_2_n_7}),
        .S(tmp_4_reg_1294[11:8]));
  CARRY4 ret_V_s_reg_1367_reg_i_3
       (.CI(ret_V_s_reg_1367_reg_i_4_n_0),
        .CO({ret_V_s_reg_1367_reg_i_3_n_0,ret_V_s_reg_1367_reg_i_3_n_1,ret_V_s_reg_1367_reg_i_3_n_2,ret_V_s_reg_1367_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\i_op_assign_2_reg_374_reg_n_0_[7] ,\i_op_assign_2_reg_374_reg_n_0_[6] ,\i_op_assign_2_reg_374_reg_n_0_[5] ,\i_op_assign_2_reg_374_reg_n_0_[4] }),
        .O({ret_V_s_reg_1367_reg_i_3_n_4,ret_V_s_reg_1367_reg_i_3_n_5,ret_V_s_reg_1367_reg_i_3_n_6,ret_V_s_reg_1367_reg_i_3_n_7}),
        .S({ret_V_s_reg_1367_reg_i_5_n_0,ret_V_s_reg_1367_reg_i_6_n_0,ret_V_s_reg_1367_reg_i_7_n_0,ret_V_s_reg_1367_reg_i_8_n_0}));
  CARRY4 ret_V_s_reg_1367_reg_i_4
       (.CI(1'b0),
        .CO({ret_V_s_reg_1367_reg_i_4_n_0,ret_V_s_reg_1367_reg_i_4_n_1,ret_V_s_reg_1367_reg_i_4_n_2,ret_V_s_reg_1367_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\i_op_assign_2_reg_374_reg_n_0_[3] ,\i_op_assign_2_reg_374_reg_n_0_[2] ,\i_op_assign_2_reg_374_reg_n_0_[1] ,\i_op_assign_2_reg_374_reg_n_0_[0] }),
        .O({ret_V_s_reg_1367_reg_i_4_n_4,ret_V_s_reg_1367_reg_i_4_n_5,ret_V_s_reg_1367_reg_i_4_n_6,ret_V_s_reg_1367_reg_i_4_n_7}),
        .S({ret_V_s_reg_1367_reg_i_9_n_0,ret_V_s_reg_1367_reg_i_10_n_0,ret_V_s_reg_1367_reg_i_11_n_0,ret_V_s_reg_1367_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_5
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[7] ),
        .I1(tmp_4_reg_1294[7]),
        .O(ret_V_s_reg_1367_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_6
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[6] ),
        .I1(tmp_4_reg_1294[6]),
        .O(ret_V_s_reg_1367_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_7
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[5] ),
        .I1(tmp_4_reg_1294[5]),
        .O(ret_V_s_reg_1367_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_8
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[4] ),
        .I1(tmp_4_reg_1294[4]),
        .O(ret_V_s_reg_1367_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ret_V_s_reg_1367_reg_i_9
       (.I0(\i_op_assign_2_reg_374_reg_n_0_[3] ),
        .I1(tmp_4_reg_1294[3]),
        .O(ret_V_s_reg_1367_reg_i_9_n_0));
  FDRE \rhs_V_8_cast_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[0]),
        .Q(rhs_V_8_cast_reg_1221[0]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[10]),
        .Q(rhs_V_8_cast_reg_1221[10]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[11]),
        .Q(rhs_V_8_cast_reg_1221[11]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[12]),
        .Q(rhs_V_8_cast_reg_1221[12]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[13]),
        .Q(rhs_V_8_cast_reg_1221[13]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[14]),
        .Q(rhs_V_8_cast_reg_1221[14]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[15]),
        .Q(rhs_V_8_cast_reg_1221[15]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[1]),
        .Q(rhs_V_8_cast_reg_1221[1]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[2]),
        .Q(rhs_V_8_cast_reg_1221[2]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[3]),
        .Q(rhs_V_8_cast_reg_1221[3]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[4]),
        .Q(rhs_V_8_cast_reg_1221[4]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[5]),
        .Q(rhs_V_8_cast_reg_1221[5]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[6]),
        .Q(rhs_V_8_cast_reg_1221[6]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[7]),
        .Q(rhs_V_8_cast_reg_1221[7]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[8]),
        .Q(rhs_V_8_cast_reg_1221[8]),
        .R(1'b0));
  FDRE \rhs_V_8_cast_reg_1221_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_channel_V_read_reg_1077[9]),
        .Q(rhs_V_8_cast_reg_1221[9]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[0]),
        .Q(rhs_V_2_cast1_reg_1206[0]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[1]),
        .Q(rhs_V_2_cast1_reg_1206[1]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[2]),
        .Q(rhs_V_2_cast1_reg_1206[2]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[3]),
        .Q(rhs_V_2_cast1_reg_1206[3]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[4]),
        .Q(rhs_V_2_cast1_reg_1206[4]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[5]),
        .Q(rhs_V_2_cast1_reg_1206[5]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[6]),
        .Q(rhs_V_2_cast1_reg_1206[6]),
        .R(1'b0));
  FDRE \rhs_V_9_cast_reg_1196_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(kernel_size_V_read_reg_1061[7]),
        .Q(rhs_V_2_cast1_reg_1206[7]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[0]),
        .Q(stride_V_read_reg_1056[0]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[1]),
        .Q(stride_V_read_reg_1056[1]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[2]),
        .Q(stride_V_read_reg_1056[2]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[3]),
        .Q(stride_V_read_reg_1056[3]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[4]),
        .Q(stride_V_read_reg_1056[4]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[5]),
        .Q(stride_V_read_reg_1056[5]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[6]),
        .Q(stride_V_read_reg_1056[6]),
        .R(1'b0));
  FDRE \stride_V_read_reg_1056_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(tmp_tr4_fu_515_p1[7]),
        .Q(stride_V_read_reg_1056[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp2_reg_1340_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ret_V_11_reg_351_reg[23]_i_1_n_0 ,\ret_V_11_reg_351_reg[22]_i_1_n_0 ,\ret_V_11_reg_351_reg[21]_i_1_n_0 ,\ret_V_11_reg_351_reg[20]_i_1_n_0 ,\ret_V_11_reg_351_reg[19]_i_1_n_0 ,\ret_V_11_reg_351_reg[18]_i_1_n_0 ,\ret_V_11_reg_351_reg[17]_i_1_n_0 ,\ret_V_11_reg_351_reg[16]_i_1_n_0 ,\ret_V_11_reg_351_reg[15]_i_1_n_0 ,\ret_V_11_reg_351_reg[14]_i_1_n_0 ,\ret_V_11_reg_351_reg[13]_i_1_n_0 ,\ret_V_11_reg_351_reg[12]_i_1_n_0 ,\ret_V_11_reg_351_reg[11]_i_1_n_0 ,\ret_V_11_reg_351_reg[10]_i_1_n_0 ,\ret_V_11_reg_351_reg[9]_i_1_n_0 ,\ret_V_11_reg_351_reg[8]_i_1_n_0 ,\ret_V_11_reg_351_reg[7]_i_1_n_0 ,\ret_V_11_reg_351_reg[6]_i_1_n_0 ,\ret_V_11_reg_351_reg[5]_i_1_n_0 ,\ret_V_11_reg_351_reg[4]_i_1_n_0 ,\ret_V_11_reg_351_reg[3]_i_1_n_0 ,\ret_V_11_reg_351_reg[2]_i_1_n_0 ,\ret_V_11_reg_351_reg[1]_i_1_n_0 ,\ret_V_11_reg_351_reg[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp2_reg_1340_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rhs_V_fu_479_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp2_reg_1340_reg_BCOUT_UNCONNECTED[17:0]),
        .C({ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1[31],ret_V_4_reg_1260_reg__1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp2_reg_1340_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp2_reg_1340_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm116_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_519_ap_start),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_1_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp2_reg_1340_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp2_reg_1340_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp2_reg_1340_reg_P_UNCONNECTED[47:32],tmp2_reg_1340_reg_n_74,tmp2_reg_1340_reg_n_75,tmp2_reg_1340_reg_n_76,tmp2_reg_1340_reg_n_77,tmp2_reg_1340_reg_n_78,tmp2_reg_1340_reg_n_79,tmp2_reg_1340_reg_n_80,tmp2_reg_1340_reg_n_81,tmp2_reg_1340_reg_n_82,tmp2_reg_1340_reg_n_83,tmp2_reg_1340_reg_n_84,tmp2_reg_1340_reg_n_85,tmp2_reg_1340_reg_n_86,tmp2_reg_1340_reg_n_87,tmp2_reg_1340_reg_n_88,tmp2_reg_1340_reg_n_89,tmp2_reg_1340_reg_n_90,tmp2_reg_1340_reg_n_91,tmp2_reg_1340_reg_n_92,tmp2_reg_1340_reg_n_93,tmp2_reg_1340_reg_n_94,tmp2_reg_1340_reg_n_95,tmp2_reg_1340_reg_n_96,tmp2_reg_1340_reg_n_97,tmp2_reg_1340_reg_n_98,tmp2_reg_1340_reg_n_99,tmp2_reg_1340_reg_n_100,tmp2_reg_1340_reg_n_101,tmp2_reg_1340_reg_n_102,tmp2_reg_1340_reg_n_103,tmp2_reg_1340_reg_n_104,tmp2_reg_1340_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp2_reg_1340_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp2_reg_1340_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp2_reg_1340_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(i_op_assign_1_reg_329),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp2_reg_1340_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[11]_i_2 
       (.I0(phi_mul3_reg_306[11]),
        .O(\tmp_12_reg_1312[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[11]_i_3 
       (.I0(phi_mul3_reg_306[10]),
        .O(\tmp_12_reg_1312[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[11]_i_4 
       (.I0(phi_mul3_reg_306[9]),
        .O(\tmp_12_reg_1312[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[11]_i_5 
       (.I0(phi_mul3_reg_306[8]),
        .O(\tmp_12_reg_1312[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[15]_i_2 
       (.I0(phi_mul3_reg_306[15]),
        .O(\tmp_12_reg_1312[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[15]_i_3 
       (.I0(phi_mul3_reg_306[14]),
        .O(\tmp_12_reg_1312[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[15]_i_4 
       (.I0(phi_mul3_reg_306[13]),
        .O(\tmp_12_reg_1312[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[15]_i_5 
       (.I0(phi_mul3_reg_306[12]),
        .O(\tmp_12_reg_1312[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_12_reg_1312[19]_i_1 
       (.I0(tmp_11_fu_771_p2),
        .I1(ap_CS_fsm_state22),
        .O(ap_NS_fsm119_out));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[19]_i_3 
       (.I0(phi_mul3_reg_306[18]),
        .O(\tmp_12_reg_1312[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[19]_i_4 
       (.I0(phi_mul3_reg_306[17]),
        .O(\tmp_12_reg_1312[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1312[19]_i_5 
       (.I0(phi_mul3_reg_306[16]),
        .O(\tmp_12_reg_1312[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[3]_i_2 
       (.I0(phi_mul3_reg_306[3]),
        .I1(tmp_1_cast_reg_1165_reg__1[3]),
        .O(\tmp_12_reg_1312[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[3]_i_3 
       (.I0(phi_mul3_reg_306[2]),
        .I1(tmp_1_cast_reg_1165_reg__1[2]),
        .O(\tmp_12_reg_1312[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[3]_i_4 
       (.I0(phi_mul3_reg_306[1]),
        .I1(tmp_1_cast_reg_1165_reg__1[1]),
        .O(\tmp_12_reg_1312[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[3]_i_5 
       (.I0(phi_mul3_reg_306[0]),
        .I1(tmp_1_cast_reg_1165_reg__1[0]),
        .O(\tmp_12_reg_1312[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[7]_i_2 
       (.I0(phi_mul3_reg_306[7]),
        .I1(tmp_1_cast_reg_1165_reg__1[7]),
        .O(\tmp_12_reg_1312[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[7]_i_3 
       (.I0(phi_mul3_reg_306[6]),
        .I1(tmp_1_cast_reg_1165_reg__1[6]),
        .O(\tmp_12_reg_1312[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[7]_i_4 
       (.I0(phi_mul3_reg_306[5]),
        .I1(tmp_1_cast_reg_1165_reg__1[5]),
        .O(\tmp_12_reg_1312[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_12_reg_1312[7]_i_5 
       (.I0(phi_mul3_reg_306[4]),
        .I1(tmp_1_cast_reg_1165_reg__1[4]),
        .O(\tmp_12_reg_1312[7]_i_5_n_0 ));
  FDRE \tmp_12_reg_1312_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[0]),
        .Q(tmp_12_reg_1312[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[10]),
        .Q(tmp_12_reg_1312[10]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[11]),
        .Q(tmp_12_reg_1312[11]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1312_reg[11]_i_1 
       (.CI(\tmp_12_reg_1312_reg[7]_i_1_n_0 ),
        .CO({\tmp_12_reg_1312_reg[11]_i_1_n_0 ,\tmp_12_reg_1312_reg[11]_i_1_n_1 ,\tmp_12_reg_1312_reg[11]_i_1_n_2 ,\tmp_12_reg_1312_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[11:8]),
        .O(tmp_12_fu_782_p2[11:8]),
        .S({\tmp_12_reg_1312[11]_i_2_n_0 ,\tmp_12_reg_1312[11]_i_3_n_0 ,\tmp_12_reg_1312[11]_i_4_n_0 ,\tmp_12_reg_1312[11]_i_5_n_0 }));
  FDRE \tmp_12_reg_1312_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[12]),
        .Q(tmp_12_reg_1312[12]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[13]),
        .Q(tmp_12_reg_1312[13]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[14]),
        .Q(tmp_12_reg_1312[14]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[15]),
        .Q(tmp_12_reg_1312[15]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1312_reg[15]_i_1 
       (.CI(\tmp_12_reg_1312_reg[11]_i_1_n_0 ),
        .CO({\tmp_12_reg_1312_reg[15]_i_1_n_0 ,\tmp_12_reg_1312_reg[15]_i_1_n_1 ,\tmp_12_reg_1312_reg[15]_i_1_n_2 ,\tmp_12_reg_1312_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[15:12]),
        .O(tmp_12_fu_782_p2[15:12]),
        .S({\tmp_12_reg_1312[15]_i_2_n_0 ,\tmp_12_reg_1312[15]_i_3_n_0 ,\tmp_12_reg_1312[15]_i_4_n_0 ,\tmp_12_reg_1312[15]_i_5_n_0 }));
  FDRE \tmp_12_reg_1312_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[16]),
        .Q(tmp_12_reg_1312[16]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[17]),
        .Q(tmp_12_reg_1312[17]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[18]),
        .Q(tmp_12_reg_1312[18]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[19]),
        .Q(tmp_12_reg_1312[19]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1312_reg[19]_i_2 
       (.CI(\tmp_12_reg_1312_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_12_reg_1312_reg[19]_i_2_CO_UNCONNECTED [3],\tmp_12_reg_1312_reg[19]_i_2_n_1 ,\tmp_12_reg_1312_reg[19]_i_2_n_2 ,\tmp_12_reg_1312_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul3_reg_306[18:16]}),
        .O(tmp_12_fu_782_p2[19:16]),
        .S({1'b1,\tmp_12_reg_1312[19]_i_3_n_0 ,\tmp_12_reg_1312[19]_i_4_n_0 ,\tmp_12_reg_1312[19]_i_5_n_0 }));
  FDRE \tmp_12_reg_1312_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[1]),
        .Q(tmp_12_reg_1312[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[2]),
        .Q(tmp_12_reg_1312[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[3]),
        .Q(tmp_12_reg_1312[3]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1312_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_12_reg_1312_reg[3]_i_1_n_0 ,\tmp_12_reg_1312_reg[3]_i_1_n_1 ,\tmp_12_reg_1312_reg[3]_i_1_n_2 ,\tmp_12_reg_1312_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(phi_mul3_reg_306[3:0]),
        .O(tmp_12_fu_782_p2[3:0]),
        .S({\tmp_12_reg_1312[3]_i_2_n_0 ,\tmp_12_reg_1312[3]_i_3_n_0 ,\tmp_12_reg_1312[3]_i_4_n_0 ,\tmp_12_reg_1312[3]_i_5_n_0 }));
  FDRE \tmp_12_reg_1312_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[4]),
        .Q(tmp_12_reg_1312[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[5]),
        .Q(tmp_12_reg_1312[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[6]),
        .Q(tmp_12_reg_1312[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[7]),
        .Q(tmp_12_reg_1312[7]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1312_reg[7]_i_1 
       (.CI(\tmp_12_reg_1312_reg[3]_i_1_n_0 ),
        .CO({\tmp_12_reg_1312_reg[7]_i_1_n_0 ,\tmp_12_reg_1312_reg[7]_i_1_n_1 ,\tmp_12_reg_1312_reg[7]_i_1_n_2 ,\tmp_12_reg_1312_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul3_reg_306[7:4]),
        .O(tmp_12_fu_782_p2[7:4]),
        .S({\tmp_12_reg_1312[7]_i_2_n_0 ,\tmp_12_reg_1312[7]_i_3_n_0 ,\tmp_12_reg_1312[7]_i_4_n_0 ,\tmp_12_reg_1312[7]_i_5_n_0 }));
  FDRE \tmp_12_reg_1312_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[8]),
        .Q(tmp_12_reg_1312[8]),
        .R(1'b0));
  FDRE \tmp_12_reg_1312_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm119_out),
        .D(tmp_12_fu_782_p2[9]),
        .Q(tmp_12_reg_1312[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_13_reg_1358[0]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(Conv2D_mac_muladdg8j_U7_n_17),
        .O(i_op_assign_3_reg_4090));
  FDRE \tmp_13_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(i_op_assign_3_reg_4090),
        .D(p_0_in),
        .Q(\tmp_13_reg_1358_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1358_reg[0]_i_2 
       (.CI(ret_V_s_reg_1367_reg_i_1_n_0),
        .CO({\NLW_tmp_13_reg_1358_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_13_reg_1358_reg[0]_i_2_n_1 ,\tmp_13_reg_1358_reg[0]_i_2_n_2 ,\tmp_13_reg_1358_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_0_in,\tmp_13_reg_1358_reg[0]_i_2_n_5 ,\tmp_13_reg_1358_reg[0]_i_2_n_6 ,\tmp_13_reg_1358_reg[0]_i_2_n_7 }),
        .S(tmp_4_reg_1294[19:16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \tmp_14_reg_1362[0]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(Conv2D_mac_muladdg8j_U7_n_17),
        .I2(tmp_14_fu_852_p2),
        .I3(tmp_14_reg_1362),
        .O(\tmp_14_reg_1362[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_reg_1362[0]_i_10 
       (.I0(ret_V_s_reg_1367_reg_i_2_n_6),
        .I1(ret_V_s_reg_1367_reg_i_2_n_7),
        .O(\tmp_14_reg_1362[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_14_reg_1362[0]_i_11 
       (.I0(tmp_3_cast_reg_1171_reg__0[7]),
        .I1(ret_V_s_reg_1367_reg_i_3_n_4),
        .I2(tmp_3_cast_reg_1171_reg__0[6]),
        .I3(ret_V_s_reg_1367_reg_i_3_n_5),
        .O(\tmp_14_reg_1362[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_14_reg_1362[0]_i_12 
       (.I0(tmp_3_cast_reg_1171_reg__0[5]),
        .I1(ret_V_s_reg_1367_reg_i_3_n_6),
        .I2(tmp_3_cast_reg_1171_reg__0[4]),
        .I3(ret_V_s_reg_1367_reg_i_3_n_7),
        .O(\tmp_14_reg_1362[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_14_reg_1362[0]_i_13 
       (.I0(tmp_3_cast_reg_1171_reg__0[3]),
        .I1(ret_V_s_reg_1367_reg_i_4_n_4),
        .I2(tmp_3_cast_reg_1171_reg__0[2]),
        .I3(ret_V_s_reg_1367_reg_i_4_n_5),
        .O(\tmp_14_reg_1362[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_14_reg_1362[0]_i_14 
       (.I0(tmp_3_cast_reg_1171_reg__0[1]),
        .I1(ret_V_s_reg_1367_reg_i_4_n_6),
        .I2(tmp_3_cast_reg_1171_reg__0[0]),
        .I3(ret_V_s_reg_1367_reg_i_4_n_7),
        .O(\tmp_14_reg_1362[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_14_reg_1362[0]_i_15 
       (.I0(ret_V_s_reg_1367_reg_i_3_n_4),
        .I1(tmp_3_cast_reg_1171_reg__0[7]),
        .I2(ret_V_s_reg_1367_reg_i_3_n_5),
        .I3(tmp_3_cast_reg_1171_reg__0[6]),
        .O(\tmp_14_reg_1362[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_14_reg_1362[0]_i_16 
       (.I0(ret_V_s_reg_1367_reg_i_3_n_6),
        .I1(tmp_3_cast_reg_1171_reg__0[5]),
        .I2(ret_V_s_reg_1367_reg_i_3_n_7),
        .I3(tmp_3_cast_reg_1171_reg__0[4]),
        .O(\tmp_14_reg_1362[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_14_reg_1362[0]_i_17 
       (.I0(ret_V_s_reg_1367_reg_i_4_n_4),
        .I1(tmp_3_cast_reg_1171_reg__0[3]),
        .I2(ret_V_s_reg_1367_reg_i_4_n_5),
        .I3(tmp_3_cast_reg_1171_reg__0[2]),
        .O(\tmp_14_reg_1362[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_14_reg_1362[0]_i_18 
       (.I0(ret_V_s_reg_1367_reg_i_4_n_6),
        .I1(tmp_3_cast_reg_1171_reg__0[1]),
        .I2(ret_V_s_reg_1367_reg_i_4_n_7),
        .I3(tmp_3_cast_reg_1171_reg__0[0]),
        .O(\tmp_14_reg_1362[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_reg_1362[0]_i_4 
       (.I0(p_0_in),
        .I1(\tmp_13_reg_1358_reg[0]_i_2_n_5 ),
        .O(\tmp_14_reg_1362[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_reg_1362[0]_i_5 
       (.I0(\tmp_13_reg_1358_reg[0]_i_2_n_6 ),
        .I1(\tmp_13_reg_1358_reg[0]_i_2_n_7 ),
        .O(\tmp_14_reg_1362[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_reg_1362[0]_i_7 
       (.I0(ret_V_s_reg_1367_reg_i_1_n_4),
        .I1(ret_V_s_reg_1367_reg_i_1_n_5),
        .O(\tmp_14_reg_1362[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_reg_1362[0]_i_8 
       (.I0(ret_V_s_reg_1367_reg_i_1_n_6),
        .I1(ret_V_s_reg_1367_reg_i_1_n_7),
        .O(\tmp_14_reg_1362[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_14_reg_1362[0]_i_9 
       (.I0(ret_V_s_reg_1367_reg_i_2_n_4),
        .I1(ret_V_s_reg_1367_reg_i_2_n_5),
        .O(\tmp_14_reg_1362[0]_i_9_n_0 ));
  FDRE \tmp_14_reg_1362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_14_reg_1362[0]_i_1_n_0 ),
        .Q(tmp_14_reg_1362),
        .R(1'b0));
  CARRY4 \tmp_14_reg_1362_reg[0]_i_2 
       (.CI(\tmp_14_reg_1362_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_14_reg_1362_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_14_fu_852_p2,\tmp_14_reg_1362_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_in,1'b0}),
        .O(\NLW_tmp_14_reg_1362_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_14_reg_1362[0]_i_4_n_0 ,\tmp_14_reg_1362[0]_i_5_n_0 }));
  CARRY4 \tmp_14_reg_1362_reg[0]_i_3 
       (.CI(\tmp_14_reg_1362_reg[0]_i_6_n_0 ),
        .CO({\tmp_14_reg_1362_reg[0]_i_3_n_0 ,\tmp_14_reg_1362_reg[0]_i_3_n_1 ,\tmp_14_reg_1362_reg[0]_i_3_n_2 ,\tmp_14_reg_1362_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_14_reg_1362_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_14_reg_1362[0]_i_7_n_0 ,\tmp_14_reg_1362[0]_i_8_n_0 ,\tmp_14_reg_1362[0]_i_9_n_0 ,\tmp_14_reg_1362[0]_i_10_n_0 }));
  CARRY4 \tmp_14_reg_1362_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\tmp_14_reg_1362_reg[0]_i_6_n_0 ,\tmp_14_reg_1362_reg[0]_i_6_n_1 ,\tmp_14_reg_1362_reg[0]_i_6_n_2 ,\tmp_14_reg_1362_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_14_reg_1362[0]_i_11_n_0 ,\tmp_14_reg_1362[0]_i_12_n_0 ,\tmp_14_reg_1362[0]_i_13_n_0 ,\tmp_14_reg_1362[0]_i_14_n_0 }),
        .O(\NLW_tmp_14_reg_1362_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_14_reg_1362[0]_i_15_n_0 ,\tmp_14_reg_1362[0]_i_16_n_0 ,\tmp_14_reg_1362[0]_i_17_n_0 ,\tmp_14_reg_1362[0]_i_18_n_0 }));
  FDRE \tmp_1_cast_reg_1165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[0]),
        .Q(tmp_1_cast_reg_1165_reg__1[0]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[1]),
        .Q(tmp_1_cast_reg_1165_reg__1[1]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[2]),
        .Q(tmp_1_cast_reg_1165_reg__1[2]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[3]),
        .Q(tmp_1_cast_reg_1165_reg__1[3]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[4]),
        .Q(tmp_1_cast_reg_1165_reg__1[4]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[5]),
        .Q(tmp_1_cast_reg_1165_reg__1[5]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[6]),
        .Q(tmp_1_cast_reg_1165_reg__1[6]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(padding_V_read_reg_1051[7]),
        .Q(tmp_1_cast_reg_1165_reg__1[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[1]),
        .Q(tmp_1_reg_1088[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[11]),
        .Q(tmp_1_reg_1088[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[12]),
        .Q(tmp_1_reg_1088[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[13]),
        .Q(tmp_1_reg_1088[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[14]),
        .Q(tmp_1_reg_1088[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[15]),
        .Q(tmp_1_reg_1088[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[16]),
        .Q(tmp_1_reg_1088[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[17]),
        .Q(tmp_1_reg_1088[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[18]),
        .Q(tmp_1_reg_1088[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[19]),
        .Q(tmp_1_reg_1088[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[20]),
        .Q(tmp_1_reg_1088[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[2]),
        .Q(tmp_1_reg_1088[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[21]),
        .Q(tmp_1_reg_1088[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[22]),
        .Q(tmp_1_reg_1088[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[23]),
        .Q(tmp_1_reg_1088[22]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[24]),
        .Q(tmp_1_reg_1088[23]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[25]),
        .Q(tmp_1_reg_1088[24]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[26]),
        .Q(tmp_1_reg_1088[25]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[27]),
        .Q(tmp_1_reg_1088[26]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[28]),
        .Q(tmp_1_reg_1088[27]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[29]),
        .Q(tmp_1_reg_1088[28]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[30]),
        .Q(tmp_1_reg_1088[29]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[3]),
        .Q(tmp_1_reg_1088[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[31]),
        .Q(tmp_1_reg_1088[30]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[4]),
        .Q(tmp_1_reg_1088[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[5]),
        .Q(tmp_1_reg_1088[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[6]),
        .Q(tmp_1_reg_1088[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[7]),
        .Q(tmp_1_reg_1088[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[8]),
        .Q(tmp_1_reg_1088[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[9]),
        .Q(tmp_1_reg_1088[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_1088_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(biases_V[10]),
        .Q(tmp_1_reg_1088[9]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[0]),
        .Q(tmp_24_cast_reg_1129[0]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[10]),
        .Q(tmp_24_cast_reg_1129[10]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[11]),
        .Q(tmp_24_cast_reg_1129[11]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[12]),
        .Q(tmp_24_cast_reg_1129[12]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[13]),
        .Q(tmp_24_cast_reg_1129[13]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[14]),
        .Q(tmp_24_cast_reg_1129[14]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[15]),
        .Q(tmp_24_cast_reg_1129[15]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[16]),
        .Q(tmp_24_cast_reg_1129[16]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[17]),
        .Q(tmp_24_cast_reg_1129[17]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[18]),
        .Q(tmp_24_cast_reg_1129[18]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[19]),
        .Q(tmp_24_cast_reg_1129[19]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[1]),
        .Q(tmp_24_cast_reg_1129[1]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[20]),
        .Q(tmp_24_cast_reg_1129[20]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[21]),
        .Q(tmp_24_cast_reg_1129[21]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[22]),
        .Q(tmp_24_cast_reg_1129[22]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[23]),
        .Q(tmp_24_cast_reg_1129[23]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[24]),
        .Q(tmp_24_cast_reg_1129[24]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[25]),
        .Q(tmp_24_cast_reg_1129[25]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[26]),
        .Q(tmp_24_cast_reg_1129[26]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[27]),
        .Q(tmp_24_cast_reg_1129[27]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[28]),
        .Q(tmp_24_cast_reg_1129[28]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[29]),
        .Q(tmp_24_cast_reg_1129[29]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[2]),
        .Q(tmp_24_cast_reg_1129[2]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[30]),
        .Q(tmp_24_cast_reg_1129[30]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[3]),
        .Q(tmp_24_cast_reg_1129[3]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[4]),
        .Q(tmp_24_cast_reg_1129[4]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[5]),
        .Q(tmp_24_cast_reg_1129[5]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[6]),
        .Q(tmp_24_cast_reg_1129[6]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[7]),
        .Q(tmp_24_cast_reg_1129[7]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[8]),
        .Q(tmp_24_cast_reg_1129[8]),
        .R(1'b0));
  FDRE \tmp_24_cast_reg_1129_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_3_reg_1093[9]),
        .Q(tmp_24_cast_reg_1129[9]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[0]),
        .Q(tmp_25_cast_reg_1134[0]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[10]),
        .Q(tmp_25_cast_reg_1134[10]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[11]),
        .Q(tmp_25_cast_reg_1134[11]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[12]),
        .Q(tmp_25_cast_reg_1134[12]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[13]),
        .Q(tmp_25_cast_reg_1134[13]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[14]),
        .Q(tmp_25_cast_reg_1134[14]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[15]),
        .Q(tmp_25_cast_reg_1134[15]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[16]),
        .Q(tmp_25_cast_reg_1134[16]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[17]),
        .Q(tmp_25_cast_reg_1134[17]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[18]),
        .Q(tmp_25_cast_reg_1134[18]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[19]),
        .Q(tmp_25_cast_reg_1134[19]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[1]),
        .Q(tmp_25_cast_reg_1134[1]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[20]),
        .Q(tmp_25_cast_reg_1134[20]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[21]),
        .Q(tmp_25_cast_reg_1134[21]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[22]),
        .Q(tmp_25_cast_reg_1134[22]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[23]),
        .Q(tmp_25_cast_reg_1134[23]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[24]),
        .Q(tmp_25_cast_reg_1134[24]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[25]),
        .Q(tmp_25_cast_reg_1134[25]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[26]),
        .Q(tmp_25_cast_reg_1134[26]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[27]),
        .Q(tmp_25_cast_reg_1134[27]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[28]),
        .Q(tmp_25_cast_reg_1134[28]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[29]),
        .Q(tmp_25_cast_reg_1134[29]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[2]),
        .Q(tmp_25_cast_reg_1134[2]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[30]),
        .Q(tmp_25_cast_reg_1134[30]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[3]),
        .Q(tmp_25_cast_reg_1134[3]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[4]),
        .Q(tmp_25_cast_reg_1134[4]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[5]),
        .Q(tmp_25_cast_reg_1134[5]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[6]),
        .Q(tmp_25_cast_reg_1134[6]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[7]),
        .Q(tmp_25_cast_reg_1134[7]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[8]),
        .Q(tmp_25_cast_reg_1134[8]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1134_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_9_reg_1098[9]),
        .Q(tmp_25_cast_reg_1134[9]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[0]),
        .Q(tmp_3_cast_reg_1171_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[1]),
        .Q(tmp_3_cast_reg_1171_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[2]),
        .Q(tmp_3_cast_reg_1171_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[3]),
        .Q(tmp_3_cast_reg_1171_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[4]),
        .Q(tmp_3_cast_reg_1171_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[5]),
        .Q(tmp_3_cast_reg_1171_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[6]),
        .Q(tmp_3_cast_reg_1171_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_3_cast_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_height_V_read_reg_1038[7]),
        .Q(tmp_3_cast_reg_1171_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[1]),
        .Q(tmp_3_reg_1093[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[11]),
        .Q(tmp_3_reg_1093[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[12]),
        .Q(tmp_3_reg_1093[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[13]),
        .Q(tmp_3_reg_1093[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[14]),
        .Q(tmp_3_reg_1093[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[15]),
        .Q(tmp_3_reg_1093[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[16]),
        .Q(tmp_3_reg_1093[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[17]),
        .Q(tmp_3_reg_1093[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[18]),
        .Q(tmp_3_reg_1093[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[19]),
        .Q(tmp_3_reg_1093[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[20]),
        .Q(tmp_3_reg_1093[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[2]),
        .Q(tmp_3_reg_1093[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[21]),
        .Q(tmp_3_reg_1093[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[22]),
        .Q(tmp_3_reg_1093[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[23]),
        .Q(tmp_3_reg_1093[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[24]),
        .Q(tmp_3_reg_1093[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[25]),
        .Q(tmp_3_reg_1093[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[26]),
        .Q(tmp_3_reg_1093[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[27]),
        .Q(tmp_3_reg_1093[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[28]),
        .Q(tmp_3_reg_1093[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[29]),
        .Q(tmp_3_reg_1093[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[30]),
        .Q(tmp_3_reg_1093[29]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[3]),
        .Q(tmp_3_reg_1093[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[31]),
        .Q(tmp_3_reg_1093[30]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[4]),
        .Q(tmp_3_reg_1093[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[5]),
        .Q(tmp_3_reg_1093[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[6]),
        .Q(tmp_3_reg_1093[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[7]),
        .Q(tmp_3_reg_1093[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[8]),
        .Q(tmp_3_reg_1093[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[9]),
        .Q(tmp_3_reg_1093[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_1093_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(weights_V[10]),
        .Q(tmp_3_reg_1093[9]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[0]),
        .Q(tmp_4_cast_reg_1176[0]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[1]),
        .Q(tmp_4_cast_reg_1176[1]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[2]),
        .Q(tmp_4_cast_reg_1176[2]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[3]),
        .Q(tmp_4_cast_reg_1176[3]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[4]),
        .Q(tmp_4_cast_reg_1176[4]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[5]),
        .Q(tmp_4_cast_reg_1176[5]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[6]),
        .Q(tmp_4_cast_reg_1176[6]),
        .R(1'b0));
  FDRE \tmp_4_cast_reg_1176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input_width_V_read_reg_1044[7]),
        .Q(tmp_4_cast_reg_1176[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[11]_i_2 
       (.I0(phi_mul20_cast_reg_1265[11]),
        .O(\tmp_4_reg_1294[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[11]_i_3 
       (.I0(phi_mul20_cast_reg_1265[10]),
        .O(\tmp_4_reg_1294[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[11]_i_4 
       (.I0(phi_mul20_cast_reg_1265[9]),
        .O(\tmp_4_reg_1294[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[11]_i_5 
       (.I0(phi_mul20_cast_reg_1265[8]),
        .O(\tmp_4_reg_1294[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[15]_i_2 
       (.I0(phi_mul20_cast_reg_1265[15]),
        .O(\tmp_4_reg_1294[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[15]_i_3 
       (.I0(phi_mul20_cast_reg_1265[14]),
        .O(\tmp_4_reg_1294[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[15]_i_4 
       (.I0(phi_mul20_cast_reg_1265[13]),
        .O(\tmp_4_reg_1294[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[15]_i_5 
       (.I0(phi_mul20_cast_reg_1265[12]),
        .O(\tmp_4_reg_1294[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[19]_i_2 
       (.I0(phi_mul20_cast_reg_1265[18]),
        .O(\tmp_4_reg_1294[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[19]_i_3 
       (.I0(phi_mul20_cast_reg_1265[17]),
        .O(\tmp_4_reg_1294[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_reg_1294[19]_i_4 
       (.I0(phi_mul20_cast_reg_1265[16]),
        .O(\tmp_4_reg_1294[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[3]_i_2 
       (.I0(phi_mul20_cast_reg_1265[3]),
        .I1(tmp_1_cast_reg_1165_reg__1[3]),
        .O(\tmp_4_reg_1294[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[3]_i_3 
       (.I0(phi_mul20_cast_reg_1265[2]),
        .I1(tmp_1_cast_reg_1165_reg__1[2]),
        .O(\tmp_4_reg_1294[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[3]_i_4 
       (.I0(phi_mul20_cast_reg_1265[1]),
        .I1(tmp_1_cast_reg_1165_reg__1[1]),
        .O(\tmp_4_reg_1294[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[3]_i_5 
       (.I0(phi_mul20_cast_reg_1265[0]),
        .I1(tmp_1_cast_reg_1165_reg__1[0]),
        .O(\tmp_4_reg_1294[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[7]_i_2 
       (.I0(phi_mul20_cast_reg_1265[7]),
        .I1(tmp_1_cast_reg_1165_reg__1[7]),
        .O(\tmp_4_reg_1294[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[7]_i_3 
       (.I0(phi_mul20_cast_reg_1265[6]),
        .I1(tmp_1_cast_reg_1165_reg__1[6]),
        .O(\tmp_4_reg_1294[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[7]_i_4 
       (.I0(phi_mul20_cast_reg_1265[5]),
        .I1(tmp_1_cast_reg_1165_reg__1[5]),
        .O(\tmp_4_reg_1294[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_4_reg_1294[7]_i_5 
       (.I0(phi_mul20_cast_reg_1265[4]),
        .I1(tmp_1_cast_reg_1165_reg__1[4]),
        .O(\tmp_4_reg_1294[7]_i_5_n_0 ));
  FDRE \tmp_4_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[0]),
        .Q(tmp_4_reg_1294[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[10]),
        .Q(tmp_4_reg_1294[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[11]),
        .Q(tmp_4_reg_1294[11]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_1294_reg[11]_i_1 
       (.CI(\tmp_4_reg_1294_reg[7]_i_1_n_0 ),
        .CO({\tmp_4_reg_1294_reg[11]_i_1_n_0 ,\tmp_4_reg_1294_reg[11]_i_1_n_1 ,\tmp_4_reg_1294_reg[11]_i_1_n_2 ,\tmp_4_reg_1294_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul20_cast_reg_1265[11:8]),
        .O(tmp_4_fu_754_p2[11:8]),
        .S({\tmp_4_reg_1294[11]_i_2_n_0 ,\tmp_4_reg_1294[11]_i_3_n_0 ,\tmp_4_reg_1294[11]_i_4_n_0 ,\tmp_4_reg_1294[11]_i_5_n_0 }));
  FDRE \tmp_4_reg_1294_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[12]),
        .Q(tmp_4_reg_1294[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[13]),
        .Q(tmp_4_reg_1294[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[14]),
        .Q(tmp_4_reg_1294[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[15]),
        .Q(tmp_4_reg_1294[15]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_1294_reg[15]_i_1 
       (.CI(\tmp_4_reg_1294_reg[11]_i_1_n_0 ),
        .CO({\tmp_4_reg_1294_reg[15]_i_1_n_0 ,\tmp_4_reg_1294_reg[15]_i_1_n_1 ,\tmp_4_reg_1294_reg[15]_i_1_n_2 ,\tmp_4_reg_1294_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul20_cast_reg_1265[15:12]),
        .O(tmp_4_fu_754_p2[15:12]),
        .S({\tmp_4_reg_1294[15]_i_2_n_0 ,\tmp_4_reg_1294[15]_i_3_n_0 ,\tmp_4_reg_1294[15]_i_4_n_0 ,\tmp_4_reg_1294[15]_i_5_n_0 }));
  FDRE \tmp_4_reg_1294_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[16]),
        .Q(tmp_4_reg_1294[16]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[17]),
        .Q(tmp_4_reg_1294[17]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[18]),
        .Q(tmp_4_reg_1294[18]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[19]),
        .Q(tmp_4_reg_1294[19]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_1294_reg[19]_i_1 
       (.CI(\tmp_4_reg_1294_reg[15]_i_1_n_0 ),
        .CO({\NLW_tmp_4_reg_1294_reg[19]_i_1_CO_UNCONNECTED [3],\tmp_4_reg_1294_reg[19]_i_1_n_1 ,\tmp_4_reg_1294_reg[19]_i_1_n_2 ,\tmp_4_reg_1294_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul20_cast_reg_1265[18:16]}),
        .O(tmp_4_fu_754_p2[19:16]),
        .S({1'b1,\tmp_4_reg_1294[19]_i_2_n_0 ,\tmp_4_reg_1294[19]_i_3_n_0 ,\tmp_4_reg_1294[19]_i_4_n_0 }));
  FDRE \tmp_4_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[1]),
        .Q(tmp_4_reg_1294[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[2]),
        .Q(tmp_4_reg_1294[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[3]),
        .Q(tmp_4_reg_1294[3]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_1294_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_4_reg_1294_reg[3]_i_1_n_0 ,\tmp_4_reg_1294_reg[3]_i_1_n_1 ,\tmp_4_reg_1294_reg[3]_i_1_n_2 ,\tmp_4_reg_1294_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(phi_mul20_cast_reg_1265[3:0]),
        .O(tmp_4_fu_754_p2[3:0]),
        .S({\tmp_4_reg_1294[3]_i_2_n_0 ,\tmp_4_reg_1294[3]_i_3_n_0 ,\tmp_4_reg_1294[3]_i_4_n_0 ,\tmp_4_reg_1294[3]_i_5_n_0 }));
  FDRE \tmp_4_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[4]),
        .Q(tmp_4_reg_1294[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[5]),
        .Q(tmp_4_reg_1294[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[6]),
        .Q(tmp_4_reg_1294[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[7]),
        .Q(tmp_4_reg_1294[7]),
        .R(1'b0));
  CARRY4 \tmp_4_reg_1294_reg[7]_i_1 
       (.CI(\tmp_4_reg_1294_reg[3]_i_1_n_0 ),
        .CO({\tmp_4_reg_1294_reg[7]_i_1_n_0 ,\tmp_4_reg_1294_reg[7]_i_1_n_1 ,\tmp_4_reg_1294_reg[7]_i_1_n_2 ,\tmp_4_reg_1294_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul20_cast_reg_1265[7:4]),
        .O(tmp_4_fu_754_p2[7:4]),
        .S({\tmp_4_reg_1294[7]_i_2_n_0 ,\tmp_4_reg_1294[7]_i_3_n_0 ,\tmp_4_reg_1294[7]_i_4_n_0 ,\tmp_4_reg_1294[7]_i_5_n_0 }));
  FDRE \tmp_4_reg_1294_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[8]),
        .Q(tmp_4_reg_1294[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_1294_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm120_out),
        .D(tmp_4_fu_754_p2[9]),
        .Q(tmp_4_reg_1294[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_7_reg_1283[2]_i_2 
       (.I0(B[0]),
        .I1(output_width_reg_1139[3]),
        .I2(output_width_reg_1139[2]),
        .I3(B[1]),
        .I4(output_width_reg_1139[1]),
        .I5(B[2]),
        .O(\tmp_7_reg_1283[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_7_reg_1283[2]_i_3 
       (.I0(B[1]),
        .I1(output_width_reg_1139[1]),
        .I2(B[2]),
        .I3(output_width_reg_1139[0]),
        .O(\tmp_7_reg_1283[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_7_reg_1283[2]_i_4 
       (.I0(output_width_reg_1139[0]),
        .I1(B[1]),
        .O(\tmp_7_reg_1283[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    \tmp_7_reg_1283[2]_i_5 
       (.I0(output_width_reg_1139[2]),
        .I1(output_width_reg_1139[3]),
        .I2(B[0]),
        .I3(output_width_reg_1139[0]),
        .I4(B[1]),
        .I5(\tmp_7_reg_1283[2]_i_9_n_0 ),
        .O(\tmp_7_reg_1283[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \tmp_7_reg_1283[2]_i_6 
       (.I0(output_width_reg_1139[0]),
        .I1(B[2]),
        .I2(output_width_reg_1139[1]),
        .I3(B[1]),
        .I4(B[0]),
        .I5(output_width_reg_1139[2]),
        .O(\tmp_7_reg_1283[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \tmp_7_reg_1283[2]_i_7 
       (.I0(B[0]),
        .I1(output_width_reg_1139[1]),
        .I2(B[1]),
        .I3(output_width_reg_1139[0]),
        .O(\tmp_7_reg_1283[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_7_reg_1283[2]_i_8 
       (.I0(output_width_reg_1139[0]),
        .I1(B[0]),
        .O(\tmp_7_reg_1283[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_7_reg_1283[2]_i_9 
       (.I0(output_width_reg_1139[1]),
        .I1(B[2]),
        .O(\tmp_7_reg_1283[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_7_reg_1283[6]_i_10 
       (.I0(B[2]),
        .I1(output_width_reg_1139[2]),
        .I2(B[1]),
        .I3(output_width_reg_1139[3]),
        .I4(output_width_reg_1139[4]),
        .I5(B[0]),
        .O(\tmp_7_reg_1283[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \tmp_7_reg_1283[6]_i_11 
       (.I0(B[2]),
        .I1(output_width_reg_1139[1]),
        .I2(B[1]),
        .I3(output_width_reg_1139[2]),
        .I4(output_width_reg_1139[3]),
        .I5(B[0]),
        .O(\tmp_7_reg_1283[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEA808080157F7F7F)) 
    \tmp_7_reg_1283[6]_i_12 
       (.I0(\tmp_7_reg_1283[6]_i_15_n_0 ),
        .I1(output_width_reg_1139[4]),
        .I2(B[1]),
        .I3(output_width_reg_1139[3]),
        .I4(B[2]),
        .I5(\tmp_7_reg_1283[6]_i_16_n_0 ),
        .O(\tmp_7_reg_1283[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6A959595956A6A6A)) 
    \tmp_7_reg_1283[6]_i_13 
       (.I0(\tmp_7_reg_1283[6]_i_10_n_0 ),
        .I1(output_width_reg_1139[4]),
        .I2(B[1]),
        .I3(output_width_reg_1139[3]),
        .I4(B[2]),
        .I5(\tmp_7_reg_1283[6]_i_15_n_0 ),
        .O(\tmp_7_reg_1283[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \tmp_7_reg_1283[6]_i_14 
       (.I0(\tmp_7_reg_1283[6]_i_11_n_0 ),
        .I1(B[2]),
        .I2(output_width_reg_1139[2]),
        .I3(\tmp_7_reg_1283[6]_i_17_n_0 ),
        .I4(output_width_reg_1139[4]),
        .I5(B[0]),
        .O(\tmp_7_reg_1283[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_7_reg_1283[6]_i_15 
       (.I0(output_width_reg_1139[5]),
        .I1(B[0]),
        .O(\tmp_7_reg_1283[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    \tmp_7_reg_1283[6]_i_16 
       (.I0(B[0]),
        .I1(output_width_reg_1139[6]),
        .I2(output_width_reg_1139[5]),
        .I3(B[1]),
        .I4(output_width_reg_1139[4]),
        .I5(B[2]),
        .O(\tmp_7_reg_1283[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_7_reg_1283[6]_i_17 
       (.I0(output_width_reg_1139[3]),
        .I1(B[1]),
        .O(\tmp_7_reg_1283[6]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_7_reg_1283[6]_i_2 
       (.I0(\tmp_7_reg_1283_reg[6]_i_8_n_7 ),
        .I1(B[3]),
        .I2(output_width_reg_1139[1]),
        .O(\tmp_7_reg_1283[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \tmp_7_reg_1283[6]_i_3 
       (.I0(\tmp_7_reg_1283_reg[2]_i_1_n_4 ),
        .I1(B[3]),
        .I2(output_width_reg_1139[0]),
        .O(\tmp_7_reg_1283[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD2AA2D55)) 
    \tmp_7_reg_1283[6]_i_4 
       (.I0(\tmp_7_reg_1283_reg[6]_i_8_n_6 ),
        .I1(output_width_reg_1139[2]),
        .I2(output_width_reg_1139[3]),
        .I3(B[3]),
        .I4(\tmp_7_reg_1283_reg[6]_i_8_n_5 ),
        .O(\tmp_7_reg_1283[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB4CC4B33)) 
    \tmp_7_reg_1283[6]_i_5 
       (.I0(output_width_reg_1139[1]),
        .I1(\tmp_7_reg_1283_reg[6]_i_8_n_7 ),
        .I2(output_width_reg_1139[2]),
        .I3(B[3]),
        .I4(\tmp_7_reg_1283_reg[6]_i_8_n_6 ),
        .O(\tmp_7_reg_1283[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2FDFD020)) 
    \tmp_7_reg_1283[6]_i_6 
       (.I0(output_width_reg_1139[0]),
        .I1(\tmp_7_reg_1283_reg[2]_i_1_n_4 ),
        .I2(B[3]),
        .I3(output_width_reg_1139[1]),
        .I4(\tmp_7_reg_1283_reg[6]_i_8_n_7 ),
        .O(\tmp_7_reg_1283[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp_7_reg_1283[6]_i_7 
       (.I0(\tmp_7_reg_1283_reg[2]_i_1_n_4 ),
        .I1(B[3]),
        .I2(output_width_reg_1139[0]),
        .O(\tmp_7_reg_1283[6]_i_7_n_0 ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_7_reg_1283_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_7_reg_1283_reg_i_5_n_4,tmp_7_reg_1283_reg_i_5_n_5,tmp_7_reg_1283_reg_i_5_n_6,tmp_7_reg_1283_reg_i_5_n_7,tmp_7_reg_1283_reg_i_6_n_4,tmp_7_reg_1283_reg_i_6_n_5,tmp_7_reg_1283_reg_i_6_n_6,tmp_7_reg_1283_reg_i_6_n_7,tmp_7_reg_1283_reg_i_7_n_4,tmp_7_reg_1283_reg_i_7_n_5,tmp_7_reg_1283_reg_i_7_n_6,tmp_7_reg_1283_reg_i_7_n_7,tmp_7_reg_1283_reg_i_8_n_4,tmp_7_reg_1283_reg_i_8_n_5,tmp_7_reg_1283_reg_i_8_n_6,tmp_7_reg_1283_reg_i_8_n_7,tmp_7_reg_1283_reg_i_9_n_4,tmp_7_reg_1283_reg_i_9_n_5,tmp_7_reg_1283_reg_i_9_n_6,tmp_7_reg_1283_reg_i_9_n_7,tmp_7_reg_1283_reg_i_10_n_4,tmp_7_reg_1283_reg_i_10_n_5,tmp_7_reg_1283_reg_i_10_n_6,tmp_7_reg_1283_reg_i_10_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_7_reg_1283_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({output_width_cast_fu_577_p1[12],output_width_cast_fu_577_p1[12],output_width_cast_fu_577_p1[12],output_width_cast_fu_577_p1[12],output_width_cast_fu_577_p1[12],output_width_cast_fu_577_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_7_reg_1283_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_7_reg_1283_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_7_reg_1283_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state16),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[19]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_7_reg_1283_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_7_reg_1283_reg_OVERFLOW_UNCONNECTED),
        .P({tmp_7_reg_1283_reg_n_58,tmp_7_reg_1283_reg_n_59,tmp_7_reg_1283_reg_n_60,tmp_7_reg_1283_reg_n_61,tmp_7_reg_1283_reg_n_62,tmp_7_reg_1283_reg_n_63,tmp_7_reg_1283_reg_n_64,tmp_7_reg_1283_reg_n_65,tmp_7_reg_1283_reg_n_66,tmp_7_reg_1283_reg_n_67,tmp_7_reg_1283_reg_n_68,tmp_7_reg_1283_reg_n_69,tmp_7_reg_1283_reg_n_70,tmp_7_reg_1283_reg_n_71,tmp_7_reg_1283_reg_n_72,tmp_7_reg_1283_reg_n_73,tmp_7_reg_1283_reg_n_74,tmp_7_reg_1283_reg_n_75,tmp_7_reg_1283_reg_n_76,tmp_7_reg_1283_reg_n_77,tmp_7_reg_1283_reg_n_78,tmp_7_reg_1283_reg_n_79,tmp_7_reg_1283_reg_n_80,tmp_7_reg_1283_reg_n_81,tmp_7_reg_1283_reg_n_82,tmp_7_reg_1283_reg_n_83,tmp_7_reg_1283_reg_n_84,tmp_7_reg_1283_reg_n_85,tmp_7_reg_1283_reg_n_86,tmp_7_reg_1283_reg_n_87,tmp_7_reg_1283_reg_n_88,tmp_7_reg_1283_reg_n_89,tmp_7_reg_1283_reg_n_90,tmp_7_reg_1283_reg_n_91,tmp_7_reg_1283_reg_n_92,tmp_7_reg_1283_reg_n_93,tmp_7_reg_1283_reg_n_94,tmp_7_reg_1283_reg_n_95,tmp_7_reg_1283_reg_n_96,tmp_7_reg_1283_reg_n_97,tmp_7_reg_1283_reg_n_98,tmp_7_reg_1283_reg_n_99,tmp_7_reg_1283_reg_n_100,tmp_7_reg_1283_reg_n_101,tmp_7_reg_1283_reg_n_102,tmp_7_reg_1283_reg_n_103,tmp_7_reg_1283_reg_n_104,tmp_7_reg_1283_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_7_reg_1283_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_7_reg_1283_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_7_reg_1283_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_7_reg_1283_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_7_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[2]_i_1_n_7 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_7_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[2]_i_1_n_6 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_7_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[2]_i_1_n_5 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[2] ),
        .R(1'b0));
  CARRY4 \tmp_7_reg_1283_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\tmp_7_reg_1283_reg[2]_i_1_n_0 ,\tmp_7_reg_1283_reg[2]_i_1_n_1 ,\tmp_7_reg_1283_reg[2]_i_1_n_2 ,\tmp_7_reg_1283_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1283[2]_i_2_n_0 ,\tmp_7_reg_1283[2]_i_3_n_0 ,\tmp_7_reg_1283[2]_i_4_n_0 ,1'b0}),
        .O({\tmp_7_reg_1283_reg[2]_i_1_n_4 ,\tmp_7_reg_1283_reg[2]_i_1_n_5 ,\tmp_7_reg_1283_reg[2]_i_1_n_6 ,\tmp_7_reg_1283_reg[2]_i_1_n_7 }),
        .S({\tmp_7_reg_1283[2]_i_5_n_0 ,\tmp_7_reg_1283[2]_i_6_n_0 ,\tmp_7_reg_1283[2]_i_7_n_0 ,\tmp_7_reg_1283[2]_i_8_n_0 }));
  FDRE \tmp_7_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[6]_i_1_n_7 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_7_reg_1283_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[6]_i_1_n_6 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_7_reg_1283_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[6]_i_1_n_5 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_7_reg_1283_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[19]),
        .D(\tmp_7_reg_1283_reg[6]_i_1_n_4 ),
        .Q(\tmp_7_reg_1283_reg_n_0_[6] ),
        .R(1'b0));
  CARRY4 \tmp_7_reg_1283_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\NLW_tmp_7_reg_1283_reg[6]_i_1_CO_UNCONNECTED [3],\tmp_7_reg_1283_reg[6]_i_1_n_1 ,\tmp_7_reg_1283_reg[6]_i_1_n_2 ,\tmp_7_reg_1283_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_7_reg_1283[6]_i_2_n_0 ,\tmp_7_reg_1283[6]_i_3_n_0 ,1'b0}),
        .O({\tmp_7_reg_1283_reg[6]_i_1_n_4 ,\tmp_7_reg_1283_reg[6]_i_1_n_5 ,\tmp_7_reg_1283_reg[6]_i_1_n_6 ,\tmp_7_reg_1283_reg[6]_i_1_n_7 }),
        .S({\tmp_7_reg_1283[6]_i_4_n_0 ,\tmp_7_reg_1283[6]_i_5_n_0 ,\tmp_7_reg_1283[6]_i_6_n_0 ,\tmp_7_reg_1283[6]_i_7_n_0 }));
  CARRY4 \tmp_7_reg_1283_reg[6]_i_8 
       (.CI(\tmp_7_reg_1283_reg[2]_i_1_n_0 ),
        .CO({\NLW_tmp_7_reg_1283_reg[6]_i_8_CO_UNCONNECTED [3:2],\tmp_7_reg_1283_reg[6]_i_8_n_2 ,\tmp_7_reg_1283_reg[6]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_7_reg_1283[6]_i_10_n_0 ,\tmp_7_reg_1283[6]_i_11_n_0 }),
        .O({\NLW_tmp_7_reg_1283_reg[6]_i_8_O_UNCONNECTED [3],\tmp_7_reg_1283_reg[6]_i_8_n_5 ,\tmp_7_reg_1283_reg[6]_i_8_n_6 ,\tmp_7_reg_1283_reg[6]_i_8_n_7 }),
        .S({1'b0,\tmp_7_reg_1283[6]_i_12_n_0 ,\tmp_7_reg_1283[6]_i_13_n_0 ,\tmp_7_reg_1283[6]_i_14_n_0 }));
  CARRY4 \tmp_7_reg_1283_reg[6]_i_9 
       (.CI(tmp_7_reg_1283_reg_i_5_n_0),
        .CO({\NLW_tmp_7_reg_1283_reg[6]_i_9_CO_UNCONNECTED [3],\tmp_7_reg_1283_reg[6]_i_9_n_1 ,\tmp_7_reg_1283_reg[6]_i_9_n_2 ,\tmp_7_reg_1283_reg[6]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B),
        .S({tmp_8_reg_1244_reg_n_78,tmp_8_reg_1244_reg_n_79,tmp_8_reg_1244_reg_n_80,tmp_8_reg_1244_reg_n_81}));
  CARRY4 tmp_7_reg_1283_reg_i_10
       (.CI(1'b0),
        .CO({tmp_7_reg_1283_reg_i_10_n_0,tmp_7_reg_1283_reg_i_10_n_1,tmp_7_reg_1283_reg_i_10_n_2,tmp_7_reg_1283_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_8_reg_1244_reg_n_102,tmp_8_reg_1244_reg_n_103,tmp_8_reg_1244_reg_n_104,tmp_8_reg_1244_reg_n_105}),
        .O({tmp_7_reg_1283_reg_i_10_n_4,tmp_7_reg_1283_reg_i_10_n_5,tmp_7_reg_1283_reg_i_10_n_6,tmp_7_reg_1283_reg_i_10_n_7}),
        .S({tmp_7_reg_1283_reg_i_19_n_0,tmp_7_reg_1283_reg_i_20_n_0,tmp_7_reg_1283_reg_i_21_n_0,tmp_7_reg_1283_reg_i_22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_11
       (.I0(tmp_8_reg_1244_reg_n_94),
        .I1(i_op_assign_4_reg_273[11]),
        .O(tmp_7_reg_1283_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_12
       (.I0(tmp_8_reg_1244_reg_n_95),
        .I1(i_op_assign_4_reg_273[10]),
        .O(tmp_7_reg_1283_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_13
       (.I0(tmp_8_reg_1244_reg_n_96),
        .I1(i_op_assign_4_reg_273[9]),
        .O(tmp_7_reg_1283_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_14
       (.I0(tmp_8_reg_1244_reg_n_97),
        .I1(i_op_assign_4_reg_273[8]),
        .O(tmp_7_reg_1283_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_15
       (.I0(tmp_8_reg_1244_reg_n_98),
        .I1(i_op_assign_4_reg_273[7]),
        .O(tmp_7_reg_1283_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_16
       (.I0(tmp_8_reg_1244_reg_n_99),
        .I1(i_op_assign_4_reg_273[6]),
        .O(tmp_7_reg_1283_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_17
       (.I0(tmp_8_reg_1244_reg_n_100),
        .I1(i_op_assign_4_reg_273[5]),
        .O(tmp_7_reg_1283_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_18
       (.I0(tmp_8_reg_1244_reg_n_101),
        .I1(i_op_assign_4_reg_273[4]),
        .O(tmp_7_reg_1283_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_19
       (.I0(tmp_8_reg_1244_reg_n_102),
        .I1(i_op_assign_4_reg_273[3]),
        .O(tmp_7_reg_1283_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_20
       (.I0(tmp_8_reg_1244_reg_n_103),
        .I1(i_op_assign_4_reg_273[2]),
        .O(tmp_7_reg_1283_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_21
       (.I0(tmp_8_reg_1244_reg_n_104),
        .I1(i_op_assign_4_reg_273[1]),
        .O(tmp_7_reg_1283_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_7_reg_1283_reg_i_22
       (.I0(tmp_8_reg_1244_reg_n_105),
        .I1(i_op_assign_4_reg_273[0]),
        .O(tmp_7_reg_1283_reg_i_22_n_0));
  CARRY4 tmp_7_reg_1283_reg_i_5
       (.CI(tmp_7_reg_1283_reg_i_6_n_0),
        .CO({tmp_7_reg_1283_reg_i_5_n_0,tmp_7_reg_1283_reg_i_5_n_1,tmp_7_reg_1283_reg_i_5_n_2,tmp_7_reg_1283_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_7_reg_1283_reg_i_5_n_4,tmp_7_reg_1283_reg_i_5_n_5,tmp_7_reg_1283_reg_i_5_n_6,tmp_7_reg_1283_reg_i_5_n_7}),
        .S({tmp_8_reg_1244_reg_n_82,tmp_8_reg_1244_reg_n_83,tmp_8_reg_1244_reg_n_84,tmp_8_reg_1244_reg_n_85}));
  CARRY4 tmp_7_reg_1283_reg_i_6
       (.CI(tmp_7_reg_1283_reg_i_7_n_0),
        .CO({tmp_7_reg_1283_reg_i_6_n_0,tmp_7_reg_1283_reg_i_6_n_1,tmp_7_reg_1283_reg_i_6_n_2,tmp_7_reg_1283_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_7_reg_1283_reg_i_6_n_4,tmp_7_reg_1283_reg_i_6_n_5,tmp_7_reg_1283_reg_i_6_n_6,tmp_7_reg_1283_reg_i_6_n_7}),
        .S({tmp_8_reg_1244_reg_n_86,tmp_8_reg_1244_reg_n_87,tmp_8_reg_1244_reg_n_88,tmp_8_reg_1244_reg_n_89}));
  CARRY4 tmp_7_reg_1283_reg_i_7
       (.CI(tmp_7_reg_1283_reg_i_8_n_0),
        .CO({tmp_7_reg_1283_reg_i_7_n_0,tmp_7_reg_1283_reg_i_7_n_1,tmp_7_reg_1283_reg_i_7_n_2,tmp_7_reg_1283_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_7_reg_1283_reg_i_7_n_4,tmp_7_reg_1283_reg_i_7_n_5,tmp_7_reg_1283_reg_i_7_n_6,tmp_7_reg_1283_reg_i_7_n_7}),
        .S({tmp_8_reg_1244_reg_n_90,tmp_8_reg_1244_reg_n_91,tmp_8_reg_1244_reg_n_92,tmp_8_reg_1244_reg_n_93}));
  CARRY4 tmp_7_reg_1283_reg_i_8
       (.CI(tmp_7_reg_1283_reg_i_9_n_0),
        .CO({tmp_7_reg_1283_reg_i_8_n_0,tmp_7_reg_1283_reg_i_8_n_1,tmp_7_reg_1283_reg_i_8_n_2,tmp_7_reg_1283_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_8_reg_1244_reg_n_94,tmp_8_reg_1244_reg_n_95,tmp_8_reg_1244_reg_n_96,tmp_8_reg_1244_reg_n_97}),
        .O({tmp_7_reg_1283_reg_i_8_n_4,tmp_7_reg_1283_reg_i_8_n_5,tmp_7_reg_1283_reg_i_8_n_6,tmp_7_reg_1283_reg_i_8_n_7}),
        .S({tmp_7_reg_1283_reg_i_11_n_0,tmp_7_reg_1283_reg_i_12_n_0,tmp_7_reg_1283_reg_i_13_n_0,tmp_7_reg_1283_reg_i_14_n_0}));
  CARRY4 tmp_7_reg_1283_reg_i_9
       (.CI(tmp_7_reg_1283_reg_i_10_n_0),
        .CO({tmp_7_reg_1283_reg_i_9_n_0,tmp_7_reg_1283_reg_i_9_n_1,tmp_7_reg_1283_reg_i_9_n_2,tmp_7_reg_1283_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_8_reg_1244_reg_n_98,tmp_8_reg_1244_reg_n_99,tmp_8_reg_1244_reg_n_100,tmp_8_reg_1244_reg_n_101}),
        .O({tmp_7_reg_1283_reg_i_9_n_4,tmp_7_reg_1283_reg_i_9_n_5,tmp_7_reg_1283_reg_i_9_n_6,tmp_7_reg_1283_reg_i_9_n_7}),
        .S({tmp_7_reg_1283_reg_i_15_n_0,tmp_7_reg_1283_reg_i_16_n_0,tmp_7_reg_1283_reg_i_17_n_0,tmp_7_reg_1283_reg_i_18_n_0}));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_8_reg_1244_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_8_reg_1244_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,oc_reg_1239}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_8_reg_1244_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_8_reg_1244_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_8_reg_1244_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(ap_CS_fsm_state16),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm122_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(done0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm[17]),
        .CLK(ap_clk),
        .D({Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_10,Conv2D_sdiv_12s_9bkb_U2_n_11,Conv2D_sdiv_12s_9bkb_U2_n_12,Conv2D_sdiv_12s_9bkb_U2_n_13,Conv2D_sdiv_12s_9bkb_U2_n_14,Conv2D_sdiv_12s_9bkb_U2_n_15,Conv2D_sdiv_12s_9bkb_U2_n_16,Conv2D_sdiv_12s_9bkb_U2_n_17,Conv2D_sdiv_12s_9bkb_U2_n_18,Conv2D_sdiv_12s_9bkb_U2_n_19,Conv2D_sdiv_12s_9bkb_U2_n_20,Conv2D_sdiv_12s_9bkb_U2_n_21}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_8_reg_1244_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_8_reg_1244_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_8_reg_1244_reg_P_UNCONNECTED[47:28],tmp_8_reg_1244_reg_n_78,tmp_8_reg_1244_reg_n_79,tmp_8_reg_1244_reg_n_80,tmp_8_reg_1244_reg_n_81,tmp_8_reg_1244_reg_n_82,tmp_8_reg_1244_reg_n_83,tmp_8_reg_1244_reg_n_84,tmp_8_reg_1244_reg_n_85,tmp_8_reg_1244_reg_n_86,tmp_8_reg_1244_reg_n_87,tmp_8_reg_1244_reg_n_88,tmp_8_reg_1244_reg_n_89,tmp_8_reg_1244_reg_n_90,tmp_8_reg_1244_reg_n_91,tmp_8_reg_1244_reg_n_92,tmp_8_reg_1244_reg_n_93,tmp_8_reg_1244_reg_n_94,tmp_8_reg_1244_reg_n_95,tmp_8_reg_1244_reg_n_96,tmp_8_reg_1244_reg_n_97,tmp_8_reg_1244_reg_n_98,tmp_8_reg_1244_reg_n_99,tmp_8_reg_1244_reg_n_100,tmp_8_reg_1244_reg_n_101,tmp_8_reg_1244_reg_n_102,tmp_8_reg_1244_reg_n_103,tmp_8_reg_1244_reg_n_104,tmp_8_reg_1244_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_8_reg_1244_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_8_reg_1244_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_8_reg_1244_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(i_op_assign_reg_251),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_8_reg_1244_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_9_cast1_reg_1124_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[0]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[10]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[11]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[12]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[13]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[14]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[15]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[16]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[17]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[18]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[19]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[1]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[20]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[21]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[22]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[23]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[24]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[25]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[26]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[27]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[28]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[29]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[2]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[30]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[3]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[4]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[5]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[6]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[7]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[8]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_9_cast1_reg_1124_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_1_reg_1088[9]),
        .Q(\tmp_9_cast1_reg_1124_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[1]),
        .Q(tmp_9_reg_1098[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[11]),
        .Q(tmp_9_reg_1098[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[12]),
        .Q(tmp_9_reg_1098[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[13]),
        .Q(tmp_9_reg_1098[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[14]),
        .Q(tmp_9_reg_1098[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[15]),
        .Q(tmp_9_reg_1098[14]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[16]),
        .Q(tmp_9_reg_1098[15]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[17]),
        .Q(tmp_9_reg_1098[16]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[18]),
        .Q(tmp_9_reg_1098[17]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[19]),
        .Q(tmp_9_reg_1098[18]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[20]),
        .Q(tmp_9_reg_1098[19]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[2]),
        .Q(tmp_9_reg_1098[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[21]),
        .Q(tmp_9_reg_1098[20]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[22]),
        .Q(tmp_9_reg_1098[21]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[23]),
        .Q(tmp_9_reg_1098[22]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[24]),
        .Q(tmp_9_reg_1098[23]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[25]),
        .Q(tmp_9_reg_1098[24]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[26]),
        .Q(tmp_9_reg_1098[25]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[27]),
        .Q(tmp_9_reg_1098[26]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[28]),
        .Q(tmp_9_reg_1098[27]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[29]),
        .Q(tmp_9_reg_1098[28]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[30]),
        .Q(tmp_9_reg_1098[29]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[3]),
        .Q(tmp_9_reg_1098[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[31]),
        .Q(tmp_9_reg_1098[30]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[4]),
        .Q(tmp_9_reg_1098[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[5]),
        .Q(tmp_9_reg_1098[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[6]),
        .Q(tmp_9_reg_1098[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[7]),
        .Q(tmp_9_reg_1098[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[8]),
        .Q(tmp_9_reg_1098[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[9]),
        .Q(tmp_9_reg_1098[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_1098_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(in_data_V[10]),
        .Q(tmp_9_reg_1098[9]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[0]),
        .Q(tmp_cast1_reg_1119_reg__1[0]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[10]),
        .Q(tmp_cast1_reg_1119_reg__1[10]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[11]),
        .Q(tmp_cast1_reg_1119_reg__1[11]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[12]),
        .Q(tmp_cast1_reg_1119_reg__1[12]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[13]),
        .Q(tmp_cast1_reg_1119_reg__1[13]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[14]),
        .Q(tmp_cast1_reg_1119_reg__1[14]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[15]),
        .Q(tmp_cast1_reg_1119_reg__1[15]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[16]),
        .Q(tmp_cast1_reg_1119_reg__1[16]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[17]),
        .Q(tmp_cast1_reg_1119_reg__1[17]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[18]),
        .Q(tmp_cast1_reg_1119_reg__1[18]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[19]),
        .Q(tmp_cast1_reg_1119_reg__1[19]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[1]),
        .Q(tmp_cast1_reg_1119_reg__1[1]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[20]),
        .Q(tmp_cast1_reg_1119_reg__1[20]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[21]),
        .Q(tmp_cast1_reg_1119_reg__1[21]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[22]),
        .Q(tmp_cast1_reg_1119_reg__1[22]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[23]),
        .Q(tmp_cast1_reg_1119_reg__1[23]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[24]),
        .Q(tmp_cast1_reg_1119_reg__1[24]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[25]),
        .Q(tmp_cast1_reg_1119_reg__1[25]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[26]),
        .Q(tmp_cast1_reg_1119_reg__1[26]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[27]),
        .Q(tmp_cast1_reg_1119_reg__1[27]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[28]),
        .Q(tmp_cast1_reg_1119_reg__1[28]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[29]),
        .Q(tmp_cast1_reg_1119_reg__1[29]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[2]),
        .Q(tmp_cast1_reg_1119_reg__1[2]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[30]),
        .Q(tmp_cast1_reg_1119_reg__1[30]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[3]),
        .Q(tmp_cast1_reg_1119_reg__1[3]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[4]),
        .Q(tmp_cast1_reg_1119_reg__1[4]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[5]),
        .Q(tmp_cast1_reg_1119_reg__1[5]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[6]),
        .Q(tmp_cast1_reg_1119_reg__1[6]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[7]),
        .Q(tmp_cast1_reg_1119_reg__1[7]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[8]),
        .Q(tmp_cast1_reg_1119_reg__1[8]),
        .R(1'b0));
  FDRE \tmp_cast1_reg_1119_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_reg_1083[9]),
        .Q(tmp_cast1_reg_1119_reg__1[9]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[0]),
        .Q(tmp_cast_cast_reg_1159[0]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[1]),
        .Q(tmp_cast_cast_reg_1159[1]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[2]),
        .Q(tmp_cast_cast_reg_1159[2]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[3]),
        .Q(tmp_cast_cast_reg_1159[3]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[4]),
        .Q(tmp_cast_cast_reg_1159[4]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[5]),
        .Q(tmp_cast_cast_reg_1159[5]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[6]),
        .Q(tmp_cast_cast_reg_1159[6]),
        .R(1'b0));
  FDRE \tmp_cast_cast_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(stride_V_read_reg_1056[7]),
        .Q(tmp_cast_cast_reg_1159[7]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[1]),
        .Q(tmp_reg_1083[0]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[11]),
        .Q(tmp_reg_1083[10]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[12]),
        .Q(tmp_reg_1083[11]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[13]),
        .Q(tmp_reg_1083[12]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[14]),
        .Q(tmp_reg_1083[13]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[15]),
        .Q(tmp_reg_1083[14]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[16]),
        .Q(tmp_reg_1083[15]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[17]),
        .Q(tmp_reg_1083[16]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[18]),
        .Q(tmp_reg_1083[17]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[19]),
        .Q(tmp_reg_1083[18]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[20]),
        .Q(tmp_reg_1083[19]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[2]),
        .Q(tmp_reg_1083[1]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[21]),
        .Q(tmp_reg_1083[20]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[22]),
        .Q(tmp_reg_1083[21]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[23]),
        .Q(tmp_reg_1083[22]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[24]),
        .Q(tmp_reg_1083[23]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[25]),
        .Q(tmp_reg_1083[24]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[26]),
        .Q(tmp_reg_1083[25]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[27]),
        .Q(tmp_reg_1083[26]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[28]),
        .Q(tmp_reg_1083[27]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[29]),
        .Q(tmp_reg_1083[28]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[30]),
        .Q(tmp_reg_1083[29]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[3]),
        .Q(tmp_reg_1083[2]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[31]),
        .Q(tmp_reg_1083[30]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[4]),
        .Q(tmp_reg_1083[3]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[5]),
        .Q(tmp_reg_1083[4]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[6]),
        .Q(tmp_reg_1083[5]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[7]),
        .Q(tmp_reg_1083[6]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[8]),
        .Q(tmp_reg_1083[7]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[9]),
        .Q(tmp_reg_1083[8]),
        .R(1'b0));
  FDRE \tmp_reg_1083_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_519_ap_start),
        .D(out_data_V[10]),
        .Q(tmp_reg_1083[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_AXILiteS_s_axi
   (D,
    CO,
    grp_fu_519_ap_start,
    input_height_V,
    DI,
    ret_V_5_tr_fu_539_p2,
    padding_V,
    input_width_V,
    \int_input_width_V_reg[7]_0 ,
    ret_V_2_tr_fu_505_p2,
    \FSM_onehot_rstate_reg[1]_0 ,
    kernel_size_V,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    in_channel_V,
    out_channel_V,
    stride_V,
    in_data_V,
    weights_V,
    biases_V,
    out_data_V,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    int_ap_start_reg_i_2_0,
    int_ap_start_reg_i_2_1,
    S,
    \dividend0_reg[11] ,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_BREADY);
  output [1:0]D;
  output [0:0]CO;
  output grp_fu_519_ap_start;
  output [7:0]input_height_V;
  output [1:0]DI;
  output [10:0]ret_V_5_tr_fu_539_p2;
  output [6:0]padding_V;
  output [7:0]input_width_V;
  output [0:0]\int_input_width_V_reg[7]_0 ;
  output [10:0]ret_V_2_tr_fu_505_p2;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]kernel_size_V;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output [15:0]in_channel_V;
  output [15:0]out_channel_V;
  output [7:0]stride_V;
  output [30:0]in_data_V;
  output [30:0]weights_V;
  output [30:0]biases_V;
  output [30:0]out_data_V;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [3:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [15:0]int_ap_start_reg_i_2_0;
  input [15:0]int_ap_start_reg_i_2_1;
  input [0:0]S;
  input [0:0]\dividend0_reg[11] ;
  input s_axi_AXILiteS_ARVALID;
  input [6:0]s_axi_AXILiteS_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]s_axi_AXILiteS_AWADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_BREADY;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [30:0]biases_V;
  wire [7:1]data0;
  wire \dividend0[11]_i_4__0_n_0 ;
  wire \dividend0[11]_i_4_n_0 ;
  wire \dividend0[11]_i_6__0_n_0 ;
  wire \dividend0[11]_i_6_n_0 ;
  wire \dividend0[11]_i_7__0_n_0 ;
  wire \dividend0[11]_i_7_n_0 ;
  wire \dividend0[11]_i_8__0_n_0 ;
  wire \dividend0[11]_i_8_n_0 ;
  wire \dividend0[11]_i_9__0_n_0 ;
  wire \dividend0[11]_i_9_n_0 ;
  wire \dividend0[3]_i_2__0_n_0 ;
  wire \dividend0[3]_i_2_n_0 ;
  wire \dividend0[3]_i_3__0_n_0 ;
  wire \dividend0[3]_i_3_n_0 ;
  wire \dividend0[3]_i_4__0_n_0 ;
  wire \dividend0[3]_i_4_n_0 ;
  wire \dividend0[3]_i_6__0_n_0 ;
  wire \dividend0[3]_i_6_n_0 ;
  wire \dividend0[3]_i_7__0_n_0 ;
  wire \dividend0[3]_i_7_n_0 ;
  wire \dividend0[3]_i_8__0_n_0 ;
  wire \dividend0[3]_i_8_n_0 ;
  wire \dividend0[3]_i_9__0_n_0 ;
  wire \dividend0[3]_i_9_n_0 ;
  wire \dividend0[7]_i_2__0_n_0 ;
  wire \dividend0[7]_i_2_n_0 ;
  wire \dividend0[7]_i_3__0_n_0 ;
  wire \dividend0[7]_i_3_n_0 ;
  wire \dividend0[7]_i_4__0_n_0 ;
  wire \dividend0[7]_i_4_n_0 ;
  wire \dividend0[7]_i_5__0_n_0 ;
  wire \dividend0[7]_i_5_n_0 ;
  wire [0:0]\dividend0_reg[11] ;
  wire \dividend0_reg[11]_i_1__0_n_2 ;
  wire \dividend0_reg[11]_i_1__0_n_3 ;
  wire \dividend0_reg[11]_i_1_n_2 ;
  wire \dividend0_reg[11]_i_1_n_3 ;
  wire \dividend0_reg[11]_i_5__0_n_0 ;
  wire \dividend0_reg[11]_i_5__0_n_1 ;
  wire \dividend0_reg[11]_i_5__0_n_2 ;
  wire \dividend0_reg[11]_i_5__0_n_3 ;
  wire \dividend0_reg[11]_i_5_n_0 ;
  wire \dividend0_reg[11]_i_5_n_1 ;
  wire \dividend0_reg[11]_i_5_n_2 ;
  wire \dividend0_reg[11]_i_5_n_3 ;
  wire \dividend0_reg[3]_i_1__0_n_0 ;
  wire \dividend0_reg[3]_i_1__0_n_1 ;
  wire \dividend0_reg[3]_i_1__0_n_2 ;
  wire \dividend0_reg[3]_i_1__0_n_3 ;
  wire \dividend0_reg[3]_i_1_n_0 ;
  wire \dividend0_reg[3]_i_1_n_1 ;
  wire \dividend0_reg[3]_i_1_n_2 ;
  wire \dividend0_reg[3]_i_1_n_3 ;
  wire \dividend0_reg[3]_i_5__0_n_0 ;
  wire \dividend0_reg[3]_i_5__0_n_1 ;
  wire \dividend0_reg[3]_i_5__0_n_2 ;
  wire \dividend0_reg[3]_i_5__0_n_3 ;
  wire \dividend0_reg[3]_i_5_n_0 ;
  wire \dividend0_reg[3]_i_5_n_1 ;
  wire \dividend0_reg[3]_i_5_n_2 ;
  wire \dividend0_reg[3]_i_5_n_3 ;
  wire \dividend0_reg[7]_i_1__0_n_0 ;
  wire \dividend0_reg[7]_i_1__0_n_1 ;
  wire \dividend0_reg[7]_i_1__0_n_2 ;
  wire \dividend0_reg[7]_i_1__0_n_3 ;
  wire \dividend0_reg[7]_i_1_n_0 ;
  wire \dividend0_reg[7]_i_1_n_1 ;
  wire \dividend0_reg[7]_i_1_n_2 ;
  wire \dividend0_reg[7]_i_1_n_3 ;
  wire grp_fu_519_ap_start;
  wire [15:0]in_channel_V;
  wire [30:0]in_data_V;
  wire [7:0]input_height_V;
  wire [7:0]input_width_V;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_10_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_i_8_n_0;
  wire int_ap_start_i_9_n_0;
  wire [15:0]int_ap_start_reg_i_2_0;
  wire [15:0]int_ap_start_reg_i_2_1;
  wire int_ap_start_reg_i_2_n_3;
  wire int_ap_start_reg_i_4_n_0;
  wire int_ap_start_reg_i_4_n_1;
  wire int_ap_start_reg_i_4_n_2;
  wire int_ap_start_reg_i_4_n_3;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_biases_V0;
  wire \int_biases_V[31]_i_1_n_0 ;
  wire \int_biases_V_reg_n_0_[0] ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [15:0]int_in_channel_V0;
  wire \int_in_channel_V[15]_i_3_n_0 ;
  wire [31:0]int_in_data_V0;
  wire \int_in_data_V[31]_i_1_n_0 ;
  wire \int_in_data_V_reg_n_0_[0] ;
  wire [7:0]int_input_height_V0;
  wire \int_input_height_V[7]_i_1_n_0 ;
  wire \int_input_height_V[7]_i_3_n_0 ;
  wire [7:0]int_input_width_V0;
  wire \int_input_width_V[7]_i_1_n_0 ;
  wire [0:0]\int_input_width_V_reg[7]_0 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [7:0]int_kernel_size_V0;
  wire \int_kernel_size_V[7]_i_1_n_0 ;
  wire [15:0]int_out_channel_V0;
  wire \int_out_channel_V[15]_i_1_n_0 ;
  wire [31:0]int_out_data_V0;
  wire \int_out_data_V[31]_i_1_n_0 ;
  wire \int_out_data_V_reg_n_0_[0] ;
  wire [7:0]int_padding_V0;
  wire \int_padding_V[7]_i_1_n_0 ;
  wire [7:0]int_stride_V0;
  wire \int_stride_V[7]_i_1_n_0 ;
  wire [31:0]int_weights_V0;
  wire \int_weights_V[31]_i_1_n_0 ;
  wire \int_weights_V_reg_n_0_[0] ;
  wire interrupt;
  wire [7:0]kernel_size_V;
  wire [15:0]out_channel_V;
  wire [30:0]out_data_V;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire [6:0]padding_V;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata_reg[1]_i_6_n_0 ;
  wire [10:0]ret_V_2_tr_fu_505_p2;
  wire [10:0]ret_V_5_tr_fu_539_p2;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [7:0]stride_V;
  wire [7:0]tmp_7_cast_fu_535_p1;
  wire [7:0]tmp_cast_fu_501_p1;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [30:0]weights_V;
  wire [3:2]\NLW_dividend0_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_dividend0_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[11]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_dividend0_reg[11]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend0_reg[11]_i_2__1_O_UNCONNECTED ;
  wire [3:1]\NLW_dividend0_reg[11]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend0_reg[11]_i_2__2_O_UNCONNECTED ;
  wire [3:2]NLW_int_ap_start_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BREADY),
        .I4(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(CO),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_4 
       (.I0(DI[1]),
        .I1(DI[0]),
        .O(\dividend0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_4__0 
       (.I0(\int_input_width_V_reg[7]_0 ),
        .I1(DI[0]),
        .O(\dividend0[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_6 
       (.I0(input_width_V[7]),
        .I1(kernel_size_V[7]),
        .O(\dividend0[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_6__0 
       (.I0(input_height_V[7]),
        .I1(kernel_size_V[7]),
        .O(\dividend0[11]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_7 
       (.I0(input_width_V[6]),
        .I1(kernel_size_V[6]),
        .O(\dividend0[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_7__0 
       (.I0(input_height_V[6]),
        .I1(kernel_size_V[6]),
        .O(\dividend0[11]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_8 
       (.I0(input_width_V[5]),
        .I1(kernel_size_V[5]),
        .O(\dividend0[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_8__0 
       (.I0(input_height_V[5]),
        .I1(kernel_size_V[5]),
        .O(\dividend0[11]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_9 
       (.I0(input_width_V[4]),
        .I1(kernel_size_V[4]),
        .O(\dividend0[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[11]_i_9__0 
       (.I0(input_height_V[4]),
        .I1(kernel_size_V[4]),
        .O(\dividend0[11]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2 
       (.I0(padding_V[2]),
        .I1(tmp_7_cast_fu_535_p1[3]),
        .O(\dividend0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__0 
       (.I0(padding_V[2]),
        .I1(tmp_cast_fu_501_p1[3]),
        .O(\dividend0[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_3 
       (.I0(padding_V[1]),
        .I1(tmp_7_cast_fu_535_p1[2]),
        .O(\dividend0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_3__0 
       (.I0(padding_V[1]),
        .I1(tmp_cast_fu_501_p1[2]),
        .O(\dividend0[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_4 
       (.I0(padding_V[0]),
        .I1(tmp_7_cast_fu_535_p1[1]),
        .O(\dividend0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_4__0 
       (.I0(padding_V[0]),
        .I1(tmp_cast_fu_501_p1[1]),
        .O(\dividend0[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_6 
       (.I0(input_width_V[3]),
        .I1(kernel_size_V[3]),
        .O(\dividend0[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_6__0 
       (.I0(input_height_V[3]),
        .I1(kernel_size_V[3]),
        .O(\dividend0[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_7 
       (.I0(input_width_V[2]),
        .I1(kernel_size_V[2]),
        .O(\dividend0[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_7__0 
       (.I0(input_height_V[2]),
        .I1(kernel_size_V[2]),
        .O(\dividend0[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_8 
       (.I0(input_width_V[1]),
        .I1(kernel_size_V[1]),
        .O(\dividend0[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_8__0 
       (.I0(input_height_V[1]),
        .I1(kernel_size_V[1]),
        .O(\dividend0[3]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_9 
       (.I0(input_width_V[0]),
        .I1(kernel_size_V[0]),
        .O(\dividend0[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dividend0[3]_i_9__0 
       (.I0(input_height_V[0]),
        .I1(kernel_size_V[0]),
        .O(\dividend0[3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_2 
       (.I0(padding_V[6]),
        .I1(tmp_7_cast_fu_535_p1[7]),
        .O(\dividend0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_2__0 
       (.I0(padding_V[6]),
        .I1(tmp_cast_fu_501_p1[7]),
        .O(\dividend0[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_3 
       (.I0(padding_V[5]),
        .I1(tmp_7_cast_fu_535_p1[6]),
        .O(\dividend0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_3__0 
       (.I0(padding_V[5]),
        .I1(tmp_cast_fu_501_p1[6]),
        .O(\dividend0[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_4 
       (.I0(padding_V[4]),
        .I1(tmp_7_cast_fu_535_p1[5]),
        .O(\dividend0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_4__0 
       (.I0(padding_V[4]),
        .I1(tmp_cast_fu_501_p1[5]),
        .O(\dividend0[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_5 
       (.I0(padding_V[3]),
        .I1(tmp_7_cast_fu_535_p1[4]),
        .O(\dividend0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[7]_i_5__0 
       (.I0(padding_V[3]),
        .I1(tmp_cast_fu_501_p1[4]),
        .O(\dividend0[7]_i_5__0_n_0 ));
  CARRY4 \dividend0_reg[11]_i_1 
       (.CI(\dividend0_reg[7]_i_1_n_0 ),
        .CO({\NLW_dividend0_reg[11]_i_1_CO_UNCONNECTED [3:2],\dividend0_reg[11]_i_1_n_2 ,\dividend0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O({\NLW_dividend0_reg[11]_i_1_O_UNCONNECTED [3],ret_V_5_tr_fu_539_p2[10:8]}),
        .S({1'b0,1'b1,S,\dividend0[11]_i_4_n_0 }));
  CARRY4 \dividend0_reg[11]_i_1__0 
       (.CI(\dividend0_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_dividend0_reg[11]_i_1__0_CO_UNCONNECTED [3:2],\dividend0_reg[11]_i_1__0_n_2 ,\dividend0_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\int_input_width_V_reg[7]_0 ,DI[0]}),
        .O({\NLW_dividend0_reg[11]_i_1__0_O_UNCONNECTED [3],ret_V_2_tr_fu_505_p2[10:8]}),
        .S({1'b0,1'b1,\dividend0_reg[11] ,\dividend0[11]_i_4__0_n_0 }));
  CARRY4 \dividend0_reg[11]_i_2__1 
       (.CI(\dividend0_reg[11]_i_5_n_0 ),
        .CO({\NLW_dividend0_reg[11]_i_2__1_CO_UNCONNECTED [3:1],DI[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dividend0_reg[11]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \dividend0_reg[11]_i_2__2 
       (.CI(\dividend0_reg[11]_i_5__0_n_0 ),
        .CO({\NLW_dividend0_reg[11]_i_2__2_CO_UNCONNECTED [3:1],\int_input_width_V_reg[7]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dividend0_reg[11]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \dividend0_reg[11]_i_5 
       (.CI(\dividend0_reg[3]_i_5_n_0 ),
        .CO({\dividend0_reg[11]_i_5_n_0 ,\dividend0_reg[11]_i_5_n_1 ,\dividend0_reg[11]_i_5_n_2 ,\dividend0_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(input_height_V[7:4]),
        .O(tmp_7_cast_fu_535_p1[7:4]),
        .S({\dividend0[11]_i_6__0_n_0 ,\dividend0[11]_i_7__0_n_0 ,\dividend0[11]_i_8__0_n_0 ,\dividend0[11]_i_9__0_n_0 }));
  CARRY4 \dividend0_reg[11]_i_5__0 
       (.CI(\dividend0_reg[3]_i_5__0_n_0 ),
        .CO({\dividend0_reg[11]_i_5__0_n_0 ,\dividend0_reg[11]_i_5__0_n_1 ,\dividend0_reg[11]_i_5__0_n_2 ,\dividend0_reg[11]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI(input_width_V[7:4]),
        .O(tmp_cast_fu_501_p1[7:4]),
        .S({\dividend0[11]_i_6_n_0 ,\dividend0[11]_i_7_n_0 ,\dividend0[11]_i_8_n_0 ,\dividend0[11]_i_9_n_0 }));
  CARRY4 \dividend0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1_n_0 ,\dividend0_reg[3]_i_1_n_1 ,\dividend0_reg[3]_i_1_n_2 ,\dividend0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({padding_V[2:0],1'b0}),
        .O(ret_V_5_tr_fu_539_p2[3:0]),
        .S({\dividend0[3]_i_2_n_0 ,\dividend0[3]_i_3_n_0 ,\dividend0[3]_i_4_n_0 ,tmp_7_cast_fu_535_p1[0]}));
  CARRY4 \dividend0_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__0_n_0 ,\dividend0_reg[3]_i_1__0_n_1 ,\dividend0_reg[3]_i_1__0_n_2 ,\dividend0_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({padding_V[2:0],1'b0}),
        .O(ret_V_2_tr_fu_505_p2[3:0]),
        .S({\dividend0[3]_i_2__0_n_0 ,\dividend0[3]_i_3__0_n_0 ,\dividend0[3]_i_4__0_n_0 ,tmp_cast_fu_501_p1[0]}));
  CARRY4 \dividend0_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_5_n_0 ,\dividend0_reg[3]_i_5_n_1 ,\dividend0_reg[3]_i_5_n_2 ,\dividend0_reg[3]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI(input_height_V[3:0]),
        .O(tmp_7_cast_fu_535_p1[3:0]),
        .S({\dividend0[3]_i_6__0_n_0 ,\dividend0[3]_i_7__0_n_0 ,\dividend0[3]_i_8__0_n_0 ,\dividend0[3]_i_9__0_n_0 }));
  CARRY4 \dividend0_reg[3]_i_5__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_5__0_n_0 ,\dividend0_reg[3]_i_5__0_n_1 ,\dividend0_reg[3]_i_5__0_n_2 ,\dividend0_reg[3]_i_5__0_n_3 }),
        .CYINIT(1'b1),
        .DI(input_width_V[3:0]),
        .O(tmp_cast_fu_501_p1[3:0]),
        .S({\dividend0[3]_i_6_n_0 ,\dividend0[3]_i_7_n_0 ,\dividend0[3]_i_8_n_0 ,\dividend0[3]_i_9_n_0 }));
  CARRY4 \dividend0_reg[7]_i_1 
       (.CI(\dividend0_reg[3]_i_1_n_0 ),
        .CO({\dividend0_reg[7]_i_1_n_0 ,\dividend0_reg[7]_i_1_n_1 ,\dividend0_reg[7]_i_1_n_2 ,\dividend0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(padding_V[6:3]),
        .O(ret_V_5_tr_fu_539_p2[7:4]),
        .S({\dividend0[7]_i_2_n_0 ,\dividend0[7]_i_3_n_0 ,\dividend0[7]_i_4_n_0 ,\dividend0[7]_i_5_n_0 }));
  CARRY4 \dividend0_reg[7]_i_1__0 
       (.CI(\dividend0_reg[3]_i_1__0_n_0 ),
        .CO({\dividend0_reg[7]_i_1__0_n_0 ,\dividend0_reg[7]_i_1__0_n_1 ,\dividend0_reg[7]_i_1__0_n_2 ,\dividend0_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(padding_V[6:3]),
        .O(ret_V_2_tr_fu_505_p2[7:4]),
        .S({\dividend0[7]_i_2__0_n_0 ,\dividend0[7]_i_3__0_n_0 ,\dividend0[7]_i_4__0_n_0 ,\dividend0[7]_i_5__0_n_0 }));
  LUT6 #(
    .INIT(64'hFFDFDFDFFF000000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_0),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(int_ap_done_i_3_n_0),
        .I3(CO),
        .I4(Q[1]),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .O(int_ap_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_ap_done_i_3
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_done));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(CO),
        .I2(Q[1]),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_10
       (.I0(int_ap_start_reg_i_2_0[0]),
        .I1(int_ap_start_reg_i_2_1[0]),
        .I2(int_ap_start_reg_i_2_0[1]),
        .I3(int_ap_start_reg_i_2_1[1]),
        .I4(int_ap_start_reg_i_2_1[2]),
        .I5(int_ap_start_reg_i_2_0[2]),
        .O(int_ap_start_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    int_ap_start_i_3
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_in_channel_V[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  LUT2 #(
    .INIT(4'h9)) 
    int_ap_start_i_5
       (.I0(int_ap_start_reg_i_2_1[15]),
        .I1(int_ap_start_reg_i_2_0[15]),
        .O(int_ap_start_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_6
       (.I0(int_ap_start_reg_i_2_0[14]),
        .I1(int_ap_start_reg_i_2_1[14]),
        .I2(int_ap_start_reg_i_2_0[12]),
        .I3(int_ap_start_reg_i_2_1[12]),
        .I4(int_ap_start_reg_i_2_1[13]),
        .I5(int_ap_start_reg_i_2_0[13]),
        .O(int_ap_start_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_7
       (.I0(int_ap_start_reg_i_2_0[10]),
        .I1(int_ap_start_reg_i_2_1[10]),
        .I2(int_ap_start_reg_i_2_0[9]),
        .I3(int_ap_start_reg_i_2_1[9]),
        .I4(int_ap_start_reg_i_2_1[11]),
        .I5(int_ap_start_reg_i_2_0[11]),
        .O(int_ap_start_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_8
       (.I0(int_ap_start_reg_i_2_0[6]),
        .I1(int_ap_start_reg_i_2_1[6]),
        .I2(int_ap_start_reg_i_2_0[7]),
        .I3(int_ap_start_reg_i_2_1[7]),
        .I4(int_ap_start_reg_i_2_1[8]),
        .I5(int_ap_start_reg_i_2_0[8]),
        .O(int_ap_start_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_9
       (.I0(int_ap_start_reg_i_2_0[3]),
        .I1(int_ap_start_reg_i_2_1[3]),
        .I2(int_ap_start_reg_i_2_0[4]),
        .I3(int_ap_start_reg_i_2_1[4]),
        .I4(int_ap_start_reg_i_2_1[5]),
        .I5(int_ap_start_reg_i_2_0[5]),
        .O(int_ap_start_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  CARRY4 int_ap_start_reg_i_2
       (.CI(int_ap_start_reg_i_4_n_0),
        .CO({NLW_int_ap_start_reg_i_2_CO_UNCONNECTED[3:2],CO,int_ap_start_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,int_ap_start_i_5_n_0,int_ap_start_i_6_n_0}));
  CARRY4 int_ap_start_reg_i_4
       (.CI(1'b0),
        .CO({int_ap_start_reg_i_4_n_0,int_ap_start_reg_i_4_n_1,int_ap_start_reg_i_4_n_2,int_ap_start_reg_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_4_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_7_n_0,int_ap_start_i_8_n_0,int_ap_start_i_9_n_0,int_ap_start_i_10_n_0}));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[0]_i_1 
       (.I0(\int_biases_V_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_biases_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[10]_i_1 
       (.I0(biases_V[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[10]),
        .O(int_biases_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[11]_i_1 
       (.I0(biases_V[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[11]),
        .O(int_biases_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[12]_i_1 
       (.I0(biases_V[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[12]),
        .O(int_biases_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[13]_i_1 
       (.I0(biases_V[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[13]),
        .O(int_biases_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[14]_i_1 
       (.I0(biases_V[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[14]),
        .O(int_biases_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[15]_i_1 
       (.I0(biases_V[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[15]),
        .O(int_biases_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[16]_i_1 
       (.I0(biases_V[15]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[16]),
        .O(int_biases_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[17]_i_1 
       (.I0(biases_V[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[17]),
        .O(int_biases_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[18]_i_1 
       (.I0(biases_V[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[18]),
        .O(int_biases_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[19]_i_1 
       (.I0(biases_V[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[19]),
        .O(int_biases_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[1]_i_1 
       (.I0(biases_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_biases_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[20]_i_1 
       (.I0(biases_V[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[20]),
        .O(int_biases_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[21]_i_1 
       (.I0(biases_V[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[21]),
        .O(int_biases_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[22]_i_1 
       (.I0(biases_V[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[22]),
        .O(int_biases_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[23]_i_1 
       (.I0(biases_V[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[23]),
        .O(int_biases_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[24]_i_1 
       (.I0(biases_V[23]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[24]),
        .O(int_biases_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[25]_i_1 
       (.I0(biases_V[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[25]),
        .O(int_biases_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[26]_i_1 
       (.I0(biases_V[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[26]),
        .O(int_biases_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[27]_i_1 
       (.I0(biases_V[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[27]),
        .O(int_biases_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[28]_i_1 
       (.I0(biases_V[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[28]),
        .O(int_biases_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[29]_i_1 
       (.I0(biases_V[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[29]),
        .O(int_biases_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[2]_i_1 
       (.I0(biases_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_biases_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[30]_i_1 
       (.I0(biases_V[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[30]),
        .O(int_biases_V0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_biases_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_input_height_V[7]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_biases_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[31]_i_2 
       (.I0(biases_V[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[31]),
        .O(int_biases_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[3]_i_1 
       (.I0(biases_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_biases_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[4]_i_1 
       (.I0(biases_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_biases_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[5]_i_1 
       (.I0(biases_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_biases_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[6]_i_1 
       (.I0(biases_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_biases_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[7]_i_1 
       (.I0(biases_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_biases_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[8]_i_1 
       (.I0(biases_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[8]),
        .O(int_biases_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_biases_V[9]_i_1 
       (.I0(biases_V[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[9]),
        .O(int_biases_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[0]),
        .Q(\int_biases_V_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[10]),
        .Q(biases_V[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[11]),
        .Q(biases_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[12]),
        .Q(biases_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[13]),
        .Q(biases_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[14]),
        .Q(biases_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[15]),
        .Q(biases_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[16]),
        .Q(biases_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[17]),
        .Q(biases_V[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[18]),
        .Q(biases_V[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[19]),
        .Q(biases_V[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[1]),
        .Q(biases_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[20]),
        .Q(biases_V[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[21]),
        .Q(biases_V[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[22]),
        .Q(biases_V[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[23]),
        .Q(biases_V[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[24]),
        .Q(biases_V[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[25]),
        .Q(biases_V[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[26]),
        .Q(biases_V[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[27]),
        .Q(biases_V[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[28]),
        .Q(biases_V[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[29]),
        .Q(biases_V[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[2]),
        .Q(biases_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[30]),
        .Q(biases_V[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[31]),
        .Q(biases_V[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[3]),
        .Q(biases_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[4]),
        .Q(biases_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[5]),
        .Q(biases_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[6]),
        .Q(biases_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[7]),
        .Q(biases_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[8]),
        .Q(biases_V[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_biases_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_biases_V[31]_i_1_n_0 ),
        .D(int_biases_V0[9]),
        .Q(biases_V[8]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(int_gie_i_3_n_0),
        .I3(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .O(int_gie_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_in_channel_V[15]_i_3_n_0 ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[0]_i_1 
       (.I0(in_channel_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_in_channel_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[10]_i_1 
       (.I0(in_channel_V[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[10]),
        .O(int_in_channel_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[11]_i_1 
       (.I0(in_channel_V[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[11]),
        .O(int_in_channel_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[12]_i_1 
       (.I0(in_channel_V[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[12]),
        .O(int_in_channel_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[13]_i_1 
       (.I0(in_channel_V[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[13]),
        .O(int_in_channel_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[14]_i_1 
       (.I0(in_channel_V[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[14]),
        .O(int_in_channel_V0[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_in_channel_V[15]_i_1 
       (.I0(\int_in_channel_V[15]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[15]_i_2 
       (.I0(in_channel_V[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[15]),
        .O(int_in_channel_V0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \int_in_channel_V[15]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_in_channel_V[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[1]_i_1 
       (.I0(in_channel_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_in_channel_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[2]_i_1 
       (.I0(in_channel_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_in_channel_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[3]_i_1 
       (.I0(in_channel_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_in_channel_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[4]_i_1 
       (.I0(in_channel_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_in_channel_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[5]_i_1 
       (.I0(in_channel_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_in_channel_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[6]_i_1 
       (.I0(in_channel_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_in_channel_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[7]_i_1 
       (.I0(in_channel_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_in_channel_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[8]_i_1 
       (.I0(in_channel_V[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[8]),
        .O(int_in_channel_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_channel_V[9]_i_1 
       (.I0(in_channel_V[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[9]),
        .O(int_in_channel_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[0]),
        .Q(in_channel_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[10]),
        .Q(in_channel_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[11]),
        .Q(in_channel_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[12]),
        .Q(in_channel_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[13]),
        .Q(in_channel_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[14]),
        .Q(in_channel_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[15]),
        .Q(in_channel_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[1]),
        .Q(in_channel_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[2]),
        .Q(in_channel_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[3]),
        .Q(in_channel_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[4]),
        .Q(in_channel_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[5]),
        .Q(in_channel_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[6]),
        .Q(in_channel_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[7]),
        .Q(in_channel_V[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[8]),
        .Q(in_channel_V[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_channel_V_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_channel_V0[9]),
        .Q(in_channel_V[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[0]_i_1 
       (.I0(\int_in_data_V_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_in_data_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[10]_i_1 
       (.I0(in_data_V[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[10]),
        .O(int_in_data_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[11]_i_1 
       (.I0(in_data_V[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[11]),
        .O(int_in_data_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[12]_i_1 
       (.I0(in_data_V[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[12]),
        .O(int_in_data_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[13]_i_1 
       (.I0(in_data_V[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[13]),
        .O(int_in_data_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[14]_i_1 
       (.I0(in_data_V[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[14]),
        .O(int_in_data_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[15]_i_1 
       (.I0(in_data_V[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[15]),
        .O(int_in_data_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[16]_i_1 
       (.I0(in_data_V[15]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[16]),
        .O(int_in_data_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[17]_i_1 
       (.I0(in_data_V[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[17]),
        .O(int_in_data_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[18]_i_1 
       (.I0(in_data_V[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[18]),
        .O(int_in_data_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[19]_i_1 
       (.I0(in_data_V[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[19]),
        .O(int_in_data_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[1]_i_1 
       (.I0(in_data_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_in_data_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[20]_i_1 
       (.I0(in_data_V[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[20]),
        .O(int_in_data_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[21]_i_1 
       (.I0(in_data_V[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[21]),
        .O(int_in_data_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[22]_i_1 
       (.I0(in_data_V[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[22]),
        .O(int_in_data_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[23]_i_1 
       (.I0(in_data_V[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[23]),
        .O(int_in_data_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[24]_i_1 
       (.I0(in_data_V[23]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[24]),
        .O(int_in_data_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[25]_i_1 
       (.I0(in_data_V[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[25]),
        .O(int_in_data_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[26]_i_1 
       (.I0(in_data_V[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[26]),
        .O(int_in_data_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[27]_i_1 
       (.I0(in_data_V[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[27]),
        .O(int_in_data_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[28]_i_1 
       (.I0(in_data_V[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[28]),
        .O(int_in_data_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[29]_i_1 
       (.I0(in_data_V[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[29]),
        .O(int_in_data_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[2]_i_1 
       (.I0(in_data_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_in_data_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[30]_i_1 
       (.I0(in_data_V[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[30]),
        .O(int_in_data_V0[30]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_in_data_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_input_height_V[7]_i_3_n_0 ),
        .O(\int_in_data_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[31]_i_2 
       (.I0(in_data_V[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[31]),
        .O(int_in_data_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[3]_i_1 
       (.I0(in_data_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_in_data_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[4]_i_1 
       (.I0(in_data_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_in_data_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[5]_i_1 
       (.I0(in_data_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_in_data_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[6]_i_1 
       (.I0(in_data_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_in_data_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[7]_i_1 
       (.I0(in_data_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_in_data_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[8]_i_1 
       (.I0(in_data_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[8]),
        .O(int_in_data_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_data_V[9]_i_1 
       (.I0(in_data_V[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[9]),
        .O(int_in_data_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[0]),
        .Q(\int_in_data_V_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[10]),
        .Q(in_data_V[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[11]),
        .Q(in_data_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[12]),
        .Q(in_data_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[13]),
        .Q(in_data_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[14]),
        .Q(in_data_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[15]),
        .Q(in_data_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[16]),
        .Q(in_data_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[17]),
        .Q(in_data_V[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[18]),
        .Q(in_data_V[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[19]),
        .Q(in_data_V[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[1]),
        .Q(in_data_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[20]),
        .Q(in_data_V[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[21]),
        .Q(in_data_V[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[22]),
        .Q(in_data_V[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[23]),
        .Q(in_data_V[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[24]),
        .Q(in_data_V[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[25]),
        .Q(in_data_V[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[26]),
        .Q(in_data_V[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[27]),
        .Q(in_data_V[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[28]),
        .Q(in_data_V[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[29]),
        .Q(in_data_V[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[2]),
        .Q(in_data_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[30]),
        .Q(in_data_V[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[31]),
        .Q(in_data_V[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[3]),
        .Q(in_data_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[4]),
        .Q(in_data_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[5]),
        .Q(in_data_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[6]),
        .Q(in_data_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[7]),
        .Q(in_data_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[8]),
        .Q(in_data_V[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_data_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_in_data_V[31]_i_1_n_0 ),
        .D(int_in_data_V0[9]),
        .Q(in_data_V[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[0]_i_1 
       (.I0(input_height_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_input_height_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[1]_i_1 
       (.I0(input_height_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_input_height_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[2]_i_1 
       (.I0(input_height_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_input_height_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[3]_i_1 
       (.I0(input_height_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_input_height_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[4]_i_1 
       (.I0(input_height_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_input_height_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[5]_i_1 
       (.I0(input_height_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_input_height_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[6]_i_1 
       (.I0(input_height_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_input_height_V0[6]));
  LUT4 #(
    .INIT(16'h0100)) 
    \int_input_height_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_input_height_V[7]_i_3_n_0 ),
        .O(\int_input_height_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_height_V[7]_i_2 
       (.I0(input_height_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_input_height_V0[7]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_input_height_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_input_height_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[0]),
        .Q(input_height_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[1]),
        .Q(input_height_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[2]),
        .Q(input_height_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[3]),
        .Q(input_height_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[4]),
        .Q(input_height_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[5]),
        .Q(input_height_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[6]),
        .Q(input_height_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_height_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_height_V[7]_i_1_n_0 ),
        .D(int_input_height_V0[7]),
        .Q(input_height_V[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[0]_i_1 
       (.I0(input_width_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_input_width_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[1]_i_1 
       (.I0(input_width_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_input_width_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[2]_i_1 
       (.I0(input_width_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_input_width_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[3]_i_1 
       (.I0(input_width_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_input_width_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[4]_i_1 
       (.I0(input_width_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_input_width_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[5]_i_1 
       (.I0(input_width_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_input_width_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[6]_i_1 
       (.I0(input_width_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_input_width_V0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_input_width_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_in_channel_V[15]_i_3_n_0 ),
        .O(\int_input_width_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_width_V[7]_i_2 
       (.I0(input_width_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_input_width_V0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[0]),
        .Q(input_width_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[1]),
        .Q(input_width_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[2]),
        .Q(input_width_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[3]),
        .Q(input_width_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[4]),
        .Q(input_width_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[5]),
        .Q(input_width_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[6]),
        .Q(input_width_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_width_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_width_V[7]_i_1_n_0 ),
        .D(int_input_width_V0[7]),
        .Q(input_width_V[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_i_3_n_0),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(Q[1]),
        .I4(CO),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[0]_i_1 
       (.I0(kernel_size_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_kernel_size_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[1]_i_1 
       (.I0(kernel_size_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_kernel_size_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[2]_i_1 
       (.I0(kernel_size_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_kernel_size_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[3]_i_1 
       (.I0(kernel_size_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_kernel_size_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[4]_i_1 
       (.I0(kernel_size_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_kernel_size_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[5]_i_1 
       (.I0(kernel_size_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_kernel_size_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[6]_i_1 
       (.I0(kernel_size_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_kernel_size_V0[6]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_kernel_size_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_in_channel_V[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_kernel_size_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_kernel_size_V[7]_i_2 
       (.I0(kernel_size_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_kernel_size_V0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[0]),
        .Q(kernel_size_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[1]),
        .Q(kernel_size_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[2]),
        .Q(kernel_size_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[3]),
        .Q(kernel_size_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[4]),
        .Q(kernel_size_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[5]),
        .Q(kernel_size_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[6]),
        .Q(kernel_size_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kernel_size_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_size_V[7]_i_1_n_0 ),
        .D(int_kernel_size_V0[7]),
        .Q(kernel_size_V[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[0]_i_1 
       (.I0(out_channel_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_out_channel_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[10]_i_1 
       (.I0(out_channel_V[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[10]),
        .O(int_out_channel_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[11]_i_1 
       (.I0(out_channel_V[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[11]),
        .O(int_out_channel_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[12]_i_1 
       (.I0(out_channel_V[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[12]),
        .O(int_out_channel_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[13]_i_1 
       (.I0(out_channel_V[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[13]),
        .O(int_out_channel_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[14]_i_1 
       (.I0(out_channel_V[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[14]),
        .O(int_out_channel_V0[14]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_out_channel_V[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_in_channel_V[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_out_channel_V[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[15]_i_2 
       (.I0(out_channel_V[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[15]),
        .O(int_out_channel_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[1]_i_1 
       (.I0(out_channel_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_out_channel_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[2]_i_1 
       (.I0(out_channel_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_out_channel_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[3]_i_1 
       (.I0(out_channel_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_out_channel_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[4]_i_1 
       (.I0(out_channel_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_out_channel_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[5]_i_1 
       (.I0(out_channel_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_out_channel_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[6]_i_1 
       (.I0(out_channel_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_out_channel_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[7]_i_1 
       (.I0(out_channel_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_out_channel_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[8]_i_1 
       (.I0(out_channel_V[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[8]),
        .O(int_out_channel_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_channel_V[9]_i_1 
       (.I0(out_channel_V[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[9]),
        .O(int_out_channel_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[0]),
        .Q(out_channel_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[10]),
        .Q(out_channel_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[11]),
        .Q(out_channel_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[12]),
        .Q(out_channel_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[13]),
        .Q(out_channel_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[14]),
        .Q(out_channel_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[15]),
        .Q(out_channel_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[1]),
        .Q(out_channel_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[2]),
        .Q(out_channel_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[3]),
        .Q(out_channel_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[4]),
        .Q(out_channel_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[5]),
        .Q(out_channel_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[6]),
        .Q(out_channel_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[7]),
        .Q(out_channel_V[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[8]),
        .Q(out_channel_V[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_channel_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_channel_V[15]_i_1_n_0 ),
        .D(int_out_channel_V0[9]),
        .Q(out_channel_V[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[0]_i_1 
       (.I0(\int_out_data_V_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_out_data_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[10]_i_1 
       (.I0(out_data_V[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[10]),
        .O(int_out_data_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[11]_i_1 
       (.I0(out_data_V[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[11]),
        .O(int_out_data_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[12]_i_1 
       (.I0(out_data_V[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[12]),
        .O(int_out_data_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[13]_i_1 
       (.I0(out_data_V[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[13]),
        .O(int_out_data_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[14]_i_1 
       (.I0(out_data_V[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[14]),
        .O(int_out_data_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[15]_i_1 
       (.I0(out_data_V[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[15]),
        .O(int_out_data_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[16]_i_1 
       (.I0(out_data_V[15]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[16]),
        .O(int_out_data_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[17]_i_1 
       (.I0(out_data_V[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[17]),
        .O(int_out_data_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[18]_i_1 
       (.I0(out_data_V[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[18]),
        .O(int_out_data_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[19]_i_1 
       (.I0(out_data_V[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[19]),
        .O(int_out_data_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[1]_i_1 
       (.I0(out_data_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_out_data_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[20]_i_1 
       (.I0(out_data_V[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[20]),
        .O(int_out_data_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[21]_i_1 
       (.I0(out_data_V[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[21]),
        .O(int_out_data_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[22]_i_1 
       (.I0(out_data_V[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[22]),
        .O(int_out_data_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[23]_i_1 
       (.I0(out_data_V[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[23]),
        .O(int_out_data_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[24]_i_1 
       (.I0(out_data_V[23]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[24]),
        .O(int_out_data_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[25]_i_1 
       (.I0(out_data_V[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[25]),
        .O(int_out_data_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[26]_i_1 
       (.I0(out_data_V[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[26]),
        .O(int_out_data_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[27]_i_1 
       (.I0(out_data_V[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[27]),
        .O(int_out_data_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[28]_i_1 
       (.I0(out_data_V[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[28]),
        .O(int_out_data_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[29]_i_1 
       (.I0(out_data_V[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[29]),
        .O(int_out_data_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[2]_i_1 
       (.I0(out_data_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_out_data_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[30]_i_1 
       (.I0(out_data_V[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[30]),
        .O(int_out_data_V0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_out_data_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_input_height_V[7]_i_3_n_0 ),
        .O(\int_out_data_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[31]_i_2 
       (.I0(out_data_V[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[31]),
        .O(int_out_data_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[3]_i_1 
       (.I0(out_data_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_out_data_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[4]_i_1 
       (.I0(out_data_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_out_data_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[5]_i_1 
       (.I0(out_data_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_out_data_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[6]_i_1 
       (.I0(out_data_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_out_data_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[7]_i_1 
       (.I0(out_data_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_out_data_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[8]_i_1 
       (.I0(out_data_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[8]),
        .O(int_out_data_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_data_V[9]_i_1 
       (.I0(out_data_V[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[9]),
        .O(int_out_data_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[0]),
        .Q(\int_out_data_V_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[10]),
        .Q(out_data_V[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[11]),
        .Q(out_data_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[12]),
        .Q(out_data_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[13]),
        .Q(out_data_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[14]),
        .Q(out_data_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[15]),
        .Q(out_data_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[16]),
        .Q(out_data_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[17]),
        .Q(out_data_V[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[18]),
        .Q(out_data_V[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[19]),
        .Q(out_data_V[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[1]),
        .Q(out_data_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[20]),
        .Q(out_data_V[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[21]),
        .Q(out_data_V[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[22]),
        .Q(out_data_V[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[23]),
        .Q(out_data_V[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[24]),
        .Q(out_data_V[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[25]),
        .Q(out_data_V[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[26]),
        .Q(out_data_V[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[27]),
        .Q(out_data_V[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[28]),
        .Q(out_data_V[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[29]),
        .Q(out_data_V[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[2]),
        .Q(out_data_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[30]),
        .Q(out_data_V[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[31]),
        .Q(out_data_V[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[3]),
        .Q(out_data_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[4]),
        .Q(out_data_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[5]),
        .Q(out_data_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[6]),
        .Q(out_data_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[7]),
        .Q(out_data_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[8]),
        .Q(out_data_V[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_data_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_data_V[31]_i_1_n_0 ),
        .D(int_out_data_V0[9]),
        .Q(out_data_V[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[0]_i_1 
       (.I0(padding_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_padding_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[1]_i_1 
       (.I0(padding_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_padding_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[2]_i_1 
       (.I0(padding_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_padding_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[3]_i_1 
       (.I0(padding_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_padding_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[4]_i_1 
       (.I0(padding_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_padding_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[5]_i_1 
       (.I0(padding_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_padding_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[6]_i_1 
       (.I0(padding_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_padding_V0[6]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_padding_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_in_channel_V[15]_i_3_n_0 ),
        .O(\int_padding_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_padding_V[7]_i_2 
       (.I0(DI[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_padding_V0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[0]),
        .Q(padding_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[1]),
        .Q(padding_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[2]),
        .Q(padding_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[3]),
        .Q(padding_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[4]),
        .Q(padding_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[5]),
        .Q(padding_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[6]),
        .Q(padding_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_padding_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_padding_V[7]_i_1_n_0 ),
        .D(int_padding_V0[7]),
        .Q(DI[0]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[0]_i_1 
       (.I0(stride_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_stride_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[1]_i_1 
       (.I0(stride_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_stride_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[2]_i_1 
       (.I0(stride_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_stride_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[3]_i_1 
       (.I0(stride_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_stride_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[4]_i_1 
       (.I0(stride_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_stride_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[5]_i_1 
       (.I0(stride_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_stride_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[6]_i_1 
       (.I0(stride_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_stride_V0[6]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_stride_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_in_channel_V[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_stride_V[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_stride_V[7]_i_2 
       (.I0(stride_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_stride_V0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[0]),
        .Q(stride_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[1]),
        .Q(stride_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[2]),
        .Q(stride_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[3]),
        .Q(stride_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[4]),
        .Q(stride_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[5]),
        .Q(stride_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[6]),
        .Q(stride_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_stride_V[7]_i_1_n_0 ),
        .D(int_stride_V0[7]),
        .Q(stride_V[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[0]_i_1 
       (.I0(\int_weights_V_reg_n_0_[0] ),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[0]),
        .O(int_weights_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[10]_i_1 
       (.I0(weights_V[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[10]),
        .O(int_weights_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[11]_i_1 
       (.I0(weights_V[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[11]),
        .O(int_weights_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[12]_i_1 
       (.I0(weights_V[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[12]),
        .O(int_weights_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[13]_i_1 
       (.I0(weights_V[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[13]),
        .O(int_weights_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[14]_i_1 
       (.I0(weights_V[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[14]),
        .O(int_weights_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[15]_i_1 
       (.I0(weights_V[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[15]),
        .O(int_weights_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[16]_i_1 
       (.I0(weights_V[15]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[16]),
        .O(int_weights_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[17]_i_1 
       (.I0(weights_V[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[17]),
        .O(int_weights_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[18]_i_1 
       (.I0(weights_V[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[18]),
        .O(int_weights_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[19]_i_1 
       (.I0(weights_V[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[19]),
        .O(int_weights_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[1]_i_1 
       (.I0(weights_V[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[1]),
        .O(int_weights_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[20]_i_1 
       (.I0(weights_V[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[20]),
        .O(int_weights_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[21]_i_1 
       (.I0(weights_V[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[21]),
        .O(int_weights_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[22]_i_1 
       (.I0(weights_V[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[22]),
        .O(int_weights_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[23]_i_1 
       (.I0(weights_V[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(s_axi_AXILiteS_WDATA[23]),
        .O(int_weights_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[24]_i_1 
       (.I0(weights_V[23]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[24]),
        .O(int_weights_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[25]_i_1 
       (.I0(weights_V[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[25]),
        .O(int_weights_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[26]_i_1 
       (.I0(weights_V[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[26]),
        .O(int_weights_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[27]_i_1 
       (.I0(weights_V[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[27]),
        .O(int_weights_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[28]_i_1 
       (.I0(weights_V[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[28]),
        .O(int_weights_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[29]_i_1 
       (.I0(weights_V[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[29]),
        .O(int_weights_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[2]_i_1 
       (.I0(weights_V[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[2]),
        .O(int_weights_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[30]_i_1 
       (.I0(weights_V[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[30]),
        .O(int_weights_V0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_weights_V[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_input_height_V[7]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_weights_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[31]_i_2 
       (.I0(weights_V[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(s_axi_AXILiteS_WDATA[31]),
        .O(int_weights_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[3]_i_1 
       (.I0(weights_V[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[3]),
        .O(int_weights_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[4]_i_1 
       (.I0(weights_V[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[4]),
        .O(int_weights_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[5]_i_1 
       (.I0(weights_V[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[5]),
        .O(int_weights_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[6]_i_1 
       (.I0(weights_V[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[6]),
        .O(int_weights_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[7]_i_1 
       (.I0(weights_V[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(s_axi_AXILiteS_WDATA[7]),
        .O(int_weights_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[8]_i_1 
       (.I0(weights_V[7]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[8]),
        .O(int_weights_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights_V[9]_i_1 
       (.I0(weights_V[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(s_axi_AXILiteS_WDATA[9]),
        .O(int_weights_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[0]),
        .Q(\int_weights_V_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[10]),
        .Q(weights_V[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[11]),
        .Q(weights_V[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[12]),
        .Q(weights_V[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[13]),
        .Q(weights_V[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[14]),
        .Q(weights_V[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[15]),
        .Q(weights_V[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[16]),
        .Q(weights_V[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[17]),
        .Q(weights_V[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[18]),
        .Q(weights_V[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[19]),
        .Q(weights_V[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[1]),
        .Q(weights_V[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[20]),
        .Q(weights_V[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[21]),
        .Q(weights_V[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[22]),
        .Q(weights_V[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[23]),
        .Q(weights_V[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[24]),
        .Q(weights_V[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[25]),
        .Q(weights_V[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[26]),
        .Q(weights_V[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[27]),
        .Q(weights_V[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[28]),
        .Q(weights_V[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[29]),
        .Q(weights_V[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[2]),
        .Q(weights_V[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[30]),
        .Q(weights_V[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[31]),
        .Q(weights_V[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[3]),
        .Q(weights_V[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[4]),
        .Q(weights_V[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[5]),
        .Q(weights_V[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[6]),
        .Q(weights_V[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[7]),
        .Q(weights_V[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[8]),
        .Q(weights_V[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_weights_V[31]_i_1_n_0 ),
        .D(int_weights_V0[9]),
        .Q(weights_V[8]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT2 #(
    .INIT(4'h8)) 
    \out_channel_V_read_reg_1072[15]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(grp_fu_519_ap_start));
  LUT6 #(
    .INIT(64'hF200FFFFF2000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_AXILiteS_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\rdata[0]_i_6_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[0]_i_7_n_0 ),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00008A8000000000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(int_gie_reg_n_0),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(int_ap_done_i_2_n_0),
        .O(\rdata[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[0]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_5 
       (.I0(in_channel_V[0]),
        .I1(padding_V[0]),
        .I2(\int_weights_V_reg_n_0_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_6 
       (.I0(out_channel_V[0]),
        .I1(input_width_V[0]),
        .I2(\int_biases_V_reg_n_0_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_7 
       (.I0(input_height_V[0]),
        .I1(\int_out_data_V_reg_n_0_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(ap_start),
        .I5(kernel_size_V[0]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_8 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(stride_V[0]),
        .I2(\int_in_data_V_reg_n_0_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(out_channel_V[10]),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[10]_i_2 
       (.I0(in_channel_V[10]),
        .I1(weights_V[9]),
        .I2(out_data_V[9]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[10]_i_3 
       (.I0(biases_V[9]),
        .I1(in_data_V[9]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(out_channel_V[11]),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[11]_i_2 
       (.I0(in_channel_V[11]),
        .I1(weights_V[10]),
        .I2(out_data_V[10]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[11]_i_3 
       (.I0(biases_V[10]),
        .I1(in_data_V[10]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(out_channel_V[12]),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[12]_i_2 
       (.I0(in_channel_V[12]),
        .I1(weights_V[11]),
        .I2(out_data_V[11]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[12]_i_3 
       (.I0(biases_V[11]),
        .I1(in_data_V[11]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(out_channel_V[13]),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[13]_i_2 
       (.I0(in_channel_V[13]),
        .I1(weights_V[12]),
        .I2(out_data_V[12]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[13]_i_3 
       (.I0(biases_V[12]),
        .I1(in_data_V[12]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(out_channel_V[14]),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[14]_i_2 
       (.I0(in_channel_V[14]),
        .I1(weights_V[13]),
        .I2(out_data_V[13]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[14]_i_3 
       (.I0(biases_V[13]),
        .I1(in_data_V[13]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_3_n_0 ),
        .I1(out_channel_V[15]),
        .I2(\rdata[15]_i_4_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[15]_i_3 
       (.I0(in_channel_V[15]),
        .I1(weights_V[14]),
        .I2(out_data_V[14]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[15]_i_4 
       (.I0(biases_V[14]),
        .I1(in_data_V[14]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[16]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[15]),
        .I4(biases_V[15]),
        .I5(\rdata[16]_i_2_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[16]_i_2 
       (.I0(out_data_V[15]),
        .I1(in_data_V[15]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[17]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[16]),
        .I4(biases_V[16]),
        .I5(\rdata[17]_i_2_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[17]_i_2 
       (.I0(out_data_V[16]),
        .I1(in_data_V[16]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[18]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[17]),
        .I4(biases_V[17]),
        .I5(\rdata[18]_i_2_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[18]_i_2 
       (.I0(out_data_V[17]),
        .I1(in_data_V[17]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[19]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[18]),
        .I4(biases_V[18]),
        .I5(\rdata[19]_i_2_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[19]_i_2 
       (.I0(out_data_V[18]),
        .I1(in_data_V[18]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(ar_hs),
        .I5(s_axi_AXILiteS_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(p_1_in),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000B8B80000FF00)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[1]_i_5_n_0 ),
        .I3(\rdata_reg[1]_i_6_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(out_channel_V[1]),
        .I1(input_width_V[1]),
        .I2(biases_V[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_5 
       (.I0(p_0_in),
        .I1(stride_V[1]),
        .I2(in_data_V[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[1]_i_7 
       (.I0(input_height_V[1]),
        .I1(out_data_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[1]),
        .I5(kernel_size_V[1]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_8 
       (.I0(in_channel_V[1]),
        .I1(padding_V[1]),
        .I2(weights_V[0]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[20]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[19]),
        .I4(biases_V[19]),
        .I5(\rdata[20]_i_2_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[20]_i_2 
       (.I0(out_data_V[19]),
        .I1(in_data_V[19]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[21]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[20]),
        .I4(biases_V[20]),
        .I5(\rdata[21]_i_2_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[21]_i_2 
       (.I0(out_data_V[20]),
        .I1(in_data_V[20]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[22]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[21]),
        .I4(biases_V[21]),
        .I5(\rdata[22]_i_2_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[22]_i_2 
       (.I0(out_data_V[21]),
        .I1(in_data_V[21]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[23]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[22]),
        .I4(biases_V[22]),
        .I5(\rdata[23]_i_2_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[23]_i_2 
       (.I0(out_data_V[22]),
        .I1(in_data_V[22]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[24]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[23]),
        .I4(biases_V[23]),
        .I5(\rdata[24]_i_2_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[24]_i_2 
       (.I0(out_data_V[23]),
        .I1(in_data_V[23]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[25]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[24]),
        .I4(biases_V[24]),
        .I5(\rdata[25]_i_2_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[25]_i_2 
       (.I0(out_data_V[24]),
        .I1(in_data_V[24]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[26]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[25]),
        .I4(biases_V[25]),
        .I5(\rdata[26]_i_2_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[26]_i_2 
       (.I0(out_data_V[25]),
        .I1(in_data_V[25]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[27]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[26]),
        .I4(biases_V[26]),
        .I5(\rdata[27]_i_2_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[27]_i_2 
       (.I0(out_data_V[26]),
        .I1(in_data_V[26]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[28]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[27]),
        .I4(biases_V[27]),
        .I5(\rdata[28]_i_2_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[28]_i_2 
       (.I0(out_data_V[27]),
        .I1(in_data_V[27]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[29]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[28]),
        .I4(biases_V[28]),
        .I5(\rdata[29]_i_2_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[29]_i_2 
       (.I0(out_data_V[28]),
        .I1(in_data_V[28]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[2]_i_4_n_0 ),
        .I5(\rdata[2]_i_5_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[2]_i_2 
       (.I0(input_height_V[2]),
        .I1(out_data_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[2]),
        .I5(kernel_size_V[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[2]_i_3 
       (.I0(in_channel_V[2]),
        .I1(padding_V[2]),
        .I2(weights_V[1]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[2]_i_4 
       (.I0(in_data_V[1]),
        .I1(stride_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[2]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(biases_V[1]),
        .I3(input_width_V[2]),
        .I4(out_channel_V[2]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[30]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[29]),
        .I4(biases_V[29]),
        .I5(\rdata[30]_i_2_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[30]_i_2 
       (.I0(out_data_V[29]),
        .I1(in_data_V[29]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(weights_V[30]),
        .I4(biases_V[30]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[31]_i_4 
       (.I0(out_data_V[30]),
        .I1(in_data_V[30]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[3]_i_4_n_0 ),
        .I5(\rdata[3]_i_5_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[3]_i_2 
       (.I0(input_height_V[3]),
        .I1(out_data_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[3]),
        .I5(kernel_size_V[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[3]_i_3 
       (.I0(in_channel_V[3]),
        .I1(padding_V[3]),
        .I2(weights_V[2]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[3]_i_4 
       (.I0(in_data_V[2]),
        .I1(stride_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[3]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(biases_V[2]),
        .I3(input_width_V[3]),
        .I4(out_channel_V[3]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[4]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[4]_i_4_n_0 ),
        .I5(\rdata[4]_i_5_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \rdata[4]_i_2 
       (.I0(kernel_size_V[4]),
        .I1(input_height_V[4]),
        .I2(out_data_V[3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[4]_i_3 
       (.I0(in_channel_V[4]),
        .I1(padding_V[4]),
        .I2(weights_V[3]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[4]_i_4 
       (.I0(in_data_V[3]),
        .I1(stride_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[4]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(biases_V[3]),
        .I3(input_width_V[4]),
        .I4(out_channel_V[4]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[5]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[5]_i_4_n_0 ),
        .I5(\rdata[5]_i_5_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \rdata[5]_i_2 
       (.I0(kernel_size_V[5]),
        .I1(input_height_V[5]),
        .I2(out_data_V[4]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[5]_i_3 
       (.I0(in_channel_V[5]),
        .I1(padding_V[5]),
        .I2(weights_V[4]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[5]_i_4 
       (.I0(in_data_V[4]),
        .I1(stride_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[5]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(biases_V[4]),
        .I3(input_width_V[5]),
        .I4(out_channel_V[5]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[6]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[6]_i_4_n_0 ),
        .I5(\rdata[6]_i_5_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \rdata[6]_i_2 
       (.I0(kernel_size_V[6]),
        .I1(input_height_V[6]),
        .I2(out_data_V[5]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[6]_i_3 
       (.I0(in_channel_V[6]),
        .I1(padding_V[6]),
        .I2(weights_V[5]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[6]_i_4 
       (.I0(in_data_V[5]),
        .I1(stride_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[6]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(biases_V[5]),
        .I3(input_width_V[6]),
        .I4(out_channel_V[6]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[7]_i_4_n_0 ),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[7]_i_2 
       (.I0(input_height_V[7]),
        .I1(out_data_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[7]),
        .I5(kernel_size_V[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[7]_i_3 
       (.I0(in_channel_V[7]),
        .I1(DI[0]),
        .I2(weights_V[6]),
        .I3(s_axi_AXILiteS_ARADDR[6]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000CA0)) 
    \rdata[7]_i_4 
       (.I0(in_data_V[6]),
        .I1(stride_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[7]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(biases_V[6]),
        .I3(input_width_V[7]),
        .I4(out_channel_V[7]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(out_channel_V[8]),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[8]_i_2 
       (.I0(in_channel_V[8]),
        .I1(weights_V[7]),
        .I2(out_data_V[7]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[8]_i_3 
       (.I0(biases_V[7]),
        .I1(in_data_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0AAAA00C0AAAA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(out_channel_V[9]),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[9]_i_2 
       (.I0(in_channel_V[9]),
        .I1(weights_V[8]),
        .I2(out_data_V[8]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .I5(s_axi_AXILiteS_ARADDR[6]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFC0)) 
    \rdata[9]_i_3 
       (.I0(biases_V[8]),
        .I1(in_data_V[8]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_6 
       (.I0(\rdata[1]_i_7_n_0 ),
        .I1(\rdata[1]_i_8_n_0 ),
        .O(\rdata_reg[1]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[4]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi
   (D,
    E,
    \ap_CS_fsm_reg[20] ,
    \in_channel_V_read_reg_1077_reg[15] ,
    ap_rst_n_inv,
    ap_block_state23_io,
    I_RREADY2,
    I_RREADY223_out,
    \bus_wide_gen.WVALID_Dummy_reg ,
    full_n_reg,
    m_axi_gmem_AWADDR,
    AWLEN,
    m_axi_gmem_ARADDR,
    ARLEN,
    \ap_CS_fsm_reg[43] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    I_RDATA,
    \FSM_sequential_state_reg[1] ,
    B,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_AWVALID,
    full_n_reg_0,
    m_axi_gmem_WLAST,
    Q,
    CO,
    ap_NS_fsm116_out,
    \ap_CS_fsm_reg[34] ,
    \ap_CS_fsm_reg[25] ,
    ap_reg_ioackin_gmem_ARREADY,
    ap_rst_n,
    \data_p2_reg[30]_i_3 ,
    \data_p2_reg[30]_i_3_0 ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    m_axi_gmem_WREADY,
    m_axi_gmem_RVALID,
    ap_clk,
    \q_tmp_reg[15] ,
    \data_p2_reg[44] ,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_ARREADY,
    m_axi_gmem_AWREADY,
    m_axi_gmem_BVALID);
  output [14:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[20] ;
  output [0:0]\in_channel_V_read_reg_1077_reg[15] ;
  output ap_rst_n_inv;
  output ap_block_state23_io;
  output I_RREADY2;
  output I_RREADY223_out;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output full_n_reg;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]AWLEN;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output [0:0]\ap_CS_fsm_reg[43] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [15:0]I_RDATA;
  output [0:0]\FSM_sequential_state_reg[1] ;
  output [15:0]B;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem_AWVALID;
  output full_n_reg_0;
  output m_axi_gmem_WLAST;
  input [16:0]Q;
  input [0:0]CO;
  input ap_NS_fsm116_out;
  input \ap_CS_fsm_reg[34] ;
  input [0:0]\ap_CS_fsm_reg[25] ;
  input ap_reg_ioackin_gmem_ARREADY;
  input ap_rst_n;
  input [15:0]\data_p2_reg[30]_i_3 ;
  input [15:0]\data_p2_reg[30]_i_3_0 ;
  input [30:0]\data_p2_reg[30] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input [30:0]\data_p2_reg[30]_1 ;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_RVALID;
  input ap_clk;
  input [15:0]\q_tmp_reg[15] ;
  input [43:0]\data_p2_reg[44] ;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire [15:0]B;
  wire [0:0]CO;
  wire [14:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [15:0]I_RDATA;
  wire I_RREADY2;
  wire I_RREADY223_out;
  wire [16:0]Q;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[34] ;
  wire [0:0]\ap_CS_fsm_reg[43] ;
  wire ap_NS_fsm116_out;
  wire ap_block_state23_io;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire bus_write_n_46;
  wire bus_write_n_47;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [30:0]\data_p2_reg[30]_1 ;
  wire [15:0]\data_p2_reg[30]_i_3 ;
  wire [15:0]\data_p2_reg[30]_i_3_0 ;
  wire [43:0]\data_p2_reg[44] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]\in_channel_V_read_reg_1077_reg[15] ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [32:0]mem_reg;
  wire [0:0]p_0_in__3;
  wire [15:0]\q_tmp_reg[15] ;
  wire [0:0]throttl_cnt_reg;
  wire wreq_throttl_n_1;
  wire wreq_throttl_n_2;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_read bus_read
       (.B(B),
        .CO(CO),
        .D(D[12:3]),
        .E(\FSM_sequential_state_reg[1] ),
        .I_RDATA(I_RDATA),
        .I_RREADY2(I_RREADY2),
        .I_RREADY223_out(I_RREADY223_out),
        .Q(Q[12:3]),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .ap_NS_fsm116_out(ap_NS_fsm116_out),
        .ap_block_state23_io(ap_block_state23_io),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (ARLEN),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .\data_p2_reg[30]_0 (\data_p2_reg[30]_0 ),
        .\data_p2_reg[30]_1 (\data_p2_reg[30]_1 ),
        .\data_p2_reg[30]_i_3 (\data_p2_reg[30]_i_3 ),
        .\data_p2_reg[30]_i_3_0 (\data_p2_reg[30]_i_3_0 ),
        .full_n_reg(full_n_reg),
        .\in_channel_V_read_reg_1077_reg[15] (\in_channel_V_read_reg_1077_reg[15] ),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg(mem_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_write bus_write
       (.D({D[14:13],D[2:0]}),
        .E(E),
        .Q({Q[16:13],Q[2:0]}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.WVALID_Dummy_reg ),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (bus_write_n_46),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (bus_write_n_47),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (wreq_throttl_n_1),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (p_0_in__3),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (wreq_throttl_n_2),
        .\could_multi_bursts.loop_cnt_reg[0]_1 (wreq_throttl_n_4),
        .\data_p2_reg[44] (\data_p2_reg[44] ),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_AWVALID_0(wreq_throttl_n_3),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .\throttl_cnt_reg[0] (throttl_cnt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .D(p_0_in__3),
        .E(bus_write_n_46),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttl_n_1),
        .\throttl_cnt_reg[0]_0 (wreq_throttl_n_3),
        .\throttl_cnt_reg[2]_0 (wreq_throttl_n_2),
        .\throttl_cnt_reg[5]_0 (bus_write_n_47),
        .\throttl_cnt_reg[6]_0 (wreq_throttl_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_buffer
   (gmem_WREADY,
    data_valid,
    D,
    S,
    \usedw_reg[5]_0 ,
    \usedw_reg[6]_0 ,
    E,
    dout_valid_reg_0,
    DI,
    \dout_buf_reg[17]_0 ,
    ap_clk,
    \q_tmp_reg[15]_0 ,
    Q,
    SR,
    ap_rst_n,
    dout_valid_reg_1,
    m_axi_gmem_WREADY,
    burst_valid,
    \pout[2]_i_2 ,
    \pout[2]_i_2_0 ,
    \pout[2]_i_2_1 ,
    \pout[2]_i_2_2 ,
    \usedw_reg[7]_0 );
  output gmem_WREADY;
  output data_valid;
  output [0:0]D;
  output [3:0]S;
  output [5:0]\usedw_reg[5]_0 ;
  output [2:0]\usedw_reg[6]_0 ;
  output [0:0]E;
  output dout_valid_reg_0;
  output [0:0]DI;
  output [17:0]\dout_buf_reg[17]_0 ;
  input ap_clk;
  input [15:0]\q_tmp_reg[15]_0 ;
  input [1:0]Q;
  input [0:0]SR;
  input ap_rst_n;
  input dout_valid_reg_1;
  input m_axi_gmem_WREADY;
  input burst_valid;
  input \pout[2]_i_2 ;
  input \pout[2]_i_2_0 ;
  input \pout[2]_i_2_1 ;
  input \pout[2]_i_2_2 ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [17:0]\dout_buf_reg[17]_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__0_n_0;
  wire gmem_WREADY;
  wire m_axi_gmem_WREADY;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_9_n_0;
  wire pop;
  wire \pout[2]_i_2 ;
  wire \pout[2]_i_2_0 ;
  wire \pout[2]_i_2_1 ;
  wire \pout[2]_i_2_2 ;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire [15:0]\q_tmp_reg[15]_0 ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [5:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[0]),
        .I1(gmem_WREADY),
        .I2(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[17]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(dout_valid_reg_1),
        .I2(m_axi_gmem_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(\usedw_reg[5]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(Q[1]),
        .I4(gmem_WREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(\usedw_reg[5]_0 [3]),
        .I2(\usedw_reg[5]_0 [2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[5]_0 [1]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__0_n_0),
        .I3(gmem_WREADY),
        .I4(Q[1]),
        .I5(pop),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [5]),
        .I2(\usedw_reg[5]_0 [3]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[5]_0 [1]),
        .I3(\usedw_reg[5]_0 [0]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\q_tmp_reg[15]_0 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(gmem_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Q[1],Q[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_9_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_9_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h55959999AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(dout_valid_reg_1),
        .I3(m_axi_gmem_WREADY),
        .I4(burst_valid),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_9
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(\usedw_reg[5]_0 [4]),
        .I1(\usedw_reg[5]_0 [5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\usedw_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\usedw_reg[5]_0 [3]),
        .I1(\usedw_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(\usedw_reg[5]_0 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(pop),
        .I2(Q[1]),
        .I3(gmem_WREADY),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hF7F757F7)) 
    \pout[2]_i_3 
       (.I0(data_valid),
        .I1(\pout[2]_i_2 ),
        .I2(\pout[2]_i_2_0 ),
        .I3(\pout[2]_i_2_1 ),
        .I4(\pout[2]_i_2_2 ),
        .O(dout_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q_tmp_reg[15]_0 [9]),
        .Q(q_tmp[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(m_axi_gmem_WREADY),
        .I3(dout_valid_reg_1),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_9_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000040)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(gmem_WREADY),
        .I2(Q[1]),
        .I3(\usedw_reg[5]_0 [0]),
        .I4(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[5]_0 [0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AAFFFFF7550000)) 
    \usedw[7]_i_1 
       (.I0(data_valid),
        .I1(dout_valid_reg_1),
        .I2(m_axi_gmem_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .I5(E),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(\usedw_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(\usedw_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(Q[1]),
        .I1(gmem_WREADY),
        .O(E));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    S,
    Q,
    \usedw_reg[6]_0 ,
    D,
    \dout_buf_reg[34]_0 ,
    empty_n_reg_0,
    \bus_wide_gen.split_cnt_buf ,
    dout_valid_reg_0,
    DI,
    dout_valid_reg_1,
    ap_clk,
    mem_reg_0,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[0]_1 ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    rdata_ack_t,
    \dout_buf_reg[34]_1 ,
    \dout_buf_reg[34]_2 ,
    data_vld_reg,
    data_vld_reg_0,
    \bus_wide_gen.last_split ,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output [15:0]D;
  output [16:0]\dout_buf_reg[34]_0 ;
  output empty_n_reg_0;
  output \bus_wide_gen.split_cnt_buf ;
  output dout_valid_reg_0;
  output [0:0]DI;
  output dout_valid_reg_1;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input [0:0]\bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[0]_1 ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input rdata_ack_t;
  input \dout_buf_reg[34]_1 ;
  input \dout_buf_reg[34]_2 ;
  input data_vld_reg;
  input data_vld_reg_0;
  input \bus_wide_gen.last_split ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[0]_1 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [16:0]\dout_buf_reg[34]_0 ;
  wire \dout_buf_reg[34]_1 ;
  wire \dout_buf_reg[34]_2 ;
  wire \dout_buf_reg_n_0_[0] ;
  wire \dout_buf_reg_n_0_[10] ;
  wire \dout_buf_reg_n_0_[11] ;
  wire \dout_buf_reg_n_0_[12] ;
  wire \dout_buf_reg_n_0_[13] ;
  wire \dout_buf_reg_n_0_[14] ;
  wire \dout_buf_reg_n_0_[15] ;
  wire \dout_buf_reg_n_0_[1] ;
  wire \dout_buf_reg_n_0_[2] ;
  wire \dout_buf_reg_n_0_[3] ;
  wire \dout_buf_reg_n_0_[4] ;
  wire \dout_buf_reg_n_0_[5] ;
  wire \dout_buf_reg_n_0_[6] ;
  wire \dout_buf_reg_n_0_[7] ;
  wire \dout_buf_reg_n_0_[8] ;
  wire \dout_buf_reg_n_0_[9] ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_9__0_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[0] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\dout_buf_reg[34]_0 [10]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[10] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\dout_buf_reg[34]_0 [11]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[11] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\dout_buf_reg[34]_0 [12]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[12] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\dout_buf_reg[34]_0 [13]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[13] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\dout_buf_reg[34]_0 [14]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[14] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(beat_valid),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .O(\bus_wide_gen.split_cnt_buf ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\dout_buf_reg[34]_0 [15]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[15] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(rdata_ack_t),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[1] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[2] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[3] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[4] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[5] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[6] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[7] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\dout_buf_reg[34]_0 [8]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[8] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\dout_buf_reg[34]_0 [9]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_0_[9] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hBAF0BABA)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(dout_valid_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h82820082AAAAAAAA)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\dout_buf_reg[34]_1 ),
        .I2(\dout_buf_reg[34]_2 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(rdata_ack_t),
        .I5(beat_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg_n_0_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__2_n_0),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__2_n_0),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__7
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__2_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_0),
        .I3(pop),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_2__0
       (.I0(mem_reg_i_9__0_n_0),
        .I1(pop),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_10_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAA2A)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg),
        .I1(beat_valid),
        .I2(\dout_buf_reg[34]_0 [16]),
        .I3(\dout_buf_reg[34]_1 ),
        .I4(\dout_buf_reg[34]_2 ),
        .I5(data_vld_reg_0),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \pout[3]_i_6 
       (.I0(beat_valid),
        .I1(\dout_buf_reg[34]_0 [16]),
        .O(dout_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00009000)) 
    show_ahead_i_1__0
       (.I0(pop),
        .I1(Q[0]),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(empty_n_i_2__2_n_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo
   (burst_valid,
    E,
    m_axi_gmem_WREADY_0,
    empty_n_reg_0,
    \bus_wide_gen.len_cnt_reg[3] ,
    \bus_wide_gen.len_cnt_reg[6] ,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    wreq_handling_reg,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg_0,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg_0 ,
    invalid_len_event_reg2_reg,
    \q_reg[8]_0 ,
    m_axi_gmem_WREADY_1,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    D,
    next_wreq,
    \could_multi_bursts.sect_handling_reg_1 ,
    \sect_len_buf_reg[3] ,
    \could_multi_bursts.loop_cnt_reg[1] ,
    wreq_handling_reg_1,
    \could_multi_bursts.sect_handling_reg_2 ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \start_addr_buf_reg[11] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[9] ,
    \end_addr_buf_reg[8] ,
    \end_addr_buf_reg[7] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[5] ,
    \end_addr_buf_reg[4] ,
    \start_addr_buf_reg[3] ,
    \start_addr_buf_reg[2] ,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    m_axi_gmem_WREADY,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \bus_wide_gen.first_pad_reg ,
    data_valid,
    Q,
    ap_rst_n,
    wreq_handling_reg_2,
    CO,
    \could_multi_bursts.sect_handling_reg_3 ,
    fifo_wreq_valid,
    \sect_len_buf_reg[9] ,
    in,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    AWVALID_Dummy,
    full_n_reg_0,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    \end_addr_buf_reg[31] ,
    m_axi_gmem_AWREADY,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awlen_buf_reg[1] ,
    \could_multi_bursts.awlen_buf_reg[2] ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \sect_end_buf_reg[1] ,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    \could_multi_bursts.awlen_buf[3]_i_2_2 ,
    \could_multi_bursts.awlen_buf[3]_i_2_3 ,
    \could_multi_bursts.awlen_buf[3]_i_2_4 ,
    \could_multi_bursts.awlen_buf[3]_i_2_5 ,
    \q_reg[9]_0 ,
    wreq_handling_reg_3,
    m_axi_gmem_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    \sect_len_buf_reg[9]_2 ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.strb_buf_reg[1]_0 );
  output burst_valid;
  output [0:0]E;
  output [0:0]m_axi_gmem_WREADY_0;
  output [0:0]empty_n_reg_0;
  output \bus_wide_gen.len_cnt_reg[3] ;
  output \bus_wide_gen.len_cnt_reg[6] ;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output wreq_handling_reg;
  output \sect_len_buf_reg[7] ;
  output \could_multi_bursts.next_loop ;
  output [0:0]wreq_handling_reg_0;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output invalid_len_event_reg2_reg;
  output [0:0]\q_reg[8]_0 ;
  output [0:0]m_axi_gmem_WREADY_1;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  output [19:0]D;
  output next_wreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output [3:0]\sect_len_buf_reg[3] ;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output wreq_handling_reg_1;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.WVALID_Dummy_reg_0 ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \start_addr_buf_reg[11] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[9] ;
  output \end_addr_buf_reg[8] ;
  output \end_addr_buf_reg[7] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[5] ;
  output \end_addr_buf_reg[4] ;
  output \start_addr_buf_reg[3] ;
  output \start_addr_buf_reg[2] ;
  output \bus_wide_gen.WVALID_Dummy_reg_1 ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem_WREADY;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input \bus_wide_gen.first_pad_reg ;
  input data_valid;
  input [7:0]Q;
  input ap_rst_n;
  input wreq_handling_reg_2;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_3 ;
  input fifo_wreq_valid;
  input [0:0]\sect_len_buf_reg[9] ;
  input [0:0]in;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input AWVALID_Dummy;
  input full_n_reg_0;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input \end_addr_buf_reg[31] ;
  input m_axi_gmem_AWREADY;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input fifo_resp_ready;
  input \could_multi_bursts.awlen_buf_reg[0] ;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input \could_multi_bursts.awlen_buf_reg[2] ;
  input \could_multi_bursts.awlen_buf_reg[3] ;
  input \sect_end_buf_reg[1] ;
  input \could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awaddr_buf_reg[31] ;
  input \could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input \could_multi_bursts.awlen_buf[3]_i_2_2 ;
  input \could_multi_bursts.awlen_buf[3]_i_2_3 ;
  input \could_multi_bursts.awlen_buf[3]_i_2_4 ;
  input \could_multi_bursts.awlen_buf[3]_i_2_5 ;
  input [0:0]\q_reg[9]_0 ;
  input wreq_handling_reg_3;
  input m_axi_gmem_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [10:0]\sect_len_buf_reg[9]_1 ;
  input [9:0]\sect_len_buf_reg[9]_2 ;
  input [3:0]m_axi_gmem_WSTRB;
  input [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_i_3_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_i_4_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_i_5_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_i_6_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_4__0_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt_reg[3] ;
  wire \bus_wide_gen.len_cnt_reg[6] ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [1:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_0 ;
  wire [5:0]\could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_2_2 ;
  wire \could_multi_bursts.awlen_buf[3]_i_2_3 ;
  wire \could_multi_bursts.awlen_buf[3]_i_2_4 ;
  wire \could_multi_bursts.awlen_buf[3]_i_2_5 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.awlen_buf_reg[0] ;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.awlen_buf_reg[2] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_i_2_n_0;
  wire data_vld_i_3_n_0;
  wire data_vld_i_4_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire [0:0]empty_n_reg_0;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[31] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[7] ;
  wire \end_addr_buf_reg[8] ;
  wire \end_addr_buf_reg[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [0:0]m_axi_gmem_WREADY_0;
  wire [0:0]m_axi_gmem_WREADY_1;
  wire [3:0]m_axi_gmem_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\q_reg[8]_0 ;
  wire [0:0]\q_reg[9]_0 ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_end_buf_reg[1] ;
  wire sect_len_buf;
  wire [3:0]\sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [10:0]\sect_len_buf_reg[9]_1 ;
  wire [9:0]\sect_len_buf_reg[9]_2 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[11] ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  LUT6 #(
    .INIT(64'h5DDD5D5D00000000)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_wreq_valid),
        .O(wreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem_WLAST),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I4(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hAAFF57FFFFFFFFFF)) 
    \bus_wide_gen.WVALID_Dummy_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(data_valid),
        .I4(\bus_wide_gen.WVALID_Dummy_i_3_n_0 ),
        .I5(\bus_wide_gen.WVALID_Dummy_i_4_n_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000009)) 
    \bus_wide_gen.WVALID_Dummy_i_3 
       (.I0(q[2]),
        .I1(Q[2]),
        .I2(\bus_wide_gen.WVALID_Dummy_i_5_n_0 ),
        .I3(\bus_wide_gen.WVALID_Dummy_i_6_n_0 ),
        .I4(\bus_wide_gen.burst_pack [8]),
        .O(\bus_wide_gen.WVALID_Dummy_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_wide_gen.WVALID_Dummy_i_4 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .O(\bus_wide_gen.WVALID_Dummy_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \bus_wide_gen.WVALID_Dummy_i_5 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(burst_valid),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\bus_wide_gen.WVALID_Dummy_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_wide_gen.WVALID_Dummy_i_6 
       (.I0(q[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(q[1]),
        .I4(Q[0]),
        .I5(q[0]),
        .O(\bus_wide_gen.WVALID_Dummy_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(m_axi_gmem_WREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(m_axi_gmem_WREADY),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .O(m_axi_gmem_WREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.burst_pack [9]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\bus_wide_gen.len_cnt_reg[6] ),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(\bus_wide_gen.first_pad_reg ),
        .I1(\bus_wide_gen.len_cnt_reg[3] ),
        .I2(\bus_wide_gen.len_cnt_reg[6] ),
        .I3(data_valid),
        .O(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(burst_valid),
        .O(\bus_wide_gen.len_cnt_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hB0B0B00000000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(m_axi_gmem_WREADY),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I4(\bus_wide_gen.first_pad_reg ),
        .I5(data_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000009099)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(q[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(q[1]),
        .I4(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I5(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg[6] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\bus_wide_gen.burst_pack [9]),
        .I4(burst_valid),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF7D)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(burst_valid),
        .I1(Q[3]),
        .I2(q[3]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2FF2)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(Q[0]),
        .I3(q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\bus_wide_gen.len_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'h5DFFFFFF51000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(\bus_wide_gen.WVALID_Dummy_reg_0 ));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I1(burst_valid),
        .I2(empty_n_i_2_n_0),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h5DFFFFFF51000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg_1 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_gmem_WSTRB[0]),
        .I1(m_axi_gmem_WREADY_0),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .I3(ap_rst_n),
        .I4(m_axi_gmem_WREADY_1),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_gmem_WSTRB[1]),
        .I1(m_axi_gmem_WREADY_0),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .I3(ap_rst_n),
        .I4(m_axi_gmem_WREADY_1),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_gmem_WSTRB[2]),
        .I1(E),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .I3(ap_rst_n),
        .I4(\q_reg[8]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_gmem_WSTRB[3]),
        .I1(E),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .I3(ap_rst_n),
        .I4(\q_reg[8]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(AWVALID_Dummy),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWREADY),
        .I2(\could_multi_bursts.loop_cnt_reg[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .O(\could_multi_bursts.next_loop ));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf_reg[31] [1]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [2]),
        .I3(\could_multi_bursts.awaddr_buf_reg[31] [3]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [4]),
        .I5(\could_multi_bursts.awaddr_buf_reg[31] [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[0] ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\sect_len_buf_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\sect_len_buf_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[2] ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\sect_len_buf_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\sect_len_buf_reg[3] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_3 ),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [3]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [4]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_4 ),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [5]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_5 ),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 ),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_1 ),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_2 ),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(CO),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_3 ),
        .I1(wreq_handling_reg_2),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[7] ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT6 #(
    .INIT(64'hFAFABABAFABABABA)) 
    data_vld_i_1
       (.I0(push),
        .I1(data_vld_i_2_n_0),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_i_3_n_0),
        .I4(burst_valid),
        .I5(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(data_vld_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h01)) 
    data_vld_i_2
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(data_vld_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    data_vld_i_3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(empty_n_i_3_n_0),
        .I3(data_vld_i_4_n_0),
        .I4(q[3]),
        .I5(Q[3]),
        .O(data_vld_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_vld_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(data_vld_i_4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    empty_n_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(empty_n_i_2_n_0),
        .I3(burst_valid),
        .I4(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(pop0));
  LUT6 #(
    .INIT(64'h5DDD5D5DFFFFFFFF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_wreq_valid),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    empty_n_i_2
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_3
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(q[2]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(empty_n_i_3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005DDD5D5D)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(\end_addr_buf_reg[31] ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'h5DFFDDDDDDFFDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(push),
        .I3(\pout[2]_i_2_n_0 ),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_2__2_n_0),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h0FF0FFFFF00E0000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(push),
        .I3(\pout[2]_i_2_n_0 ),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFDFD80800200)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_2_n_0 ),
        .I2(push),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FD00)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_2_n_0 ),
        .I2(push),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000E2FF0000)) 
    \pout[2]_i_2 
       (.I0(full_n_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__0_n_0 ),
        .I3(\bus_wide_gen.WVALID_Dummy_i_4_n_0 ),
        .I4(burst_valid),
        .I5(data_vld_i_3_n_0),
        .O(\pout[2]_i_2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_len_buf_reg[9] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \sect_cnt[19]_i_3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(wreq_handling_reg_2),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9]_1 [0]),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[0]_i_1 
       (.I0(CO),
        .I1(\sect_len_buf_reg[9]_0 [0]),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_1 [1]),
        .I4(\sect_len_buf_reg[9]_2 [0]),
        .I5(sect_len_buf),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[1]_i_1 
       (.I0(CO),
        .I1(\sect_len_buf_reg[9]_0 [1]),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_1 [2]),
        .I4(\sect_len_buf_reg[9]_2 [1]),
        .I5(sect_len_buf),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE222EE2E)) 
    \sect_len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[9]_1 [3]),
        .I1(\sect_len_buf_reg[9] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(sect_len_buf),
        .O(\end_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[3]_i_1 
       (.I0(CO),
        .I1(\sect_len_buf_reg[9]_0 [3]),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_1 [4]),
        .I4(\sect_len_buf_reg[9]_2 [3]),
        .I5(sect_len_buf),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[4]_i_1 
       (.I0(CO),
        .I1(\sect_len_buf_reg[9]_0 [4]),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_1 [5]),
        .I4(\sect_len_buf_reg[9]_2 [4]),
        .I5(sect_len_buf),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE222EE2E)) 
    \sect_len_buf[5]_i_1 
       (.I0(\sect_len_buf_reg[9]_1 [6]),
        .I1(\sect_len_buf_reg[9] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(sect_len_buf),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE222EE2E)) 
    \sect_len_buf[6]_i_1 
       (.I0(\sect_len_buf_reg[9]_1 [7]),
        .I1(\sect_len_buf_reg[9] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(sect_len_buf),
        .O(\end_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE222EE2E)) 
    \sect_len_buf[7]_i_1 
       (.I0(\sect_len_buf_reg[9]_1 [8]),
        .I1(\sect_len_buf_reg[9] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_2 [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(sect_len_buf),
        .O(\end_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[8]_i_1 
       (.I0(CO),
        .I1(\sect_len_buf_reg[9]_0 [8]),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_1 [9]),
        .I4(\sect_len_buf_reg[9]_2 [8]),
        .I5(sect_len_buf),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFB01F10)) 
    \sect_len_buf[9]_i_2 
       (.I0(CO),
        .I1(\sect_len_buf_reg[9]_0 [9]),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_1 [10]),
        .I4(\sect_len_buf_reg[9]_2 [9]),
        .I5(sect_len_buf),
        .O(\start_addr_buf_reg[11] ));
  LUT6 #(
    .INIT(64'h0000000000002F00)) 
    \sect_len_buf[9]_i_3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(wreq_handling_reg_2),
        .I4(CO),
        .I5(\sect_len_buf_reg[9] ),
        .O(sect_len_buf));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(wreq_handling_reg_1));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo_3
   (fifo_burst_ready,
    ap_rst_n_0,
    \q_reg[8]_0 ,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_2,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \start_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \end_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \end_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    in,
    \could_multi_bursts.sect_handling_reg_1 ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.last_split ,
    empty_n_reg_0,
    \q_reg[9]_0 ,
    empty_n_reg_1,
    \q_reg[9]_1 ,
    E,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.loop_cnt_reg[1] ,
    rreq_handling_reg,
    rreq_handling_reg_0,
    \bus_wide_gen.rdata_valid_t_reg ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    CO,
    \could_multi_bursts.loop_cnt_reg[0] ,
    rreq_handling_reg_1,
    empty_n_reg_2,
    beat_valid,
    \sect_end_buf_reg[1] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    \sect_end_buf_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    invalid_len_event_reg2,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.split_cnt_buf ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \pout_reg[2]_0 ,
    \pout_reg[2]_1 ,
    \pout_reg[2]_2 ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    rdata_ack_t,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    fifo_rreq_valid,
    fifo_rctl_ready,
    \could_multi_bursts.sect_handling_reg_4 ,
    \q_reg[9]_2 ,
    rreq_handling_reg_2,
    invalid_len_event);
  output fifo_burst_ready;
  output [0:0]ap_rst_n_0;
  output \q_reg[8]_0 ;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]ap_rst_n_2;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \start_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \end_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \end_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output \bus_wide_gen.last_split ;
  output empty_n_reg_0;
  output [0:0]\q_reg[9]_0 ;
  output empty_n_reg_1;
  output \q_reg[9]_1 ;
  output [0:0]E;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output [0:0]rreq_handling_reg;
  output rreq_handling_reg_0;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;
  input [0:0]CO;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input rreq_handling_reg_1;
  input empty_n_reg_2;
  input beat_valid;
  input [0:0]\sect_end_buf_reg[1] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [10:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;
  input \sect_end_buf_reg[1]_0 ;
  input [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  input invalid_len_event_reg2;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \bus_wide_gen.split_cnt_buf ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \pout_reg[2]_0 ;
  input \pout_reg[2]_1 ;
  input \pout_reg[2]_2 ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input fifo_rreq_valid;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]\q_reg[9]_2 ;
  input rreq_handling_reg_2;
  input invalid_len_event;

  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire \dout_buf[34]_i_4_n_0 ;
  wire \dout_buf[34]_i_5_n_0 ;
  wire empty_n_i_4_n_0;
  wire empty_n_i_5_n_0;
  wire empty_n_i_7_n_0;
  wire empty_n_i_8_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[6] ;
  wire \end_addr_buf_reg[7] ;
  wire \end_addr_buf_reg[8] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[2]_i_2__1_n_0 ;
  wire \pout[2]_i_3__1_n_0 ;
  wire \pout[2]_i_4_n_0 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg[2]_1 ;
  wire \pout_reg[2]_2 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire \q_reg[8]_0 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [0:0]\q_reg[9]_2 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [10:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[9] ;

  LUT6 #(
    .INIT(64'h0000000000404000)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(burst_valid),
        .I2(beat_valid),
        .I3(\q_reg[9]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(empty_n_reg_2),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'h51F35100)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h9909)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\q_reg[8]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(rdata_ack_t),
        .O(\bus_wide_gen.last_split ));
  LUT6 #(
    .INIT(64'h0000000000404000)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(empty_n_i_4_n_0),
        .I1(burst_valid),
        .I2(beat_valid),
        .I3(\bus_wide_gen.tail_split ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(empty_n_reg_2),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.rdata_valid_t_i_2 
       (.I0(\q_reg[9]_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(empty_n_i_5_n_0),
        .O(\q_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(fifo_rctl_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I3(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I5(\could_multi_bursts.sect_handling_reg_4 [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [7]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [5]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [9]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [8]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [4]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [5]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[0] ),
        .I3(rreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__3
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout[2]_i_2__1_n_0 ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \dout_buf[34]_i_3 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(\dout_buf[34]_i_4_n_0 ),
        .I2(Q[0]),
        .I3(\q_reg_n_0_[0] ),
        .I4(\dout_buf[34]_i_5_n_0 ),
        .I5(empty_n_i_5_n_0),
        .O(\q_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dout_buf[34]_i_4 
       (.I0(Q[1]),
        .I1(\q_reg_n_0_[1] ),
        .O(\dout_buf[34]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout_buf[34]_i_5 
       (.I0(\q_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(\dout_buf[34]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1__0
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h0000FFFF1400FFFF)) 
    empty_n_i_1__5
       (.I0(empty_n_reg_2),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(beat_valid),
        .I4(burst_valid),
        .I5(empty_n_i_4_n_0),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    empty_n_i_2__3
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'h5455)) 
    empty_n_i_3__1
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(empty_n_i_5_n_0),
        .I2(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I3(\q_reg[9]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    empty_n_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(empty_n_i_7_n_0),
        .I3(empty_n_i_8_n_0),
        .I4(\q_reg_n_0_[3] ),
        .I5(Q[3]),
        .O(empty_n_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    empty_n_i_5
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(burst_valid),
        .I4(Q[6]),
        .I5(beat_valid),
        .O(empty_n_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_7
       (.I0(\q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\q_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\q_reg_n_0_[1] ),
        .O(empty_n_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_8
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(empty_n_i_8_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF5DFFDDFFDDFFDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout[2]_i_2__1_n_0 ),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_2__5_n_0),
        .O(full_n_i_1__5_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__5_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_end_buf_reg[1]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\q_reg[9]_2 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hF00FF0FF0EF00E00)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout[2]_i_2__1_n_0 ),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFF3F320200C00)) 
    \pout[1]_i_1__0 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_2__1_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F300)) 
    \pout[2]_i_1__0 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_2__1_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000880AAAAAAAA)) 
    \pout[2]_i_2__1 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_3__1_n_0 ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(empty_n_reg_2),
        .I5(burst_valid),
        .O(\pout[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \pout[2]_i_3__1 
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\pout[2]_i_4_n_0 ),
        .I3(empty_n_i_7_n_0),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\pout[2]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \pout[2]_i_4 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\q_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(\pout[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBE0000)) 
    \pout[3]_i_5 
       (.I0(empty_n_reg_2),
        .I1(\q_reg[8]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\pout_reg[2]_0 ),
        .I4(\pout_reg[2]_1 ),
        .I5(\pout_reg[2]_2 ),
        .O(empty_n_reg_1));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[9]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(invalid_len_event),
        .I3(\sect_end_buf_reg[1] ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7775)) 
    \sect_cnt[19]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(rreq_handling_reg_1),
        .I2(fifo_rreq_valid),
        .I3(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg[9]_0 [0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9]_1 [1]),
        .I5(\sect_len_buf_reg[9] [1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9]_1 [4]),
        .I5(\sect_len_buf_reg[9] [4]),
        .O(\end_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [6]),
        .I4(\sect_len_buf_reg[9]_1 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [7]),
        .I4(\sect_len_buf_reg[9]_1 [6]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\end_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [8]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [10]),
        .I4(\sect_len_buf_reg[9]_1 [9]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    ap_rst_n_0,
    \q_reg[35]_0 ,
    empty_n_reg_0,
    empty_n_reg_1,
    \q_reg[44]_0 ,
    S,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[10] ,
    \end_addr_buf_reg[31] ,
    SR,
    \q_reg[0]_0 ,
    ap_clk,
    E,
    ap_rst_n,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[19]_0 ,
    \sect_cnt_reg[19]_1 ,
    Q,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \q_reg[44]_1 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]ap_rst_n_0;
  output \q_reg[35]_0 ;
  output [0:0]empty_n_reg_0;
  output empty_n_reg_1;
  output [43:0]\q_reg[44]_0 ;
  output [1:0]S;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [3:0]\sect_cnt_reg[10] ;
  output [2:0]\end_addr_buf_reg[31] ;
  input [0:0]SR;
  input \q_reg[0]_0 ;
  input ap_clk;
  input [0:0]E;
  input ap_rst_n;
  input \sect_cnt_reg[19] ;
  input \sect_cnt_reg[19]_0 ;
  input \sect_cnt_reg[19]_1 ;
  input [0:0]Q;
  input [19:0]last_sect_carry__0;
  input [19:0]last_sect_carry__0_0;
  input [43:0]\q_reg[44]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__3_n_0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire [19:0]last_sect_carry__0;
  wire [19:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[34]_0 ;
  wire \q_reg[35]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [43:0]\q_reg[44]_0 ;
  wire [43:0]\q_reg[44]_1 ;
  wire rs2f_wreq_ack;
  wire [3:0]\sect_cnt_reg[10] ;
  wire \sect_cnt_reg[19] ;
  wire \sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[19]_1 ;

  LUT3 #(
    .INIT(8'h8F)) 
    \align_len[31]_i_1__0 
       (.I0(\q_reg[35]_0 ),
        .I1(E),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hDDFDF5F5FDFDF5F5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\q_reg[0]_0 ),
        .I2(rs2f_wreq_ack),
        .I3(Q),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_2__3_n_0),
        .O(full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[44]_0 [37]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[44]_0 [36]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[44]_0 [35]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[44]_0 [34]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[44]_0 [41]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[44]_0 [40]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[44]_0 [39]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[44]_0 [38]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[44]_0 [43]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[44]_0 [42]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[44]_0 [33]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[44]_0 [32]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[44]_0 [31]),
        .O(\q_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_i_2_n_0),
        .I1(invalid_len_event_i_3_n_0),
        .I2(\q_reg[44]_0 [34]),
        .I3(\q_reg[44]_0 [43]),
        .I4(fifo_wreq_valid),
        .I5(\q_reg[44]_0 [37]),
        .O(\q_reg[35]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    invalid_len_event_i_2
       (.I0(\q_reg[44]_0 [40]),
        .I1(\q_reg[44]_0 [42]),
        .I2(\q_reg[44]_0 [41]),
        .I3(\q_reg[44]_0 [33]),
        .I4(\q_reg[44]_0 [38]),
        .I5(\q_reg[44]_0 [35]),
        .O(invalid_len_event_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[44]_0 [36]),
        .I1(\q_reg[44]_0 [39]),
        .I2(\q_reg[44]_0 [31]),
        .I3(\q_reg[44]_0 [32]),
        .O(invalid_len_event_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0_0[19]),
        .I1(last_sect_carry__0[19]),
        .I2(last_sect_carry__0_0[18]),
        .I3(last_sect_carry__0[18]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0_0[17]),
        .I1(last_sect_carry__0[17]),
        .I2(last_sect_carry__0[15]),
        .I3(last_sect_carry__0_0[15]),
        .I4(last_sect_carry__0[16]),
        .I5(last_sect_carry__0_0[16]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0_0[14]),
        .I1(last_sect_carry__0[14]),
        .I2(last_sect_carry__0[12]),
        .I3(last_sect_carry__0_0[12]),
        .I4(last_sect_carry__0[13]),
        .I5(last_sect_carry__0_0[13]),
        .O(\end_addr_buf_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(last_sect_carry__0[10]),
        .I1(last_sect_carry__0_0[10]),
        .I2(last_sect_carry__0[9]),
        .I3(last_sect_carry__0_0[9]),
        .I4(last_sect_carry__0_0[11]),
        .I5(last_sect_carry__0[11]),
        .O(\sect_cnt_reg[10] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(last_sect_carry__0[6]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0[7]),
        .I3(last_sect_carry__0_0[7]),
        .I4(last_sect_carry__0_0[8]),
        .I5(last_sect_carry__0[8]),
        .O(\sect_cnt_reg[10] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(last_sect_carry__0[3]),
        .I1(last_sect_carry__0_0[3]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[4]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[5]),
        .O(\sect_cnt_reg[10] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(last_sect_carry__0[0]),
        .I1(last_sect_carry__0_0[0]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[1]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[2]),
        .O(\sect_cnt_reg[10] [0]));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [31]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [32]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [33]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [34]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [35]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [36]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [37]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [38]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [39]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [40]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [41]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [42]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [43]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[44]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606040)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(push),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C2F03CF0F0F0)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AA6AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [35]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [36]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [37]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [38]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [39]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [40]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [41]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [42]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [43]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[44]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .I2(\sect_cnt_reg[19]_0 ),
        .I3(\sect_cnt_reg[19]_1 ),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized0_5
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    D,
    fifo_rreq_valid_buf_reg,
    empty_n_reg_0,
    S,
    \end_addr_buf_reg[31] ,
    \q_reg[32]_0 ,
    \q_reg[32]_1 ,
    invalid_len_event0,
    SR,
    E,
    ap_clk,
    ap_rst_n,
    \start_addr_reg[1] ,
    \start_addr_reg[1]_0 ,
    \start_addr_reg[1]_1 ,
    Q,
    last_sect_carry__0,
    sect_cnt0,
    \end_addr_buf_reg[31]_0 ,
    data_vld_reg_0,
    last_sect_carry__0_0,
    \q_reg[30]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [19:0]D;
  output [0:0]fifo_rreq_valid_buf_reg;
  output [0:0]empty_n_reg_0;
  output [3:0]S;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]\q_reg[32]_0 ;
  output [31:0]\q_reg[32]_1 ;
  output invalid_len_event0;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input \start_addr_reg[1] ;
  input [0:0]\start_addr_reg[1]_0 ;
  input \start_addr_reg[1]_1 ;
  input [19:0]Q;
  input [19:0]last_sect_carry__0;
  input [18:0]sect_cnt0;
  input \end_addr_buf_reg[31]_0 ;
  input [0:0]data_vld_reg_0;
  input [19:0]last_sect_carry__0_0;
  input [30:0]\q_reg[30]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire \end_addr_buf_reg[31]_0 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_i_2_n_0;
  wire [0:0]fifo_rreq_valid_buf_reg;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__1_n_0;
  wire invalid_len_event0;
  wire [19:0]last_sect_carry__0;
  wire [19:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [30:0]\q_reg[30]_0 ;
  wire [0:0]\q_reg[32]_0 ;
  wire [31:0]\q_reg[32]_1 ;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire \start_addr_reg[1] ;
  wire [0:0]\start_addr_reg[1]_0 ;
  wire \start_addr_reg[1]_1 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[32]_1 [31]),
        .O(\q_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\start_addr_reg[1]_1 ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1] ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__4
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout[2]_i_2__2_n_0 ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT1 #(
    .INIT(2'h1)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid_buf_i_2_n_0),
        .O(fifo_rreq_valid_buf_reg));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hF1F111F1)) 
    fifo_rreq_valid_buf_i_2
       (.I0(\end_addr_buf_reg[31]_0 ),
        .I1(fifo_rreq_valid),
        .I2(\start_addr_reg[1]_1 ),
        .I3(\start_addr_reg[1]_0 ),
        .I4(\start_addr_reg[1] ),
        .O(fifo_rreq_valid_buf_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__7
       (.I0(\pout[2]_i_2__2_n_0 ),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(full_n_i_2__1_n_0),
        .I4(full_n_i_3__1_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h75FFFFFFFFFFFFFF)) 
    full_n_i_2__1
       (.I0(push),
        .I1(\start_addr_reg[1] ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1]_1 ),
        .I4(fifo_rreq_valid),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(\q_reg[32]_1 [31]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0_0[19]),
        .I1(last_sect_carry__0[19]),
        .I2(last_sect_carry__0_0[18]),
        .I3(last_sect_carry__0[18]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0_0[17]),
        .I1(last_sect_carry__0[17]),
        .I2(last_sect_carry__0[16]),
        .I3(last_sect_carry__0_0[16]),
        .I4(last_sect_carry__0[15]),
        .I5(last_sect_carry__0_0[15]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[14]),
        .I1(last_sect_carry__0_0[14]),
        .I2(last_sect_carry__0[12]),
        .I3(last_sect_carry__0_0[12]),
        .I4(last_sect_carry__0_0[13]),
        .I5(last_sect_carry__0[13]),
        .O(\end_addr_buf_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(last_sect_carry__0_0[11]),
        .I1(last_sect_carry__0[11]),
        .I2(last_sect_carry__0[9]),
        .I3(last_sect_carry__0_0[9]),
        .I4(last_sect_carry__0[10]),
        .I5(last_sect_carry__0_0[10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(last_sect_carry__0[6]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0[7]),
        .I3(last_sect_carry__0_0[7]),
        .I4(last_sect_carry__0_0[8]),
        .I5(last_sect_carry__0[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(last_sect_carry__0_0[5]),
        .I1(last_sect_carry__0[5]),
        .I2(last_sect_carry__0[3]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0[4]),
        .I5(last_sect_carry__0_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(last_sect_carry__0_0[2]),
        .I1(last_sect_carry__0[2]),
        .I2(last_sect_carry__0[0]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0[1]),
        .I5(last_sect_carry__0_0[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(data_vld_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF0FF0EF00E00)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(push),
        .I3(\pout[2]_i_2__2_n_0 ),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFF3F320200C00)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_2__2_n_0 ),
        .I2(push),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F300)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_2__2_n_0 ),
        .I2(push),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    \pout[2]_i_2__2 
       (.I0(data_vld_reg_n_0),
        .I1(\start_addr_reg[1] ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1]_1 ),
        .I4(fifo_rreq_valid),
        .O(\pout[2]_i_2__2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [30]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [31]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[32]_1 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(last_sect_carry__0[0]),
        .I2(fifo_rreq_valid_buf_i_2_n_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(sect_cnt0[9]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(sect_cnt0[10]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(sect_cnt0[11]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(sect_cnt0[12]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(sect_cnt0[13]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(sect_cnt0[14]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(sect_cnt0[15]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(sect_cnt0[16]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(sect_cnt0[17]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(sect_cnt0[18]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(sect_cnt0[0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(sect_cnt0[1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(sect_cnt0[2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(sect_cnt0[3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(sect_cnt0[4]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(sect_cnt0[5]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(sect_cnt0[6]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(sect_cnt0[7]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(sect_cnt0[8]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    next_resp,
    \could_multi_bursts.next_loop ,
    ap_rst_n,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input \could_multi_bursts.next_loop ;
  input ap_rst_n;
  input \q_reg[1]_0 ;
  input \q_reg[1]_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_i_4__0_n_0;
  wire [0:0]in;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__3
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(fifo_resp_ready),
        .I3(full_n_i_3__3_n_0),
        .I4(pout_reg__0[1]),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(full_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    full_n_i_3__3
       (.I0(data_vld_reg_n_0),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pout_reg__0[0]),
        .O(full_n_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__0
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\Conv2D_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\q_reg[1]_1 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__0 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_3__0 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized1_4
   (fifo_rctl_ready,
    empty_n_reg_0,
    \bus_wide_gen.len_cnt_reg[1] ,
    data_vld_reg_0,
    ap_clk,
    SR,
    \pout_reg[2]_0 ,
    ap_rst_n,
    data_vld_reg_1,
    \could_multi_bursts.next_loop ,
    Q,
    \pout[3]_i_5 ,
    fifo_burst_ready,
    m_axi_gmem_ARREADY,
    \pout[3]_i_5_0 ,
    beat_valid,
    empty_n_reg_1,
    E);
  output fifo_rctl_ready;
  output empty_n_reg_0;
  output \bus_wide_gen.len_cnt_reg[1] ;
  output data_vld_reg_0;
  input ap_clk;
  input [0:0]SR;
  input \pout_reg[2]_0 ;
  input ap_rst_n;
  input data_vld_reg_1;
  input \could_multi_bursts.next_loop ;
  input [3:0]Q;
  input \pout[3]_i_5 ;
  input fifo_burst_ready;
  input m_axi_gmem_ARREADY;
  input \pout[3]_i_5_0 ;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input [0:0]E;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__5_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire m_axi_gmem_ARREADY;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_5 ;
  wire \pout[3]_i_5_0 ;
  wire \pout_reg[2]_0 ;
  wire [3:0]pout_reg__0;

  LUT4 #(
    .INIT(16'hFABA)) 
    data_vld_i_1__5
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_reg_1),
        .O(data_vld_i_1__5_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    empty_n_i_1__2
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_1),
        .I3(E),
        .I4(data_vld_reg_n_0),
        .O(empty_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\bus_wide_gen.len_cnt_reg[1] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFDDFFDDDDDDDD)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(full_n_i_2__6_n_0),
        .I3(data_vld_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__6
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(full_n_i_2__6_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1 
       (.I0(\pout_reg[2]_0 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(\pout_reg[2]_0 ),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA010)) 
    \pout[3]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_reg_1),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout_reg[2]_0 ),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF7FFF)) 
    \pout[3]_i_7 
       (.I0(data_vld_reg_n_0),
        .I1(fifo_rctl_ready),
        .I2(\pout[3]_i_5 ),
        .I3(fifo_burst_ready),
        .I4(m_axi_gmem_ARREADY),
        .I5(\pout[3]_i_5_0 ),
        .O(data_vld_reg_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    D,
    E,
    ap_clk,
    SR,
    Q,
    push,
    ap_rst_n);
  output full_n_reg_0;
  output [1:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [2:0]Q;
  input push;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(Q[0]),
        .I1(empty_n_reg_n_0),
        .I2(Q[2]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(Q[1]),
        .I1(empty_n_reg_n_0),
        .I2(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(full_n_i_2__0_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(Q[2]),
        .I2(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(Q[2]),
        .I2(empty_n_reg_n_0),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_4
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(Q[2]),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_4_reg_273[11]_i_1 
       (.I0(Q[2]),
        .I1(empty_n_reg_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h33CCCCCCCCCC32CC)) 
    \pout[0]_i_1__1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(\pout[2]_i_2__0_n_0 ),
        .I5(push),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3CF0F0F0F0F0C2F0)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(\pout[2]_i_2__0_n_0 ),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA8AA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(\pout[2]_i_2__0_n_0 ),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pout[2]_i_2__0 
       (.I0(empty_n_reg_n_0),
        .I1(Q[2]),
        .O(\pout[2]_i_2__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_read
   (full_n_reg,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    D,
    \in_channel_V_read_reg_1077_reg[15] ,
    ap_block_state23_io,
    I_RREADY2,
    I_RREADY223_out,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    E,
    B,
    I_RDATA,
    ap_clk,
    mem_reg,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    CO,
    Q,
    ap_NS_fsm116_out,
    \ap_CS_fsm_reg[34] ,
    \ap_CS_fsm_reg[25] ,
    ap_reg_ioackin_gmem_ARREADY,
    ap_rst_n,
    \data_p2_reg[30]_i_3 ,
    \data_p2_reg[30]_i_3_0 ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    m_axi_gmem_ARREADY);
  output full_n_reg;
  output [0:0]SR;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [9:0]D;
  output [0:0]\in_channel_V_read_reg_1077_reg[15] ;
  output ap_block_state23_io;
  output I_RREADY2;
  output I_RREADY223_out;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [0:0]E;
  output [15:0]B;
  output [15:0]I_RDATA;
  input ap_clk;
  input [32:0]mem_reg;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [0:0]CO;
  input [9:0]Q;
  input ap_NS_fsm116_out;
  input \ap_CS_fsm_reg[34] ;
  input [0:0]\ap_CS_fsm_reg[25] ;
  input ap_reg_ioackin_gmem_ARREADY;
  input ap_rst_n;
  input [15:0]\data_p2_reg[30]_i_3 ;
  input [15:0]\data_p2_reg[30]_i_3_0 ;
  input [30:0]\data_p2_reg[30] ;
  input [30:0]\data_p2_reg[30]_0 ;
  input [30:0]\data_p2_reg[30]_1 ;
  input m_axi_gmem_ARREADY;

  wire [15:0]B;
  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire I_RREADY2;
  wire I_RREADY223_out;
  wire [9:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:1]align_len0;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[31] ;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[34] ;
  wire ap_NS_fsm116_out;
  wire ap_block_state23_io;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__0_n_0 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_3 ;
  wire beat_valid;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_6;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[15]_i_5__0_n_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [30:0]\data_p2_reg[30] ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [30:0]\data_p2_reg[30]_1 ;
  wire [15:0]\data_p2_reg[30]_i_3 ;
  wire [15:0]\data_p2_reg[30]_i_3_0 ;
  wire [34:34]data_pack;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1__0_n_0;
  wire end_addr_carry__3_i_2__0_n_0;
  wire end_addr_carry__3_i_3__0_n_0;
  wire end_addr_carry__3_i_4__0_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1__0_n_0;
  wire end_addr_carry__4_i_2__0_n_0;
  wire end_addr_carry__4_i_3__0_n_0;
  wire end_addr_carry__4_i_4__0_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1__0_n_0;
  wire end_addr_carry__5_i_2__0_n_0;
  wire end_addr_carry__5_i_3__0_n_0;
  wire end_addr_carry__5_i_4__0_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1__0_n_0;
  wire end_addr_carry__6_i_2__0_n_0;
  wire end_addr_carry__6_i_3__0_n_0;
  wire end_addr_carry__6_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_burst_ready;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_ready;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire [0:0]\in_channel_V_read_reg_1077_reg[15] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [32:0]mem_reg;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_21_in;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [30:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_8;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [5:0]usedw_reg;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0[31],align_len0[1],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__0 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2__0_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__0_n_0 ,\beat_len_buf_reg[2]_i_1__0_n_1 ,\beat_len_buf_reg[2]_i_1__0_n_2 ,\beat_len_buf_reg[2]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\beat_len_buf[2]_i_2__0_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__0 
       (.CI(\beat_len_buf_reg[2]_i_1__0_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1__0_n_0 ,\beat_len_buf_reg[6]_i_1__0_n_1 ,\beat_len_buf_reg[6]_i_1__0_n_2 ,\beat_len_buf_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[6]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__0_n_2 ,\beat_len_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31}),
        .DI(buff_rdata_n_52),
        .Q(usedw_reg),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_27 ),
        .\bus_wide_gen.data_buf_reg[0]_1 (\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.fifo_burst_n_30 ),
        .\bus_wide_gen.rdata_valid_t_reg_1 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .data_vld_reg(fifo_rctl_n_1),
        .data_vld_reg_0(rs_rdata_n_8),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48}),
        .\dout_buf_reg[34]_1 (\bus_wide_gen.fifo_burst_n_8 ),
        .\dout_buf_reg[34]_2 (\bus_wide_gen.fifo_burst_n_2 ),
        .dout_valid_reg_0(buff_rdata_n_51),
        .dout_valid_reg_1(buff_rdata_n_53),
        .empty_n_reg_0(buff_rdata_n_49),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .mem_reg_0(mem_reg),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(fifo_rctl_n_2),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\bus_wide_gen.len_cnt_reg [5]),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(\bus_wide_gen.len_cnt_reg [7]),
        .O(\bus_wide_gen.data_buf[15]_i_5__0_n_0 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_48),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_47),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_46),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_45),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_44),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo_3 \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .E(pop0),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_1 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_3 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_5 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf[15]_i_5__0_n_0 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.data_buf_reg[16]_1 (fifo_rctl_n_2),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_8 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_25 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_33 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_4 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_7 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_23 ),
        .\could_multi_bursts.sect_handling_reg_2 (p_21_in),
        .\could_multi_bursts.sect_handling_reg_3 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.sect_handling_reg_4 (\could_multi_bursts.loop_cnt_reg ),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_27 ),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_29 ),
        .empty_n_reg_2(rs_rdata_n_8),
        .\end_addr_buf_reg[11] (\bus_wide_gen.fifo_burst_n_18 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_37 ),
        .\end_addr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_10 ),
        .\end_addr_buf_reg[6] (\bus_wide_gen.fifo_burst_n_13 ),
        .\end_addr_buf_reg[7] (\bus_wide_gen.fifo_burst_n_14 ),
        .\end_addr_buf_reg[8] (\bus_wide_gen.fifo_burst_n_15 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_24 ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .\pout_reg[2]_0 (buff_rdata_n_51),
        .\pout_reg[2]_1 (fifo_rctl_n_1),
        .\pout_reg[2]_2 (fifo_rctl_n_3),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_2 ),
        .\q_reg[9]_0 (\bus_wide_gen.data_buf1 ),
        .\q_reg[9]_1 (\bus_wide_gen.fifo_burst_n_30 ),
        .\q_reg[9]_2 (\sect_addr_buf_reg_n_0_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_34 ),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_35 ),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(fifo_rreq_valid_buf_reg_n_0),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] ,\end_addr_buf_reg_n_0_[1] }),
        .\sect_len_buf_reg[9]_1 (beat_len_buf),
        .\start_addr_buf_reg[10] (\bus_wide_gen.fifo_burst_n_17 ),
        .\start_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_9 ),
        .\start_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_11 ),
        .\start_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_12 ),
        .\start_addr_buf_reg[9] (\bus_wide_gen.fifo_burst_n_16 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__2[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_53),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_33 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__0_n_0,end_addr_carry__3_i_2__0_n_0,end_addr_carry__3_i_3__0_n_0,end_addr_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__0_n_0,end_addr_carry__4_i_2__0_n_0,end_addr_carry__4_i_3__0_n_0,end_addr_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__0_n_0,end_addr_carry__5_i_2__0_n_0,end_addr_carry__5_i_3__0_n_0,end_addr_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_2,end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__0_n_0,end_addr_carry__6_i_2__0_n_0,end_addr_carry__6_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr_carry_i_4__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized1_4 fifo_rctl
       (.E(\bus_wide_gen.last_split ),
        .Q(\bus_wide_gen.len_cnt_reg [3:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_2),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(fifo_rctl_n_3),
        .data_vld_reg_1(buff_rdata_n_49),
        .empty_n_reg_0(fifo_rctl_n_1),
        .empty_n_reg_1(data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .\pout[3]_i_5 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\pout[3]_i_5_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_29 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized0_5 fifo_rreq
       (.D({fifo_rreq_n_2,fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21}),
        .E(pop0),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(rs2f_rreq_valid),
        .empty_n_reg_0(align_len),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30}),
        .\end_addr_buf_reg[31]_0 (fifo_rreq_valid_buf_reg_n_0),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(next_rreq),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_carry__0_0(p_0_in0_in),
        .\q_reg[30]_0 (rs2f_rreq_data),
        .\q_reg[32]_0 (zero_len_event0),
        .\q_reg[32]_1 ({fifo_rreq_data,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\start_addr_reg[1] (\bus_wide_gen.fifo_burst_n_4 ),
        .\start_addr_reg[1]_0 (last_sect),
        .\start_addr_reg[1]_1 (rreq_handling_reg_n_0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in[16]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in[13]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in[11]),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(p_0_in[10]),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in[4]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_52}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.B(B),
        .D({D[9:8],D[6:4]}),
        .E(E),
        .I_RDATA(I_RDATA),
        .I_RREADY2(I_RREADY2),
        .I_RREADY223_out(I_RREADY223_out),
        .Q({Q[9:5],Q[2]}),
        .SR(SR),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (rs_rdata_n_8),
        .\data_p2_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] ,\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_reg_slice_6 rs_rreq
       (.CO(CO),
        .D({D[7],D[3:0]}),
        .Q(Q[4:0]),
        .SR(SR),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .ap_NS_fsm116_out(ap_NS_fsm116_out),
        .ap_block_state23_io(ap_block_state23_io),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .\data_p1_reg[30]_0 (rs2f_rreq_data),
        .\data_p2_reg[30]_0 (\data_p2_reg[30] ),
        .\data_p2_reg[30]_1 (\data_p2_reg[30]_0 ),
        .\data_p2_reg[30]_2 (\data_p2_reg[30]_1 ),
        .\data_p2_reg[30]_i_3_0 (\data_p2_reg[30]_i_3 ),
        .\data_p2_reg[30]_i_3_1 (\data_p2_reg[30]_i_3_0 ),
        .\in_channel_V_read_reg_1077_reg[15] (\in_channel_V_read_reg_1077_reg[15] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_34 ),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_7 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_reg_slice
   (\ap_CS_fsm_reg[20] ,
    D,
    \state_reg[0]_0 ,
    \data_p1_reg[44]_0 ,
    SR,
    ap_clk,
    Q,
    gmem_WREADY,
    rs2f_wreq_ack,
    \data_p2_reg[44]_0 );
  output [0:0]\ap_CS_fsm_reg[20] ;
  output [1:0]D;
  output [0:0]\state_reg[0]_0 ;
  output [43:0]\data_p1_reg[44]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [2:0]Q;
  input gmem_WREADY;
  input rs2f_wreq_ack;
  input [43:0]\data_p2_reg[44]_0 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_2_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [43:0]\data_p1_reg[44]_0 ;
  wire [44:0]data_p2;
  wire [43:0]\data_p2_reg[44]_0 ;
  wire gmem_AWREADY;
  wire gmem_WREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Q[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[0]),
        .I1(gmem_AWREADY),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(gmem_WREADY),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[44]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[44]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[44]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[44]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[44]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[44]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[44]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[44]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[44]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[44]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[44]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[44]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[44]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[44]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[44]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[44]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[44]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[44]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[44]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[44]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[44]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[44]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[44]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[44]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[44]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[44]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[44]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[44]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[44]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[44]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[44]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[44]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[44]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[44]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[44]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[44]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[44]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[44]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(Q[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_2 
       (.I0(\data_p2_reg[44]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[44]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[44]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[44]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[44]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[44]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[44]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_2_n_0 ),
        .Q(\data_p1_reg[44]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[44]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[44]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [31]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [32]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [33]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [34]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [35]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [36]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [37]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [38]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [39]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [40]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [41]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [42]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [43]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[44]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_5_reg_295[11]_i_1 
       (.I0(Q[1]),
        .I1(gmem_AWREADY),
        .O(\ap_CS_fsm_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(gmem_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(gmem_AWREADY),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(Q[1]),
        .I4(gmem_AWREADY),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(Q[1]),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_reg_slice_6
   (D,
    \in_channel_V_read_reg_1077_reg[15] ,
    ap_block_state23_io,
    \state_reg[0]_0 ,
    \data_p1_reg[30]_0 ,
    SR,
    ap_clk,
    CO,
    Q,
    ap_NS_fsm116_out,
    \ap_CS_fsm_reg[25] ,
    ap_reg_ioackin_gmem_ARREADY,
    \data_p2_reg[30]_i_3_0 ,
    \data_p2_reg[30]_i_3_1 ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    \data_p2_reg[30]_2 ,
    rs2f_rreq_ack);
  output [4:0]D;
  output [0:0]\in_channel_V_read_reg_1077_reg[15] ;
  output ap_block_state23_io;
  output [0:0]\state_reg[0]_0 ;
  output [30:0]\data_p1_reg[30]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input [4:0]Q;
  input ap_NS_fsm116_out;
  input [0:0]\ap_CS_fsm_reg[25] ;
  input ap_reg_ioackin_gmem_ARREADY;
  input [15:0]\data_p2_reg[30]_i_3_0 ;
  input [15:0]\data_p2_reg[30]_i_3_1 ;
  input [30:0]\data_p2_reg[30]_0 ;
  input [30:0]\data_p2_reg[30]_1 ;
  input [30:0]\data_p2_reg[30]_2 ;
  input rs2f_rreq_ack;

  wire [0:0]CO;
  wire [4:0]D;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[22]_i_2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[25] ;
  wire ap_NS_fsm116_out;
  wire ap_block_state23_io;
  wire ap_clk;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]data_p2;
  wire \data_p2[0]_i_1_n_0 ;
  wire \data_p2[10]_i_1_n_0 ;
  wire \data_p2[11]_i_1_n_0 ;
  wire \data_p2[12]_i_1_n_0 ;
  wire \data_p2[13]_i_1_n_0 ;
  wire \data_p2[14]_i_1_n_0 ;
  wire \data_p2[15]_i_1__0_n_0 ;
  wire \data_p2[16]_i_1_n_0 ;
  wire \data_p2[17]_i_1_n_0 ;
  wire \data_p2[18]_i_1_n_0 ;
  wire \data_p2[19]_i_1_n_0 ;
  wire \data_p2[1]_i_1_n_0 ;
  wire \data_p2[20]_i_1_n_0 ;
  wire \data_p2[21]_i_1_n_0 ;
  wire \data_p2[22]_i_1_n_0 ;
  wire \data_p2[23]_i_1_n_0 ;
  wire \data_p2[24]_i_1_n_0 ;
  wire \data_p2[25]_i_1_n_0 ;
  wire \data_p2[26]_i_1_n_0 ;
  wire \data_p2[27]_i_1_n_0 ;
  wire \data_p2[28]_i_1_n_0 ;
  wire \data_p2[29]_i_1_n_0 ;
  wire \data_p2[2]_i_1_n_0 ;
  wire \data_p2[30]_i_10_n_0 ;
  wire \data_p2[30]_i_2_n_0 ;
  wire \data_p2[30]_i_5_n_0 ;
  wire \data_p2[30]_i_6_n_0 ;
  wire \data_p2[30]_i_7_n_0 ;
  wire \data_p2[30]_i_8_n_0 ;
  wire \data_p2[30]_i_9_n_0 ;
  wire \data_p2[3]_i_1_n_0 ;
  wire \data_p2[4]_i_1_n_0 ;
  wire \data_p2[5]_i_1_n_0 ;
  wire \data_p2[6]_i_1_n_0 ;
  wire \data_p2[7]_i_1_n_0 ;
  wire \data_p2[8]_i_1_n_0 ;
  wire \data_p2[9]_i_1_n_0 ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [30:0]\data_p2_reg[30]_1 ;
  wire [30:0]\data_p2_reg[30]_2 ;
  wire [15:0]\data_p2_reg[30]_i_3_0 ;
  wire [15:0]\data_p2_reg[30]_i_3_1 ;
  wire \data_p2_reg[30]_i_3_n_3 ;
  wire \data_p2_reg[30]_i_4_n_0 ;
  wire \data_p2_reg[30]_i_4_n_1 ;
  wire \data_p2_reg[30]_i_4_n_2 ;
  wire \data_p2_reg[30]_i_4_n_3 ;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire [0:0]\in_channel_V_read_reg_1077_reg[15] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [3:2]\NLW_data_p2_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_p2_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_data_p2_reg[30]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(gmem_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(gmem_ARREADY),
        .I1(gmem_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  LUT5 #(
    .INIT(32'h55545454)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(ap_reg_ioackin_gmem_ARREADY),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(\in_channel_V_read_reg_1077_reg[15] ),
        .O(gmem_ARVALID));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888888)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[22]_i_2_n_0 ),
        .I3(\in_channel_V_read_reg_1077_reg[15] ),
        .I4(Q[1]),
        .I5(ap_NS_fsm116_out),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[22]_i_2 
       (.I0(gmem_ARREADY),
        .I1(ap_reg_ioackin_gmem_ARREADY),
        .O(\ap_CS_fsm[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm_reg[25] ),
        .I1(gmem_ARREADY),
        .I2(ap_reg_ioackin_gmem_ARREADY),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hEE10)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(gmem_ARREADY),
        .I1(ap_reg_ioackin_gmem_ARREADY),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[4]),
        .I1(ap_reg_ioackin_gmem_ARREADY),
        .I2(gmem_ARREADY),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ap_reg_ioackin_gmem_ARREADY),
        .I1(gmem_ARREADY),
        .I2(\in_channel_V_read_reg_1077_reg[15] ),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2[0]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2[10]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2[11]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2[12]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2[13]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2[14]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2[15]_i_1__0_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2[16]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2[17]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2[18]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2[19]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2[1]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2[20]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2[21]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2[22]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2[23]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2[24]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2[25]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2[26]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2[27]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2[28]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2[29]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2[2]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[30]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(gmem_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_2 
       (.I0(\data_p2[30]_i_2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2[3]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2[4]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2[5]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2[6]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2[7]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2[8]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2[9]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_2_n_0 ),
        .Q(\data_p1_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[30]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2_reg[30]_0 [0]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [0]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [0]),
        .O(\data_p2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2_reg[30]_0 [10]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [10]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [10]),
        .O(\data_p2[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2_reg[30]_0 [11]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [11]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [11]),
        .O(\data_p2[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2_reg[30]_0 [12]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [12]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [12]),
        .O(\data_p2[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2_reg[30]_0 [13]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [13]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [13]),
        .O(\data_p2[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2_reg[30]_0 [14]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [14]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [14]),
        .O(\data_p2[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[15]_i_1__0 
       (.I0(\data_p2_reg[30]_0 [15]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [15]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [15]),
        .O(\data_p2[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2_reg[30]_0 [16]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [16]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [16]),
        .O(\data_p2[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2_reg[30]_0 [17]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [17]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [17]),
        .O(\data_p2[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2_reg[30]_0 [18]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [18]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [18]),
        .O(\data_p2[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2_reg[30]_0 [19]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [19]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [19]),
        .O(\data_p2[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2_reg[30]_0 [1]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [1]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [1]),
        .O(\data_p2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2_reg[30]_0 [20]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [20]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [20]),
        .O(\data_p2[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2_reg[30]_0 [21]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [21]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [21]),
        .O(\data_p2[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2_reg[30]_0 [22]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [22]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [22]),
        .O(\data_p2[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2_reg[30]_0 [23]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [23]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [23]),
        .O(\data_p2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2_reg[30]_0 [24]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [24]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [24]),
        .O(\data_p2[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2_reg[30]_0 [25]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [25]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [25]),
        .O(\data_p2[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2_reg[30]_0 [26]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [26]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [26]),
        .O(\data_p2[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2_reg[30]_0 [27]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [27]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [27]),
        .O(\data_p2[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2_reg[30]_0 [28]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [28]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [28]),
        .O(\data_p2[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[29]_i_1 
       (.I0(\data_p2_reg[30]_0 [29]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [29]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [29]),
        .O(\data_p2[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2_reg[30]_0 [2]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [2]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [2]),
        .O(\data_p2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA80)) 
    \data_p2[30]_i_1 
       (.I0(gmem_ARREADY),
        .I1(\in_channel_V_read_reg_1077_reg[15] ),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ap_reg_ioackin_gmem_ARREADY),
        .O(load_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_p2[30]_i_10 
       (.I0(\data_p2_reg[30]_i_3_0 [1]),
        .I1(\data_p2_reg[30]_i_3_1 [1]),
        .I2(\data_p2_reg[30]_i_3_0 [0]),
        .I3(\data_p2_reg[30]_i_3_1 [0]),
        .I4(\data_p2_reg[30]_i_3_1 [2]),
        .I5(\data_p2_reg[30]_i_3_0 [2]),
        .O(\data_p2[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[30]_i_2 
       (.I0(\data_p2_reg[30]_0 [30]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [30]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [30]),
        .O(\data_p2[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_p2[30]_i_5 
       (.I0(\data_p2_reg[30]_i_3_1 [15]),
        .I1(\data_p2_reg[30]_i_3_0 [15]),
        .O(\data_p2[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_p2[30]_i_6 
       (.I0(\data_p2_reg[30]_i_3_0 [12]),
        .I1(\data_p2_reg[30]_i_3_1 [12]),
        .I2(\data_p2_reg[30]_i_3_0 [13]),
        .I3(\data_p2_reg[30]_i_3_1 [13]),
        .I4(\data_p2_reg[30]_i_3_1 [14]),
        .I5(\data_p2_reg[30]_i_3_0 [14]),
        .O(\data_p2[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_p2[30]_i_7 
       (.I0(\data_p2_reg[30]_i_3_0 [9]),
        .I1(\data_p2_reg[30]_i_3_1 [9]),
        .I2(\data_p2_reg[30]_i_3_0 [10]),
        .I3(\data_p2_reg[30]_i_3_1 [10]),
        .I4(\data_p2_reg[30]_i_3_1 [11]),
        .I5(\data_p2_reg[30]_i_3_0 [11]),
        .O(\data_p2[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_p2[30]_i_8 
       (.I0(\data_p2_reg[30]_i_3_0 [6]),
        .I1(\data_p2_reg[30]_i_3_1 [6]),
        .I2(\data_p2_reg[30]_i_3_0 [7]),
        .I3(\data_p2_reg[30]_i_3_1 [7]),
        .I4(\data_p2_reg[30]_i_3_1 [8]),
        .I5(\data_p2_reg[30]_i_3_0 [8]),
        .O(\data_p2[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \data_p2[30]_i_9 
       (.I0(\data_p2_reg[30]_i_3_0 [4]),
        .I1(\data_p2_reg[30]_i_3_1 [4]),
        .I2(\data_p2_reg[30]_i_3_0 [3]),
        .I3(\data_p2_reg[30]_i_3_1 [3]),
        .I4(\data_p2_reg[30]_i_3_1 [5]),
        .I5(\data_p2_reg[30]_i_3_0 [5]),
        .O(\data_p2[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2_reg[30]_0 [3]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [3]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [3]),
        .O(\data_p2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2_reg[30]_0 [4]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [4]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [4]),
        .O(\data_p2[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2_reg[30]_0 [5]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [5]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [5]),
        .O(\data_p2[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2_reg[30]_0 [6]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [6]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [6]),
        .O(\data_p2[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2_reg[30]_0 [7]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [7]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [7]),
        .O(\data_p2[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2_reg[30]_0 [8]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [8]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [8]),
        .O(\data_p2[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2_reg[30]_0 [9]),
        .I1(Q[4]),
        .I2(\data_p2_reg[30]_1 [9]),
        .I3(Q[3]),
        .I4(\data_p2_reg[30]_2 [9]),
        .O(\data_p2[9]_i_1_n_0 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_0 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_0 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_0 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_0 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_0 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1__0_n_0 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_0 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_0 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_0 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_0 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_0 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_0 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_0 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_0 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_0 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_0 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_0 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_0 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_0 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1_n_0 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_0 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_2_n_0 ),
        .Q(data_p2[30]),
        .R(1'b0));
  CARRY4 \data_p2_reg[30]_i_3 
       (.CI(\data_p2_reg[30]_i_4_n_0 ),
        .CO({\NLW_data_p2_reg[30]_i_3_CO_UNCONNECTED [3:2],\in_channel_V_read_reg_1077_reg[15] ,\data_p2_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_data_p2_reg[30]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\data_p2[30]_i_5_n_0 ,\data_p2[30]_i_6_n_0 }));
  CARRY4 \data_p2_reg[30]_i_4 
       (.CI(1'b0),
        .CO({\data_p2_reg[30]_i_4_n_0 ,\data_p2_reg[30]_i_4_n_1 ,\data_p2_reg[30]_i_4_n_2 ,\data_p2_reg[30]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_data_p2_reg[30]_i_4_O_UNCONNECTED [3:0]),
        .S({\data_p2[30]_i_7_n_0 ,\data_p2[30]_i_8_n_0 ,\data_p2[30]_i_9_n_0 ,\data_p2[30]_i_10_n_0 }));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_0 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_0 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_0 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_0 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1_n_0 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_0 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_0 ),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \ic_reg_1330[15]_i_1 
       (.I0(Q[1]),
        .I1(\in_channel_V_read_reg_1077_reg[15] ),
        .I2(ap_reg_ioackin_gmem_ARREADY),
        .I3(gmem_ARREADY),
        .O(ap_block_state23_io));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(gmem_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(gmem_ARREADY),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(gmem_ARREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem_ARVALID),
        .I4(gmem_ARREADY),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(gmem_ARVALID),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Conv2D_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    D,
    I_RREADY2,
    I_RREADY223_out,
    \bus_wide_gen.rdata_valid_t_reg ,
    E,
    B,
    I_RDATA,
    SR,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[34] ,
    s_ready_t_reg_0,
    \data_p2_reg[15]_0 );
  output rdata_ack_t;
  output [4:0]D;
  output I_RREADY2;
  output I_RREADY223_out;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]E;
  output [15:0]B;
  output [15:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [5:0]Q;
  input \ap_CS_fsm_reg[34] ;
  input s_ready_t_reg_0;
  input [15:0]\data_p2_reg[15]_0 ;

  wire [15:0]B;
  wire [4:0]D;
  wire [0:0]E;
  wire [15:0]I_RDATA;
  wire I_RREADY2;
  wire I_RREADY223_out;
  wire [5:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[34] ;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire [15:0]\data_p2_reg[15]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem_RREADY),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(Q[2]),
        .I1(gmem_RVALID),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(gmem_RREADY));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(Q[1]),
        .I1(gmem_RVALID),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(gmem_RVALID),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[0]),
        .I1(gmem_RVALID),
        .I2(Q[3]),
        .I3(\ap_CS_fsm_reg[34] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(Q[4]),
        .I1(gmem_RVALID),
        .I2(Q[5]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(gmem_RVALID),
        .I1(Q[5]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(B[14]));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[15]_i_1__0 
       (.I0(state__0[1]),
        .I1(gmem_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_2 
       (.I0(\data_p2_reg[15]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(B[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[15]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(B[9]));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(B[0]),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(B[10]),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(B[11]),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(B[12]),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(B[13]),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(B[14]),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(B[15]),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(B[1]),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(B[2]),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(B[3]),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(B[4]),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(B[5]),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(B[6]),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(B[7]),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(B[8]),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(B[9]),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_2__1
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1
       (.I0(gmem_RVALID),
        .I1(Q[2]),
        .O(I_RREADY2));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_2
       (.I0(gmem_RVALID),
        .I1(Q[3]),
        .O(I_RREADY223_out));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(gmem_RREADY),
        .I1(gmem_RVALID),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    \state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(gmem_RVALID),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(gmem_RVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_throttl
   (Q,
    m_axi_gmem_AWREADY_0,
    \throttl_cnt_reg[2]_0 ,
    \throttl_cnt_reg[0]_0 ,
    \throttl_cnt_reg[6]_0 ,
    D,
    \throttl_cnt_reg[5]_0 ,
    AWLEN,
    m_axi_gmem_AWREADY,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output m_axi_gmem_AWREADY_0;
  output \throttl_cnt_reg[2]_0 ;
  output \throttl_cnt_reg[0]_0 ;
  output \throttl_cnt_reg[6]_0 ;
  input [0:0]D;
  input \throttl_cnt_reg[5]_0 ;
  input [2:0]AWLEN;
  input m_axi_gmem_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire [7:1]p_0_in__3;
  wire \throttl_cnt[7]_i_4_n_0 ;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[2]_0 ;
  wire \throttl_cnt_reg[5]_0 ;
  wire \throttl_cnt_reg[6]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[7]),
        .I5(Q),
        .O(m_axi_gmem_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[7]),
        .I3(Q),
        .O(\throttl_cnt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(Q),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\throttl_cnt_reg[2]_0 ),
        .O(\throttl_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[1]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[3]),
        .O(\throttl_cnt_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(\throttl_cnt_reg[5]_0 ),
        .O(p_0_in__3[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[1]),
        .I1(\throttl_cnt_reg[5]_0 ),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[1]),
        .I4(Q),
        .O(p_0_in__3[2]));
  LUT6 #(
    .INIT(64'hFE010000FE01FE01)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[3]),
        .I4(AWLEN[2]),
        .I5(\throttl_cnt_reg[5]_0 ),
        .O(p_0_in__3[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[5]_0 ),
        .O(p_0_in__3[4]));
  LUT3 #(
    .INIT(8'h06)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[7]_i_4_n_0 ),
        .I1(throttl_cnt_reg[5]),
        .I2(\throttl_cnt_reg[5]_0 ),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \throttl_cnt[6]_i_1 
       (.I0(\throttl_cnt[7]_i_4_n_0 ),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[6]),
        .I3(\throttl_cnt_reg[5]_0 ),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h0000FD02)) 
    \throttl_cnt[7]_i_2 
       (.I0(\throttl_cnt[7]_i_4_n_0 ),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[7]),
        .I4(\throttl_cnt_reg[5]_0 ),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \throttl_cnt[7]_i_4 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[3]),
        .O(\throttl_cnt[7]_i_4_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__3[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_write
   (full_n_reg,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem_WLAST,
    D,
    E,
    \ap_CS_fsm_reg[20] ,
    m_axi_gmem_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \ap_CS_fsm_reg[43] ,
    m_axi_gmem_AWVALID,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    \q_tmp_reg[15] ,
    Q,
    SR,
    m_axi_gmem_WREADY,
    ap_rst_n,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    m_axi_gmem_AWREADY,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    \could_multi_bursts.loop_cnt_reg[0]_1 ,
    m_axi_gmem_AWVALID_0,
    \throttl_cnt_reg[0] ,
    m_axi_gmem_BVALID,
    \data_p2_reg[44] );
  output full_n_reg;
  output \bus_wide_gen.WVALID_Dummy_reg_0 ;
  output m_axi_gmem_WLAST;
  output [4:0]D;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[20] ;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [0:0]\ap_CS_fsm_reg[43] ;
  output m_axi_gmem_AWVALID;
  output [0:0]\bus_wide_gen.WVALID_Dummy_reg_1 ;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output [0:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [15:0]\q_tmp_reg[15] ;
  input [6:0]Q;
  input [0:0]SR;
  input m_axi_gmem_WREADY;
  input ap_rst_n;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input m_axi_gmem_AWREADY;
  input \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input \could_multi_bursts.loop_cnt_reg[0]_1 ;
  input m_axi_gmem_AWVALID_0;
  input [0:0]\throttl_cnt_reg[0] ;
  input m_axi_gmem_BVALID;
  input [43:0]\data_p2_reg[44] ;

  wire AWVALID_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire [0:0]\ap_CS_fsm_reg[43] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_0 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_4;
  wire buff_wdata_n_5;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_59 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_62 ;
  wire \bus_wide_gen.fifo_burst_n_63 ;
  wire \bus_wide_gen.fifo_burst_n_64 ;
  wire \bus_wide_gen.fifo_burst_n_65 ;
  wire \bus_wide_gen.fifo_burst_n_66 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [0:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0]_1 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [43:0]\data_p2_reg[44] ;
  wire data_valid;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_i_3_n_0;
  wire end_addr_carry__6_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_resp_ready;
  wire [44:32]fifo_wreq_data;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID_0;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_49_in;
  wire push;
  wire [30:0]q__0;
  wire [15:0]\q_tmp_reg[15] ;
  wire rs2f_wreq_ack;
  wire [44:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [1:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0__0[7:4]),
        .S({fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0__0[11:8]),
        .S({fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__2_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[44:43]}),
        .O({\NLW_align_len0_inferred__1/i__carry__2_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[13:12]}),
        .S({1'b0,1'b1,fifo_wreq_n_50,fifo_wreq_n_51}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_0 ,\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[4] ,\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[2]_i_2_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_0 ,\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[8] ,\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] ,\align_len_reg_n_0_[5] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[11] ,\align_len_reg_n_0_[10] ,\align_len_reg_n_0_[9] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_buffer buff_wdata
       (.D(D[3]),
        .DI(buff_wdata_n_18),
        .E(\ap_CS_fsm_reg[43] ),
        .Q(Q[4:3]),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .data_valid(data_valid),
        .\dout_buf_reg[17]_0 ({tmp_strb,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36}),
        .dout_valid_reg_0(buff_wdata_n_17),
        .dout_valid_reg_1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .gmem_WREADY(gmem_WREADY),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\pout[2]_i_2 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\pout[2]_i_2_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\pout[2]_i_2_1 (\bus_wide_gen.fifo_burst_n_4 ),
        .\pout[2]_i_2_2 (\bus_wide_gen.fifo_burst_n_5 ),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15] ),
        .\usedw_reg[5]_0 (usedw_reg),
        .\usedw_reg[6]_0 ({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 }),
        .E(\bus_wide_gen.fifo_burst_n_1 ),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_6 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_12 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_49 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.fifo_burst_n_48 ),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (\bus_wide_gen.fifo_burst_n_61 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.len_cnt_reg[6] (\bus_wide_gen.fifo_burst_n_5 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (p_49_in),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_63 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_62 ),
        .\bus_wide_gen.strb_buf_reg[1]_0 (tmp_strb),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_65 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_64 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 (\sect_len_buf_reg_n_0_[4] ),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\sect_len_buf_reg_n_0_[5] ),
        .\could_multi_bursts.awlen_buf[3]_i_2_2 (\sect_len_buf_reg_n_0_[6] ),
        .\could_multi_bursts.awlen_buf[3]_i_2_3 (\sect_len_buf_reg_n_0_[7] ),
        .\could_multi_bursts.awlen_buf[3]_i_2_4 (\sect_len_buf_reg_n_0_[8] ),
        .\could_multi_bursts.awlen_buf[3]_i_2_5 (\sect_len_buf_reg_n_0_[9] ),
        .\could_multi_bursts.awlen_buf_reg[0] (\sect_len_buf_reg_n_0_[0] ),
        .\could_multi_bursts.awlen_buf_reg[1] (\sect_len_buf_reg_n_0_[1] ),
        .\could_multi_bursts.awlen_buf_reg[2] (\sect_len_buf_reg_n_0_[2] ),
        .\could_multi_bursts.awlen_buf_reg[3] (\sect_len_buf_reg_n_0_[3] ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_50 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (\could_multi_bursts.loop_cnt_reg[0]_1 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_44 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_7 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_13 ),
        .\could_multi_bursts.sect_handling_reg_1 (last_sect_buf),
        .\could_multi_bursts.sect_handling_reg_2 (\bus_wide_gen.fifo_burst_n_46 ),
        .\could_multi_bursts.sect_handling_reg_3 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_valid(data_valid),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_3 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_66 ),
        .\end_addr_buf_reg[31] (fifo_wreq_n_5),
        .\end_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_58 ),
        .\end_addr_buf_reg[7] (\bus_wide_gen.fifo_burst_n_55 ),
        .\end_addr_buf_reg[8] (\bus_wide_gen.fifo_burst_n_54 ),
        .\end_addr_buf_reg[9] (\bus_wide_gen.fifo_burst_n_53 ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(buff_wdata_n_17),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_14 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(\bus_wide_gen.fifo_burst_n_2 ),
        .m_axi_gmem_WREADY_1(\bus_wide_gen.data_buf5_out ),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .next_wreq(next_wreq),
        .\q_reg[8]_0 (\bus_wide_gen.data_buf2_out ),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_0_[1] ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (awlen_tmp),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_9 ),
        .\sect_len_buf_reg[9] (first_sect),
        .\sect_len_buf_reg[9]_0 ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_1 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] ,\end_addr_buf_reg_n_0_[1] }),
        .\sect_len_buf_reg[9]_2 (beat_len_buf),
        .\start_addr_buf_reg[10] (\bus_wide_gen.fifo_burst_n_52 ),
        .\start_addr_buf_reg[11] (\bus_wide_gen.fifo_burst_n_51 ),
        .\start_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_60 ),
        .\start_addr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_59 ),
        .\start_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_57 ),
        .\start_addr_buf_reg[6] (\bus_wide_gen.fifo_burst_n_56 ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_8 ),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_11 ),
        .wreq_handling_reg_1(\bus_wide_gen.fifo_burst_n_45 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_0),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_63 ),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_62 ),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_65 ),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_64 ),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_44 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_2,end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0,end_addr_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr_carry_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\q_reg[1]_1 (\bus_wide_gen.fifo_burst_n_9 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({D[4],D[0]}),
        .E(E),
        .Q({Q[6:5],Q[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(full_n_reg),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.E(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_50,fifo_wreq_n_51}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_wreq_n_2),
        .empty_n_reg_0(fifo_wreq_n_4),
        .empty_n_reg_1(fifo_wreq_n_5),
        .\end_addr_buf_reg[31] ({fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_carry__0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_carry__0_0(p_0_in0_in),
        .\q_reg[0]_0 (\bus_wide_gen.fifo_burst_n_8 ),
        .\q_reg[34]_0 ({fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62}),
        .\q_reg[35]_0 (fifo_wreq_n_3),
        .\q_reg[38]_0 ({fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59}),
        .\q_reg[42]_0 ({fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55}),
        .\q_reg[44]_0 ({fifo_wreq_data,q__0}),
        .\q_reg[44]_1 ({rs2f_wreq_data[44:32],rs2f_wreq_data[30:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[10] ({fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}),
        .\sect_cnt_reg[19] (fifo_wreq_valid_buf_reg_n_0),
        .\sect_cnt_reg[19]_0 (wreq_handling_reg_n_0),
        .\sect_cnt_reg[19]_1 (\bus_wide_gen.fifo_burst_n_7 ));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(p_0_in_0[2]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_3),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWVALID_0),
        .O(m_axi_gmem_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_18}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_gmem_m_axi_reg_slice rs_wreq
       (.D(D[2:1]),
        .Q({Q[4],Q[2:1]}),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .ap_clk(ap_clk),
        .\data_p1_reg[44]_0 ({rs2f_wreq_data[44:32],rs2f_wreq_data[30:0]}),
        .\data_p2_reg[44]_0 (\data_p2_reg[44] ),
        .gmem_WREADY(gmem_WREADY),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_12 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_4),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_66 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_60 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_59 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_58 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_13 ),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_11 ),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I2(\throttl_cnt_reg[0] ),
        .O(\could_multi_bursts.awlen_buf_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \throttl_cnt[7]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(m_axi_gmem_AWVALID_0),
        .O(\bus_wide_gen.WVALID_Dummy_reg_1 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I1(AWVALID_Dummy),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I5(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_mac_muladdg8j
   (E,
    C,
    \kernel_size_V_read_reg_1061_reg[7] ,
    D,
    p,
    I_RREADY2,
    I_RREADY223_out,
    ap_clk,
    B,
    Q,
    p_0,
    \p_Val2_2_be_reg_420_reg[15] ,
    \p_Val2_2_be_reg_420_reg[15]_0 ,
    p_1,
    \p_Val2_2_be_reg_420_reg[15]_1 ,
    p_2,
    or_cond5_reg_1380,
    p_3,
    p_4);
  output [0:0]E;
  output [15:0]C;
  output \kernel_size_V_read_reg_1061_reg[7] ;
  output [15:0]D;
  input [0:0]p;
  input I_RREADY2;
  input I_RREADY223_out;
  input ap_clk;
  input [15:0]B;
  input [7:0]Q;
  input [7:0]p_0;
  input [15:0]\p_Val2_2_be_reg_420_reg[15] ;
  input \p_Val2_2_be_reg_420_reg[15]_0 ;
  input [15:0]p_1;
  input \p_Val2_2_be_reg_420_reg[15]_1 ;
  input p_2;
  input or_cond5_reg_1380;
  input [1:0]p_3;
  input [15:0]p_4;

  wire [15:0]B;
  wire [15:0]C;
  wire [15:0]D;
  wire [0:0]E;
  wire I_RREADY2;
  wire I_RREADY223_out;
  wire [7:0]Q;
  wire ap_clk;
  wire \kernel_size_V_read_reg_1061_reg[7] ;
  wire or_cond5_reg_1380;
  wire [0:0]p;
  wire [7:0]p_0;
  wire [15:0]p_1;
  wire p_2;
  wire [1:0]p_3;
  wire [15:0]p_4;
  wire [15:0]\p_Val2_2_be_reg_420_reg[15] ;
  wire \p_Val2_2_be_reg_420_reg[15]_0 ;
  wire \p_Val2_2_be_reg_420_reg[15]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_mac_muladdg8j_DSP48_4 Conv2D_mac_muladdg8j_DSP48_4_U
       (.B(B),
        .C(C),
        .D(D),
        .E(E),
        .I_RREADY2(I_RREADY2),
        .I_RREADY223_out(I_RREADY223_out),
        .Q(Q),
        .ap_clk(ap_clk),
        .\kernel_size_V_read_reg_1061_reg[7] (\kernel_size_V_read_reg_1061_reg[7] ),
        .or_cond5_reg_1380(or_cond5_reg_1380),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .\p_Val2_2_be_reg_420_reg[15] (\p_Val2_2_be_reg_420_reg[15] ),
        .\p_Val2_2_be_reg_420_reg[15]_0 (\p_Val2_2_be_reg_420_reg[15]_0 ),
        .\p_Val2_2_be_reg_420_reg[15]_1 (\p_Val2_2_be_reg_420_reg[15]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_mac_muladdg8j_DSP48_4
   (E,
    C,
    \kernel_size_V_read_reg_1061_reg[7] ,
    D,
    p_0,
    I_RREADY2,
    I_RREADY223_out,
    ap_clk,
    B,
    Q,
    p_1,
    \p_Val2_2_be_reg_420_reg[15] ,
    \p_Val2_2_be_reg_420_reg[15]_0 ,
    p_2,
    \p_Val2_2_be_reg_420_reg[15]_1 ,
    p_3,
    or_cond5_reg_1380,
    p_4,
    p_5);
  output [0:0]E;
  output [15:0]C;
  output \kernel_size_V_read_reg_1061_reg[7] ;
  output [15:0]D;
  input [0:0]p_0;
  input I_RREADY2;
  input I_RREADY223_out;
  input ap_clk;
  input [15:0]B;
  input [7:0]Q;
  input [7:0]p_1;
  input [15:0]\p_Val2_2_be_reg_420_reg[15] ;
  input \p_Val2_2_be_reg_420_reg[15]_0 ;
  input [15:0]p_2;
  input \p_Val2_2_be_reg_420_reg[15]_1 ;
  input p_3;
  input or_cond5_reg_1380;
  input [1:0]p_4;
  input [15:0]p_5;

  wire [15:0]B;
  wire [15:0]C;
  wire [15:0]D;
  wire [0:0]E;
  wire I_RREADY2;
  wire I_RREADY223_out;
  wire [7:0]Q;
  wire ap_clk;
  wire \i_op_assign_3_reg_409[7]_i_3_n_0 ;
  wire \i_op_assign_3_reg_409[7]_i_4_n_0 ;
  wire \kernel_size_V_read_reg_1061_reg[7] ;
  wire or_cond5_reg_1380;
  wire [0:0]p_0;
  wire [7:0]p_1;
  wire [15:0]p_2;
  wire p_3;
  wire [1:0]p_4;
  wire [15:0]p_5;
  wire [15:0]\p_Val2_2_be_reg_420_reg[15] ;
  wire \p_Val2_2_be_reg_420_reg[15]_0 ;
  wire \p_Val2_2_be_reg_420_reg[15]_1 ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \i_op_assign_3_reg_409[7]_i_2 
       (.I0(Q[7]),
        .I1(p_1[7]),
        .I2(Q[6]),
        .I3(p_1[6]),
        .I4(\i_op_assign_3_reg_409[7]_i_3_n_0 ),
        .I5(\i_op_assign_3_reg_409[7]_i_4_n_0 ),
        .O(\kernel_size_V_read_reg_1061_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \i_op_assign_3_reg_409[7]_i_3 
       (.I0(p_1[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_1[2]),
        .I4(Q[1]),
        .I5(p_1[1]),
        .O(\i_op_assign_3_reg_409[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \i_op_assign_3_reg_409[7]_i_4 
       (.I0(p_1[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(p_1[5]),
        .I4(Q[4]),
        .I5(p_1[4]),
        .O(\i_op_assign_3_reg_409[7]_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_0),
        .CEA2(I_RREADY2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_0),
        .CEB2(I_RREADY223_out),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:24],p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[0]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [0]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[0]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_97),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[10]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [10]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[10]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_87),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[11]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [11]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[11]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_86),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[12]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [12]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[12]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_85),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[13]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [13]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[13]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_84),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[14]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [14]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[14]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_83),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[15]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [15]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[15]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_82),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[1]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [1]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[1]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_96),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[2]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [2]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[2]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_95),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[3]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [3]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[3]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_94),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[4]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [4]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[4]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_93),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[5]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [5]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[5]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_92),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[6]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [6]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[6]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_91),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[7]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [7]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[7]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_90),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[8]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [8]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[8]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_89),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \p_Val2_2_be_reg_420[9]_i_1 
       (.I0(\p_Val2_2_be_reg_420_reg[15] [9]),
        .I1(\p_Val2_2_be_reg_420_reg[15]_0 ),
        .I2(p_2[9]),
        .I3(\p_Val2_2_be_reg_420_reg[15]_1 ),
        .I4(p_n_88),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_10
       (.I0(p_2[9]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_88),
        .I4(p_4[1]),
        .I5(p_5[9]),
        .O(C[9]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_11
       (.I0(p_2[8]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_89),
        .I4(p_4[1]),
        .I5(p_5[8]),
        .O(C[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_12
       (.I0(p_2[7]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_90),
        .I4(p_4[1]),
        .I5(p_5[7]),
        .O(C[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_13
       (.I0(p_2[6]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_91),
        .I4(p_4[1]),
        .I5(p_5[6]),
        .O(C[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_14
       (.I0(p_2[5]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_92),
        .I4(p_4[1]),
        .I5(p_5[5]),
        .O(C[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_15
       (.I0(p_2[4]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_93),
        .I4(p_4[1]),
        .I5(p_5[4]),
        .O(C[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_16
       (.I0(p_2[3]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_94),
        .I4(p_4[1]),
        .I5(p_5[3]),
        .O(C[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_17
       (.I0(p_2[2]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_95),
        .I4(p_4[1]),
        .I5(p_5[2]),
        .O(C[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_18
       (.I0(p_2[1]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_96),
        .I4(p_4[1]),
        .I5(p_5[1]),
        .O(C[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_19
       (.I0(p_2[0]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_97),
        .I4(p_4[1]),
        .I5(p_5[0]),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    p_i_3
       (.I0(p_4[0]),
        .I1(\kernel_size_V_read_reg_1061_reg[7] ),
        .I2(p_4[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_4
       (.I0(p_2[15]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_82),
        .I4(p_4[1]),
        .I5(p_5[15]),
        .O(C[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_5
       (.I0(p_2[14]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_83),
        .I4(p_4[1]),
        .I5(p_5[14]),
        .O(C[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_6
       (.I0(p_2[13]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_84),
        .I4(p_4[1]),
        .I5(p_5[13]),
        .O(C[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_7
       (.I0(p_2[12]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_85),
        .I4(p_4[1]),
        .I5(p_5[12]),
        .O(C[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_8
       (.I0(p_2[11]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_86),
        .I4(p_4[1]),
        .I5(p_5[11]),
        .O(C[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    p_i_9
       (.I0(p_2[10]),
        .I1(p_3),
        .I2(or_cond5_reg_1380),
        .I3(p_n_87),
        .I4(p_4[1]),
        .I5(p_5[10]),
        .O(C[10]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb
   (\r_stage_reg[0] ,
    S,
    \dividend0_reg[11]_i_2__2 ,
    \r_stage_reg[0]_0 ,
    B,
    E,
    \divisor0_reg[4] ,
    ap_clk,
    \divisor0_reg[5] ,
    \divisor0_reg[6] ,
    \divisor0_reg[7] ,
    ap_rst_n_inv,
    remd_tmp,
    \dividend0_reg[11] ,
    cal_tmp_carry,
    cal_tmp_carry_0,
    cal_tmp_carry_1,
    cal_tmp_carry_2,
    ret_V_2_tr_fu_505_p2,
    \quot_reg[11] );
  output \r_stage_reg[0] ;
  output [3:0]S;
  output [0:0]\dividend0_reg[11]_i_2__2 ;
  output [3:0]\r_stage_reg[0]_0 ;
  output [12:0]B;
  input [0:0]E;
  input \divisor0_reg[4] ;
  input ap_clk;
  input \divisor0_reg[5] ;
  input \divisor0_reg[6] ;
  input \divisor0_reg[7] ;
  input ap_rst_n_inv;
  input [7:0]remd_tmp;
  input [0:0]\dividend0_reg[11] ;
  input cal_tmp_carry;
  input cal_tmp_carry_0;
  input cal_tmp_carry_1;
  input cal_tmp_carry_2;
  input [10:0]ret_V_2_tr_fu_505_p2;
  input [0:0]\quot_reg[11] ;

  wire [12:0]B;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry;
  wire cal_tmp_carry_0;
  wire cal_tmp_carry_1;
  wire cal_tmp_carry_2;
  wire [0:0]\dividend0_reg[11] ;
  wire [0:0]\dividend0_reg[11]_i_2__2 ;
  wire \divisor0_reg[4] ;
  wire \divisor0_reg[5] ;
  wire \divisor0_reg[6] ;
  wire \divisor0_reg[7] ;
  wire [0:0]\quot_reg[11] ;
  wire \r_stage_reg[0] ;
  wire [3:0]\r_stage_reg[0]_0 ;
  wire [7:0]remd_tmp;
  wire [10:0]ret_V_2_tr_fu_505_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div_1 Conv2D_sdiv_12s_9bkb_div_U
       (.B(B),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cal_tmp_carry(cal_tmp_carry),
        .cal_tmp_carry_0(cal_tmp_carry_0),
        .cal_tmp_carry_1(cal_tmp_carry_1),
        .cal_tmp_carry_2(cal_tmp_carry_2),
        .\dividend0_reg[11]_0 (\dividend0_reg[11] ),
        .\dividend0_reg[11]_i_2__2 (\dividend0_reg[11]_i_2__2 ),
        .\divisor0_reg[4] (\divisor0_reg[4] ),
        .\divisor0_reg[5] (\divisor0_reg[5] ),
        .\divisor0_reg[6] (\divisor0_reg[6] ),
        .\divisor0_reg[7] (\divisor0_reg[7] ),
        .\quot_reg[11]_0 (\quot_reg[11] ),
        .\r_stage_reg[0] (\r_stage_reg[0] ),
        .\r_stage_reg[0]_0 (\r_stage_reg[0]_0 ),
        .remd_tmp(remd_tmp),
        .ret_V_2_tr_fu_505_p2(ret_V_2_tr_fu_505_p2));
endmodule

(* ORIG_REF_NAME = "Conv2D_sdiv_12s_9bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_0
   (E,
    \divisor0_reg[0] ,
    \divisor0_reg[1] ,
    \divisor0_reg[2] ,
    \divisor0_reg[3] ,
    \divisor0_reg[4] ,
    \divisor0_reg[5] ,
    \divisor0_reg[6] ,
    \divisor0_reg[7] ,
    \r_stage_reg[12] ,
    \sign0_reg[1] ,
    \dividend0_reg[11]_i_2__1 ,
    \remd_tmp_reg[10] ,
    \quot_reg[11] ,
    ap_clk,
    \dividend_tmp_reg[0] ,
    S,
    D,
    grp_fu_519_ap_start,
    ap_rst_n_inv,
    \r_stage_reg[1] ,
    DI,
    ret_V_5_tr_fu_539_p2);
  output [0:0]E;
  output \divisor0_reg[0] ;
  output \divisor0_reg[1] ;
  output \divisor0_reg[2] ;
  output \divisor0_reg[3] ;
  output \divisor0_reg[4] ;
  output \divisor0_reg[5] ;
  output \divisor0_reg[6] ;
  output \divisor0_reg[7] ;
  output [0:0]\r_stage_reg[12] ;
  output [11:0]\sign0_reg[1] ;
  output [0:0]\dividend0_reg[11]_i_2__1 ;
  output [7:0]\remd_tmp_reg[10] ;
  output [12:0]\quot_reg[11] ;
  input ap_clk;
  input [3:0]\dividend_tmp_reg[0] ;
  input [3:0]S;
  input [7:0]D;
  input grp_fu_519_ap_start;
  input ap_rst_n_inv;
  input \r_stage_reg[1] ;
  input [0:0]DI;
  input [10:0]ret_V_5_tr_fu_539_p2;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]\dividend0_reg[11]_i_2__1 ;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire \divisor0_reg[0] ;
  wire \divisor0_reg[1] ;
  wire \divisor0_reg[2] ;
  wire \divisor0_reg[3] ;
  wire \divisor0_reg[4] ;
  wire \divisor0_reg[5] ;
  wire \divisor0_reg[6] ;
  wire \divisor0_reg[7] ;
  wire grp_fu_519_ap_start;
  wire [12:0]\quot_reg[11] ;
  wire [0:0]\r_stage_reg[12] ;
  wire \r_stage_reg[1] ;
  wire [7:0]\remd_tmp_reg[10] ;
  wire [10:0]ret_V_5_tr_fu_539_p2;
  wire [11:0]\sign0_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div Conv2D_sdiv_12s_9bkb_div_U
       (.D(D),
        .DI(DI),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[11]_i_2__1 (\dividend0_reg[11]_i_2__1 ),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\divisor0_reg[0]_0 (\divisor0_reg[0] ),
        .\divisor0_reg[1]_0 (\divisor0_reg[1] ),
        .\divisor0_reg[2]_0 (\divisor0_reg[2] ),
        .\divisor0_reg[3]_0 (\divisor0_reg[3] ),
        .\divisor0_reg[4]_0 (\divisor0_reg[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg[6] ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7] ),
        .grp_fu_519_ap_start(grp_fu_519_ap_start),
        .\quot_reg[11]_0 (\quot_reg[11] ),
        .\r_stage_reg[12] (\r_stage_reg[12] ),
        .\r_stage_reg[1] (\r_stage_reg[1] ),
        .\remd_tmp_reg[10] (\remd_tmp_reg[10] ),
        .ret_V_5_tr_fu_539_p2(ret_V_5_tr_fu_539_p2),
        .\sign0_reg[1] (\sign0_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div
   (E,
    \divisor0_reg[0]_0 ,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    \r_stage_reg[12] ,
    \sign0_reg[1] ,
    \dividend0_reg[11]_i_2__1 ,
    \remd_tmp_reg[10] ,
    \quot_reg[11]_0 ,
    ap_clk,
    \dividend_tmp_reg[0] ,
    S,
    D,
    grp_fu_519_ap_start,
    ap_rst_n_inv,
    \r_stage_reg[1] ,
    DI,
    ret_V_5_tr_fu_539_p2);
  output [0:0]E;
  output \divisor0_reg[0]_0 ;
  output \divisor0_reg[1]_0 ;
  output \divisor0_reg[2]_0 ;
  output \divisor0_reg[3]_0 ;
  output \divisor0_reg[4]_0 ;
  output \divisor0_reg[5]_0 ;
  output \divisor0_reg[6]_0 ;
  output \divisor0_reg[7]_0 ;
  output [0:0]\r_stage_reg[12] ;
  output [11:0]\sign0_reg[1] ;
  output [0:0]\dividend0_reg[11]_i_2__1 ;
  output [7:0]\remd_tmp_reg[10] ;
  output [12:0]\quot_reg[11]_0 ;
  input ap_clk;
  input [3:0]\dividend_tmp_reg[0] ;
  input [3:0]S;
  input [7:0]D;
  input grp_fu_519_ap_start;
  input ap_rst_n_inv;
  input \r_stage_reg[1] ;
  input [0:0]DI;
  input [10:0]ret_V_5_tr_fu_539_p2;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dividend0[11]_i_3__0_n_0 ;
  wire \dividend0[11]_i_4__0_n_0 ;
  wire \dividend0[11]_i_5__0_n_0 ;
  wire \dividend0[4]_i_3__0_n_0 ;
  wire \dividend0[4]_i_4__0_n_0 ;
  wire \dividend0[4]_i_5__0_n_0 ;
  wire \dividend0[4]_i_6__0_n_0 ;
  wire \dividend0[4]_i_7__0_n_0 ;
  wire \dividend0[8]_i_3__0_n_0 ;
  wire \dividend0[8]_i_4__0_n_0 ;
  wire \dividend0[8]_i_5__0_n_0 ;
  wire \dividend0[8]_i_6__0_n_0 ;
  wire \dividend0_reg[11]_i_2__0_n_2 ;
  wire \dividend0_reg[11]_i_2__0_n_3 ;
  wire [0:0]\dividend0_reg[11]_i_2__1 ;
  wire \dividend0_reg[4]_i_2__0_n_0 ;
  wire \dividend0_reg[4]_i_2__0_n_1 ;
  wire \dividend0_reg[4]_i_2__0_n_2 ;
  wire \dividend0_reg[4]_i_2__0_n_3 ;
  wire \dividend0_reg[8]_i_2__0_n_0 ;
  wire \dividend0_reg[8]_i_2__0_n_1 ;
  wire \dividend0_reg[8]_i_2__0_n_2 ;
  wire \dividend0_reg[8]_i_2__0_n_3 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [3:0]\dividend_tmp_reg[0] ;
  wire [11:1]dividend_u;
  wire [11:1]dividend_u0;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire grp_fu_519_ap_start;
  wire [11:0]grp_fu_549_p2;
  wire \output_height_cast_c_reg_1154_reg[12]_i_1_n_1 ;
  wire \output_height_cast_c_reg_1154_reg[12]_i_1_n_2 ;
  wire \output_height_cast_c_reg_1154_reg[12]_i_1_n_3 ;
  wire \output_height_cast_c_reg_1154_reg[4]_i_1_n_0 ;
  wire \output_height_cast_c_reg_1154_reg[4]_i_1_n_1 ;
  wire \output_height_cast_c_reg_1154_reg[4]_i_1_n_2 ;
  wire \output_height_cast_c_reg_1154_reg[4]_i_1_n_3 ;
  wire \output_height_cast_c_reg_1154_reg[8]_i_1_n_0 ;
  wire \output_height_cast_c_reg_1154_reg[8]_i_1_n_1 ;
  wire \output_height_cast_c_reg_1154_reg[8]_i_1_n_2 ;
  wire \output_height_cast_c_reg_1154_reg[8]_i_1_n_3 ;
  wire p_1_in;
  wire [12:0]\quot_reg[11]_0 ;
  wire [0:0]\r_stage_reg[12] ;
  wire \r_stage_reg[1] ;
  wire [7:0]\remd_tmp_reg[10] ;
  wire [10:0]ret_V_5_tr_fu_539_p2;
  wire [11:0]\sign0_reg[1] ;
  wire [3:2]\NLW_dividend0_reg[11]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[11]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_output_height_cast_c_reg_1154_reg[12]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div_u Conv2D_sdiv_12s_9bkb_div_u_0
       (.D({dividend_u,\dividend0_reg_n_0_[0] }),
        .E(\r_stage_reg[12] ),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[11]_0 (E),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\divisor0_reg[0]_0 (\divisor0_reg[0]_0 ),
        .\divisor0_reg[0]_1 (\divisor0_reg_n_0_[0] ),
        .\divisor0_reg[1]_0 (\divisor0_reg[1]_0 ),
        .\divisor0_reg[1]_1 (\divisor0_reg_n_0_[1] ),
        .\divisor0_reg[2]_0 (\divisor0_reg[2]_0 ),
        .\divisor0_reg[2]_1 (\divisor0_reg_n_0_[2] ),
        .\divisor0_reg[3]_0 (\divisor0_reg[3]_0 ),
        .\divisor0_reg[3]_1 (\divisor0_reg_n_0_[3] ),
        .p_1_in(p_1_in),
        .\r_stage_reg[1]_0 (\r_stage_reg[1] ),
        .\remd_tmp_reg[10]_0 (\remd_tmp_reg[10] ),
        .\sign0_reg[1]_0 (\sign0_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[10]_i_1__0 
       (.I0(p_1_in),
        .I1(dividend_u0[10]),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[11]_i_1__0 
       (.I0(p_1_in),
        .I1(dividend_u0[11]),
        .O(dividend_u[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_3 
       (.I0(DI),
        .O(\dividend0_reg[11]_i_2__1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_3__0 
       (.I0(p_1_in),
        .O(\dividend0[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_4__0 
       (.I0(p_1_in),
        .O(\dividend0[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_5__0 
       (.I0(\dividend0_reg_n_0_[9] ),
        .O(\dividend0[11]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[1]_i_1__0 
       (.I0(dividend_u0[1]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[1] ),
        .O(dividend_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[2]_i_1__0 
       (.I0(dividend_u0[2]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[2] ),
        .O(dividend_u[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[3]_i_1__0 
       (.I0(dividend_u0[3]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[3] ),
        .O(dividend_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[4]_i_1__0 
       (.I0(dividend_u0[4]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[4] ),
        .O(dividend_u[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_3__0 
       (.I0(\dividend0_reg_n_0_[0] ),
        .O(\dividend0[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_4__0 
       (.I0(\dividend0_reg_n_0_[4] ),
        .O(\dividend0[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_5__0 
       (.I0(\dividend0_reg_n_0_[3] ),
        .O(\dividend0[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_6__0 
       (.I0(\dividend0_reg_n_0_[2] ),
        .O(\dividend0[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_7__0 
       (.I0(\dividend0_reg_n_0_[1] ),
        .O(\dividend0[4]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[5]_i_1__0 
       (.I0(dividend_u0[5]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[5] ),
        .O(dividend_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[6]_i_1__0 
       (.I0(dividend_u0[6]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[6] ),
        .O(dividend_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[7]_i_1__0 
       (.I0(dividend_u0[7]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[7] ),
        .O(dividend_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[8]_i_1__0 
       (.I0(dividend_u0[8]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[8] ),
        .O(dividend_u[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3__0 
       (.I0(\dividend0_reg_n_0_[8] ),
        .O(\dividend0[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_4__0 
       (.I0(\dividend0_reg_n_0_[7] ),
        .O(\dividend0[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_5__0 
       (.I0(\dividend0_reg_n_0_[6] ),
        .O(\dividend0[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_6__0 
       (.I0(\dividend0_reg_n_0_[5] ),
        .O(\dividend0[8]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1__0 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[9] ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[10]),
        .Q(p_1_in),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_2__0 
       (.CI(\dividend0_reg[8]_i_2__0_n_0 ),
        .CO({\NLW_dividend0_reg[11]_i_2__0_CO_UNCONNECTED [3:2],\dividend0_reg[11]_i_2__0_n_2 ,\dividend0_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[11]_i_2__0_O_UNCONNECTED [3],dividend_u0[11:9]}),
        .S({1'b0,\dividend0[11]_i_3__0_n_0 ,\dividend0[11]_i_4__0_n_0 ,\dividend0[11]_i_5__0_n_0 }));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_2__0_n_0 ,\dividend0_reg[4]_i_2__0_n_1 ,\dividend0_reg[4]_i_2__0_n_2 ,\dividend0_reg[4]_i_2__0_n_3 }),
        .CYINIT(\dividend0[4]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[4:1]),
        .S({\dividend0[4]_i_4__0_n_0 ,\dividend0[4]_i_5__0_n_0 ,\dividend0[4]_i_6__0_n_0 ,\dividend0[4]_i_7__0_n_0 }));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[8]_i_2__0 
       (.CI(\dividend0_reg[4]_i_2__0_n_0 ),
        .CO({\dividend0_reg[8]_i_2__0_n_0 ,\dividend0_reg[8]_i_2__0_n_1 ,\dividend0_reg[8]_i_2__0_n_2 ,\dividend0_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\dividend0[8]_i_3__0_n_0 ,\dividend0[8]_i_4__0_n_0 ,\dividend0[8]_i_5__0_n_0 ,\dividend0[8]_i_6__0_n_0 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_5_tr_fu_539_p2[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\divisor0_reg[4]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\divisor0_reg[5]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\divisor0_reg[6]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\divisor0_reg[7]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \output_height_cast_c_reg_1154[0]_i_1 
       (.I0(grp_fu_549_p2[0]),
        .O(\quot_reg[11]_0 [0]));
  CARRY4 \output_height_cast_c_reg_1154_reg[12]_i_1 
       (.CI(\output_height_cast_c_reg_1154_reg[8]_i_1_n_0 ),
        .CO({\NLW_output_height_cast_c_reg_1154_reg[12]_i_1_CO_UNCONNECTED [3],\output_height_cast_c_reg_1154_reg[12]_i_1_n_1 ,\output_height_cast_c_reg_1154_reg[12]_i_1_n_2 ,\output_height_cast_c_reg_1154_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O(\quot_reg[11]_0 [12:9]),
        .S({1'b1,grp_fu_549_p2[11:9]}));
  CARRY4 \output_height_cast_c_reg_1154_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\output_height_cast_c_reg_1154_reg[4]_i_1_n_0 ,\output_height_cast_c_reg_1154_reg[4]_i_1_n_1 ,\output_height_cast_c_reg_1154_reg[4]_i_1_n_2 ,\output_height_cast_c_reg_1154_reg[4]_i_1_n_3 }),
        .CYINIT(grp_fu_549_p2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\quot_reg[11]_0 [4:1]),
        .S(grp_fu_549_p2[4:1]));
  CARRY4 \output_height_cast_c_reg_1154_reg[8]_i_1 
       (.CI(\output_height_cast_c_reg_1154_reg[4]_i_1_n_0 ),
        .CO({\output_height_cast_c_reg_1154_reg[8]_i_1_n_0 ,\output_height_cast_c_reg_1154_reg[8]_i_1_n_1 ,\output_height_cast_c_reg_1154_reg[8]_i_1_n_2 ,\output_height_cast_c_reg_1154_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\quot_reg[11]_0 [8:5]),
        .S(grp_fu_549_p2[8:5]));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [0]),
        .Q(grp_fu_549_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [10]),
        .Q(grp_fu_549_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [11]),
        .Q(grp_fu_549_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [1]),
        .Q(grp_fu_549_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [2]),
        .Q(grp_fu_549_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [3]),
        .Q(grp_fu_549_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [4]),
        .Q(grp_fu_549_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [5]),
        .Q(grp_fu_549_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [6]),
        .Q(grp_fu_549_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [7]),
        .Q(grp_fu_549_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [8]),
        .Q(grp_fu_549_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[12] ),
        .D(\sign0_reg[1] [9]),
        .Q(grp_fu_549_p2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_519_ap_start),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_sdiv_12s_9bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div_1
   (\r_stage_reg[0] ,
    S,
    \dividend0_reg[11]_i_2__2 ,
    \r_stage_reg[0]_0 ,
    B,
    E,
    \divisor0_reg[4] ,
    ap_clk,
    \divisor0_reg[5] ,
    \divisor0_reg[6] ,
    \divisor0_reg[7] ,
    ap_rst_n_inv,
    remd_tmp,
    \dividend0_reg[11]_0 ,
    cal_tmp_carry,
    cal_tmp_carry_0,
    cal_tmp_carry_1,
    cal_tmp_carry_2,
    ret_V_2_tr_fu_505_p2,
    \quot_reg[11]_0 );
  output \r_stage_reg[0] ;
  output [3:0]S;
  output [0:0]\dividend0_reg[11]_i_2__2 ;
  output [3:0]\r_stage_reg[0]_0 ;
  output [12:0]B;
  input [0:0]E;
  input \divisor0_reg[4] ;
  input ap_clk;
  input \divisor0_reg[5] ;
  input \divisor0_reg[6] ;
  input \divisor0_reg[7] ;
  input ap_rst_n_inv;
  input [7:0]remd_tmp;
  input [0:0]\dividend0_reg[11]_0 ;
  input cal_tmp_carry;
  input cal_tmp_carry_0;
  input cal_tmp_carry_1;
  input cal_tmp_carry_2;
  input [10:0]ret_V_2_tr_fu_505_p2;
  input [0:0]\quot_reg[11]_0 ;

  wire [12:0]B;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_10;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_11;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_12;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_13;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_14;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_15;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_16;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_17;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_18;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_19;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_20;
  wire Conv2D_sdiv_12s_9bkb_div_u_0_n_9;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry;
  wire cal_tmp_carry_0;
  wire cal_tmp_carry_1;
  wire cal_tmp_carry_2;
  wire \dividend0[11]_i_3_n_0 ;
  wire \dividend0[11]_i_4_n_0 ;
  wire \dividend0[11]_i_5_n_0 ;
  wire \dividend0[4]_i_3_n_0 ;
  wire \dividend0[4]_i_4_n_0 ;
  wire \dividend0[4]_i_5_n_0 ;
  wire \dividend0[4]_i_6_n_0 ;
  wire \dividend0[4]_i_7_n_0 ;
  wire \dividend0[8]_i_3_n_0 ;
  wire \dividend0[8]_i_4_n_0 ;
  wire \dividend0[8]_i_5_n_0 ;
  wire \dividend0[8]_i_6_n_0 ;
  wire [0:0]\dividend0_reg[11]_0 ;
  wire [0:0]\dividend0_reg[11]_i_2__2 ;
  wire \dividend0_reg[11]_i_2_n_2 ;
  wire \dividend0_reg[11]_i_2_n_3 ;
  wire \dividend0_reg[4]_i_2_n_0 ;
  wire \dividend0_reg[4]_i_2_n_1 ;
  wire \dividend0_reg[4]_i_2_n_2 ;
  wire \dividend0_reg[4]_i_2_n_3 ;
  wire \dividend0_reg[8]_i_2_n_0 ;
  wire \dividend0_reg[8]_i_2_n_1 ;
  wire \dividend0_reg[8]_i_2_n_2 ;
  wire \dividend0_reg[8]_i_2_n_3 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [11:1]dividend_u;
  wire [11:1]dividend_u0;
  wire \divisor0_reg[4] ;
  wire \divisor0_reg[5] ;
  wire \divisor0_reg[6] ;
  wire \divisor0_reg[7] ;
  wire [11:0]grp_fu_519_p2;
  wire p_1_in;
  wire [0:0]\quot_reg[11]_0 ;
  wire \r_stage_reg[0] ;
  wire [3:0]\r_stage_reg[0]_0 ;
  wire [7:0]remd_tmp;
  wire [10:0]ret_V_2_tr_fu_505_p2;
  wire tmp_7_reg_1283_reg_i_1_n_1;
  wire tmp_7_reg_1283_reg_i_1_n_2;
  wire tmp_7_reg_1283_reg_i_1_n_3;
  wire tmp_7_reg_1283_reg_i_2_n_0;
  wire tmp_7_reg_1283_reg_i_2_n_1;
  wire tmp_7_reg_1283_reg_i_2_n_2;
  wire tmp_7_reg_1283_reg_i_2_n_3;
  wire tmp_7_reg_1283_reg_i_3_n_0;
  wire tmp_7_reg_1283_reg_i_3_n_1;
  wire tmp_7_reg_1283_reg_i_3_n_2;
  wire tmp_7_reg_1283_reg_i_3_n_3;
  wire [3:2]\NLW_dividend0_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_tmp_7_reg_1283_reg_i_1_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div_u_2 Conv2D_sdiv_12s_9bkb_div_u_0
       (.D({dividend_u,\dividend0_reg_n_0_[0] }),
        .E(E),
        .O229({Conv2D_sdiv_12s_9bkb_div_u_0_n_9,Conv2D_sdiv_12s_9bkb_div_u_0_n_10,Conv2D_sdiv_12s_9bkb_div_u_0_n_11,Conv2D_sdiv_12s_9bkb_div_u_0_n_12,Conv2D_sdiv_12s_9bkb_div_u_0_n_13,Conv2D_sdiv_12s_9bkb_div_u_0_n_14,Conv2D_sdiv_12s_9bkb_div_u_0_n_15,Conv2D_sdiv_12s_9bkb_div_u_0_n_16,Conv2D_sdiv_12s_9bkb_div_u_0_n_17,Conv2D_sdiv_12s_9bkb_div_u_0_n_18,Conv2D_sdiv_12s_9bkb_div_u_0_n_19,Conv2D_sdiv_12s_9bkb_div_u_0_n_20}),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cal_tmp_carry_0(cal_tmp_carry),
        .cal_tmp_carry_1(cal_tmp_carry_0),
        .cal_tmp_carry_2(cal_tmp_carry_1),
        .cal_tmp_carry_3(cal_tmp_carry_2),
        .\divisor0_reg[4]_0 (\divisor0_reg[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg[6] ),
        .\divisor0_reg[7]_0 (\divisor0_reg[7] ),
        .p_1_in(p_1_in),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_0 ),
        .remd_tmp(remd_tmp));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[10]_i_1 
       (.I0(p_1_in),
        .I1(dividend_u0[10]),
        .O(dividend_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend0[11]_i_1 
       (.I0(p_1_in),
        .I1(dividend_u0[11]),
        .O(dividend_u[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_3 
       (.I0(p_1_in),
        .O(\dividend0[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_3__0 
       (.I0(\dividend0_reg[11]_0 ),
        .O(\dividend0_reg[11]_i_2__2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_4 
       (.I0(p_1_in),
        .O(\dividend0[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[11]_i_5 
       (.I0(\dividend0_reg_n_0_[9] ),
        .O(\dividend0[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[1]_i_1 
       (.I0(dividend_u0[1]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[1] ),
        .O(dividend_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[2]_i_1 
       (.I0(dividend_u0[2]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[2] ),
        .O(dividend_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[3]_i_1 
       (.I0(dividend_u0[3]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[3] ),
        .O(dividend_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[4]_i_1 
       (.I0(dividend_u0[4]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[4] ),
        .O(dividend_u[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_3 
       (.I0(\dividend0_reg_n_0_[0] ),
        .O(\dividend0[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_4 
       (.I0(\dividend0_reg_n_0_[4] ),
        .O(\dividend0[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_5 
       (.I0(\dividend0_reg_n_0_[3] ),
        .O(\dividend0[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_6 
       (.I0(\dividend0_reg_n_0_[2] ),
        .O(\dividend0[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_7 
       (.I0(\dividend0_reg_n_0_[1] ),
        .O(\dividend0[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[5]_i_1 
       (.I0(dividend_u0[5]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[5] ),
        .O(dividend_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[6]_i_1 
       (.I0(dividend_u0[6]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[6] ),
        .O(dividend_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[7]_i_1 
       (.I0(dividend_u0[7]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[7] ),
        .O(dividend_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[8]_i_1 
       (.I0(dividend_u0[8]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[8] ),
        .O(dividend_u[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3 
       (.I0(\dividend0_reg_n_0_[8] ),
        .O(\dividend0[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_4 
       (.I0(\dividend0_reg_n_0_[7] ),
        .O(\dividend0[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_5 
       (.I0(\dividend0_reg_n_0_[6] ),
        .O(\dividend0[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_6 
       (.I0(\dividend0_reg_n_0_[5] ),
        .O(\dividend0[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend0[9]_i_1 
       (.I0(dividend_u0[9]),
        .I1(p_1_in),
        .I2(\dividend0_reg_n_0_[9] ),
        .O(dividend_u[9]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[10]),
        .Q(p_1_in),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_2 
       (.CI(\dividend0_reg[8]_i_2_n_0 ),
        .CO({\NLW_dividend0_reg[11]_i_2_CO_UNCONNECTED [3:2],\dividend0_reg[11]_i_2_n_2 ,\dividend0_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[11]_i_2_O_UNCONNECTED [3],dividend_u0[11:9]}),
        .S({1'b0,\dividend0[11]_i_3_n_0 ,\dividend0[11]_i_4_n_0 ,\dividend0[11]_i_5_n_0 }));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_2_n_0 ,\dividend0_reg[4]_i_2_n_1 ,\dividend0_reg[4]_i_2_n_2 ,\dividend0_reg[4]_i_2_n_3 }),
        .CYINIT(\dividend0[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[4:1]),
        .S({\dividend0[4]_i_4_n_0 ,\dividend0[4]_i_5_n_0 ,\dividend0[4]_i_6_n_0 ,\dividend0[4]_i_7_n_0 }));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[8]_i_2 
       (.CI(\dividend0_reg[4]_i_2_n_0 ),
        .CO({\dividend0_reg[8]_i_2_n_0 ,\dividend0_reg[8]_i_2_n_1 ,\dividend0_reg[8]_i_2_n_2 ,\dividend0_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\dividend0[8]_i_3_n_0 ,\dividend0[8]_i_4_n_0 ,\dividend0[8]_i_5_n_0 ,\dividend0[8]_i_6_n_0 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_V_2_tr_fu_505_p2[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_20),
        .Q(grp_fu_519_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_10),
        .Q(grp_fu_519_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_9),
        .Q(grp_fu_519_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_19),
        .Q(grp_fu_519_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_18),
        .Q(grp_fu_519_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_17),
        .Q(grp_fu_519_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_16),
        .Q(grp_fu_519_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_15),
        .Q(grp_fu_519_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_14),
        .Q(grp_fu_519_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_13),
        .Q(grp_fu_519_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_12),
        .Q(grp_fu_519_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\quot_reg[11]_0 ),
        .D(Conv2D_sdiv_12s_9bkb_div_u_0_n_11),
        .Q(grp_fu_519_p2[9]),
        .R(1'b0));
  CARRY4 tmp_7_reg_1283_reg_i_1
       (.CI(tmp_7_reg_1283_reg_i_2_n_0),
        .CO({NLW_tmp_7_reg_1283_reg_i_1_CO_UNCONNECTED[3],tmp_7_reg_1283_reg_i_1_n_1,tmp_7_reg_1283_reg_i_1_n_2,tmp_7_reg_1283_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O(B[12:9]),
        .S({1'b1,grp_fu_519_p2[11:9]}));
  CARRY4 tmp_7_reg_1283_reg_i_2
       (.CI(tmp_7_reg_1283_reg_i_3_n_0),
        .CO({tmp_7_reg_1283_reg_i_2_n_0,tmp_7_reg_1283_reg_i_2_n_1,tmp_7_reg_1283_reg_i_2_n_2,tmp_7_reg_1283_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[8:5]),
        .S(grp_fu_519_p2[8:5]));
  CARRY4 tmp_7_reg_1283_reg_i_3
       (.CI(1'b0),
        .CO({tmp_7_reg_1283_reg_i_3_n_0,tmp_7_reg_1283_reg_i_3_n_1,tmp_7_reg_1283_reg_i_3_n_2,tmp_7_reg_1283_reg_i_3_n_3}),
        .CYINIT(grp_fu_519_p2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(B[4:1]),
        .S(grp_fu_519_p2[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_7_reg_1283_reg_i_4
       (.I0(grp_fu_519_p2[0]),
        .O(B[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div_u
   (\divisor0_reg[0]_0 ,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    E,
    \sign0_reg[1]_0 ,
    \remd_tmp_reg[10]_0 ,
    \dividend0_reg[11]_0 ,
    p_1_in,
    ap_clk,
    \dividend_tmp_reg[0]_0 ,
    S,
    \divisor0_reg[0]_1 ,
    \divisor0_reg[1]_1 ,
    \divisor0_reg[2]_1 ,
    \divisor0_reg[3]_1 ,
    ap_rst_n_inv,
    \r_stage_reg[1]_0 ,
    D);
  output \divisor0_reg[0]_0 ;
  output \divisor0_reg[1]_0 ;
  output \divisor0_reg[2]_0 ;
  output \divisor0_reg[3]_0 ;
  output [0:0]E;
  output [11:0]\sign0_reg[1]_0 ;
  output [7:0]\remd_tmp_reg[10]_0 ;
  input \dividend0_reg[11]_0 ;
  input p_1_in;
  input ap_clk;
  input [3:0]\dividend_tmp_reg[0]_0 ;
  input [3:0]S;
  input \divisor0_reg[0]_1 ;
  input \divisor0_reg[1]_1 ;
  input \divisor0_reg[2]_1 ;
  input \divisor0_reg[3]_1 ;
  input ap_rst_n_inv;
  input \r_stage_reg[1]_0 ;
  input [11:0]D;

  wire \0 ;
  wire [11:0]D;
  wire [0:0]E;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry_i_5__0_n_0;
  wire cal_tmp_carry_i_6__0_n_0;
  wire cal_tmp_carry_i_7__0_n_0;
  wire cal_tmp_carry_i_8__0_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg[11]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [11:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__0_n_0 ;
  wire \dividend_tmp[11]_i_1__0_n_0 ;
  wire \dividend_tmp[1]_i_1__0_n_0 ;
  wire \dividend_tmp[2]_i_1__0_n_0 ;
  wire \dividend_tmp[3]_i_1__0_n_0 ;
  wire \dividend_tmp[4]_i_1__0_n_0 ;
  wire \dividend_tmp[5]_i_1__0_n_0 ;
  wire \dividend_tmp[6]_i_1__0_n_0 ;
  wire \dividend_tmp[7]_i_1__0_n_0 ;
  wire \dividend_tmp[8]_i_1__0_n_0 ;
  wire \dividend_tmp[9]_i_1__0_n_0 ;
  wire [3:0]\dividend_tmp_reg[0]_0 ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[0]_1 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[1]_1 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[2]_1 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[3]_1 ;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \quot[11]_i_2__0_n_0 ;
  wire \quot[11]_i_3__0_n_0 ;
  wire \quot[11]_i_4__0_n_0 ;
  wire \quot[11]_i_5__0_n_0 ;
  wire \quot[3]_i_2__0_n_0 ;
  wire \quot[3]_i_3__0_n_0 ;
  wire \quot[3]_i_4__0_n_0 ;
  wire \quot[3]_i_5__0_n_0 ;
  wire \quot[7]_i_2__0_n_0 ;
  wire \quot[7]_i_3__0_n_0 ;
  wire \quot[7]_i_4__0_n_0 ;
  wire \quot[7]_i_5__0_n_0 ;
  wire \quot_reg[11]_i_1__0_n_1 ;
  wire \quot_reg[11]_i_1__0_n_2 ;
  wire \quot_reg[11]_i_1__0_n_3 ;
  wire \quot_reg[3]_i_1__0_n_0 ;
  wire \quot_reg[3]_i_1__0_n_1 ;
  wire \quot_reg[3]_i_1__0_n_2 ;
  wire \quot_reg[3]_i_1__0_n_3 ;
  wire \quot_reg[7]_i_1__0_n_0 ;
  wire \quot_reg[7]_i_1__0_n_1 ;
  wire \quot_reg[7]_i_1__0_n_2 ;
  wire \quot_reg[7]_i_1__0_n_3 ;
  wire \r_stage_reg[1]_0 ;
  wire \r_stage_reg_n_0_[10] ;
  wire \r_stage_reg_n_0_[11] ;
  wire \r_stage_reg_n_0_[1] ;
  wire \r_stage_reg_n_0_[2] ;
  wire \r_stage_reg_n_0_[3] ;
  wire \r_stage_reg_n_0_[4] ;
  wire \r_stage_reg_n_0_[5] ;
  wire \r_stage_reg_n_0_[6] ;
  wire \r_stage_reg_n_0_[7] ;
  wire \r_stage_reg_n_0_[8] ;
  wire \r_stage_reg_n_0_[9] ;
  wire [2:0]remd_tmp;
  wire \remd_tmp[0]_i_1__0_n_0 ;
  wire \remd_tmp[10]_i_1__0_n_0 ;
  wire \remd_tmp[1]_i_1__0_n_0 ;
  wire \remd_tmp[2]_i_1__0_n_0 ;
  wire \remd_tmp[3]_i_1__0_n_0 ;
  wire \remd_tmp[4]_i_1__0_n_0 ;
  wire \remd_tmp[5]_i_1__0_n_0 ;
  wire \remd_tmp[6]_i_1__0_n_0 ;
  wire \remd_tmp[7]_i_1__0_n_0 ;
  wire \remd_tmp[8]_i_1__0_n_0 ;
  wire \remd_tmp[9]_i_1__0_n_0 ;
  wire [6:0]remd_tmp_mux;
  wire [7:0]\remd_tmp_reg[10]_0 ;
  wire [11:0]\sign0_reg[1]_0 ;
  wire [3:3]NLW_cal_tmp_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_quot_reg[11]_i_1__0_CO_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5__0_n_0,cal_tmp_carry_i_6__0_n_0,cal_tmp_carry_i_7__0_n_0,cal_tmp_carry_i_8__0_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S(\dividend_tmp_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(\remd_tmp_reg[10]_0 [3]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__0
       (.I0(\remd_tmp_reg[10]_0 [2]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__0
       (.I0(\remd_tmp_reg[10]_0 [1]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__0
       (.I0(\remd_tmp_reg[10]_0 [0]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[3]));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({p_2_out,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__1_O_UNCONNECTED[3],cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S(S));
  CARRY4 cal_tmp_carry__2
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__0
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__0
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[1]_0 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__0
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[1]_0 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg[1]_0 ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg[3]_0 ),
        .O(cal_tmp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg[1]_0 ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg[2]_0 ),
        .O(cal_tmp_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg[1]_0 ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg[1]_0 ),
        .O(cal_tmp_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8__0
       (.I0(\r_stage_reg[1]_0 ),
        .I1(dividend_tmp[11]),
        .I2(\dividend0_reg_n_0_[11] ),
        .I3(\divisor0_reg[0]_0 ),
        .O(cal_tmp_carry_i_8__0_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg[1]_0 ),
        .O(\dividend_tmp[9]_i_1__0_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(\divisor0_reg[0]_1 ),
        .Q(\divisor0_reg[0]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(\divisor0_reg[1]_1 ),
        .Q(\divisor0_reg[1]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(\divisor0_reg[2]_1 ),
        .Q(\divisor0_reg[2]_0 ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(\divisor0_reg[3]_1 ),
        .Q(\divisor0_reg[3]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_2__0 
       (.I0(\0 ),
        .I1(dividend_tmp[11]),
        .O(\quot[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_3__0 
       (.I0(\0 ),
        .I1(dividend_tmp[10]),
        .O(\quot[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_4__0 
       (.I0(\0 ),
        .I1(dividend_tmp[9]),
        .O(\quot[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_5__0 
       (.I0(\0 ),
        .I1(dividend_tmp[8]),
        .O(\quot[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_2__0 
       (.I0(\0 ),
        .I1(dividend_tmp[3]),
        .O(\quot[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_3__0 
       (.I0(\0 ),
        .I1(dividend_tmp[2]),
        .O(\quot[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_4__0 
       (.I0(\0 ),
        .I1(dividend_tmp[1]),
        .O(\quot[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[3]_i_5__0 
       (.I0(dividend_tmp[0]),
        .O(\quot[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2__0 
       (.I0(\0 ),
        .I1(dividend_tmp[7]),
        .O(\quot[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3__0 
       (.I0(\0 ),
        .I1(dividend_tmp[6]),
        .O(\quot[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4__0 
       (.I0(\0 ),
        .I1(dividend_tmp[5]),
        .O(\quot[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5__0 
       (.I0(\0 ),
        .I1(dividend_tmp[4]),
        .O(\quot[7]_i_5__0_n_0 ));
  CARRY4 \quot_reg[11]_i_1__0 
       (.CI(\quot_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_quot_reg[11]_i_1__0_CO_UNCONNECTED [3],\quot_reg[11]_i_1__0_n_1 ,\quot_reg[11]_i_1__0_n_2 ,\quot_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sign0_reg[1]_0 [11:8]),
        .S({\quot[11]_i_2__0_n_0 ,\quot[11]_i_3__0_n_0 ,\quot[11]_i_4__0_n_0 ,\quot[11]_i_5__0_n_0 }));
  CARRY4 \quot_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\quot_reg[3]_i_1__0_n_0 ,\quot_reg[3]_i_1__0_n_1 ,\quot_reg[3]_i_1__0_n_2 ,\quot_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\0 }),
        .O(\sign0_reg[1]_0 [3:0]),
        .S({\quot[3]_i_2__0_n_0 ,\quot[3]_i_3__0_n_0 ,\quot[3]_i_4__0_n_0 ,\quot[3]_i_5__0_n_0 }));
  CARRY4 \quot_reg[7]_i_1__0 
       (.CI(\quot_reg[3]_i_1__0_n_0 ),
        .CO({\quot_reg[7]_i_1__0_n_0 ,\quot_reg[7]_i_1__0_n_1 ,\quot_reg[7]_i_1__0_n_2 ,\quot_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sign0_reg[1]_0 [7:4]),
        .S({\quot[7]_i_2__0_n_0 ,\quot[7]_i_3__0_n_0 ,\quot[7]_i_4__0_n_0 ,\quot[7]_i_5__0_n_0 }));
  FDRE \r_stage_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[9] ),
        .Q(\r_stage_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[10] ),
        .Q(\r_stage_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[11] ),
        .Q(E),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[1]_0 ),
        .Q(\r_stage_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[1] ),
        .Q(\r_stage_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[2] ),
        .Q(\r_stage_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[3] ),
        .Q(\r_stage_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[4] ),
        .Q(\r_stage_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[5] ),
        .Q(\r_stage_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[6] ),
        .Q(\r_stage_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[7] ),
        .Q(\r_stage_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \r_stage_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg_n_0_[8] ),
        .Q(\r_stage_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[1]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [6]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [0]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [1]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [2]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [3]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [4]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(\remd_tmp_reg[10]_0 [5]),
        .I1(\r_stage_reg[1]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1__0_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_0 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_0 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_0 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(\dividend0_reg[11]_0 ),
        .D(p_1_in),
        .Q(\0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Conv2D_sdiv_12s_9bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D_sdiv_12s_9bkb_div_u_2
   (\r_stage_reg[0]_0 ,
    S,
    \r_stage_reg[0]_1 ,
    O229,
    E,
    \divisor0_reg[4]_0 ,
    ap_clk,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    ap_rst_n_inv,
    p_1_in,
    remd_tmp,
    cal_tmp_carry_0,
    cal_tmp_carry_1,
    cal_tmp_carry_2,
    cal_tmp_carry_3,
    D);
  output \r_stage_reg[0]_0 ;
  output [3:0]S;
  output [3:0]\r_stage_reg[0]_1 ;
  output [11:0]O229;
  input [0:0]E;
  input \divisor0_reg[4]_0 ;
  input ap_clk;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;
  input \divisor0_reg[7]_0 ;
  input ap_rst_n_inv;
  input p_1_in;
  input [7:0]remd_tmp;
  input cal_tmp_carry_0;
  input cal_tmp_carry_1;
  input cal_tmp_carry_2;
  input cal_tmp_carry_3;
  input [11:0]D;

  wire \0 ;
  wire [11:0]D;
  wire [0:0]E;
  wire [11:0]O229;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry_0;
  wire cal_tmp_carry_1;
  wire cal_tmp_carry_2;
  wire cal_tmp_carry_3;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6_n_0;
  wire cal_tmp_carry__0_i_7_n_0;
  wire cal_tmp_carry__0_i_8_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_1_n_0;
  wire cal_tmp_carry__1_i_2_n_0;
  wire cal_tmp_carry__1_i_3_n_0;
  wire cal_tmp_carry__1_i_4_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry_i_5_n_0;
  wire cal_tmp_carry_i_6_n_0;
  wire cal_tmp_carry_i_7_n_0;
  wire cal_tmp_carry_i_8_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [11:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \quot[11]_i_2_n_0 ;
  wire \quot[11]_i_3_n_0 ;
  wire \quot[11]_i_4_n_0 ;
  wire \quot[11]_i_5_n_0 ;
  wire \quot[3]_i_2_n_0 ;
  wire \quot[3]_i_3_n_0 ;
  wire \quot[3]_i_4_n_0 ;
  wire \quot[3]_i_5_n_0 ;
  wire \quot[7]_i_2_n_0 ;
  wire \quot[7]_i_3_n_0 ;
  wire \quot[7]_i_4_n_0 ;
  wire \quot[7]_i_5_n_0 ;
  wire \quot_reg[11]_i_1_n_1 ;
  wire \quot_reg[11]_i_1_n_2 ;
  wire \quot_reg[11]_i_1_n_3 ;
  wire \quot_reg[3]_i_1_n_0 ;
  wire \quot_reg[3]_i_1_n_1 ;
  wire \quot_reg[3]_i_1_n_2 ;
  wire \quot_reg[3]_i_1_n_3 ;
  wire \quot_reg[7]_i_1_n_0 ;
  wire \quot_reg[7]_i_1_n_1 ;
  wire \quot_reg[7]_i_1_n_2 ;
  wire \quot_reg[7]_i_1_n_3 ;
  wire \r_stage_reg[0]_0 ;
  wire [3:0]\r_stage_reg[0]_1 ;
  wire [7:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [10:0]remd_tmp_0;
  wire [6:0]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_quot_reg[11]_i_1_CO_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5_n_0,cal_tmp_carry_i_6_n_0,cal_tmp_carry_i_7_n_0,cal_tmp_carry_i_8_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6_n_0,cal_tmp_carry__0_i_7_n_0,cal_tmp_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp_0[6]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp_0[5]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[6]),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(\r_stage_reg[0]_1 [3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(\r_stage_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(\r_stage_reg[0]_1 [1]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(\r_stage_reg[0]_1 [0]));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({p_2_out,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__1_O_UNCONNECTED[3],cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_1_n_0,cal_tmp_carry__1_i_2_n_0,cal_tmp_carry__1_i_3_n_0,cal_tmp_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[10]),
        .O(cal_tmp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[9]),
        .O(cal_tmp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[6]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[8]),
        .O(cal_tmp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[5]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[7]),
        .O(cal_tmp_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[4]),
        .O(S[0]));
  CARRY4 cal_tmp_carry__2
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp_0[1]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp_0[0]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[0]_0 ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[2]),
        .I2(cal_tmp_carry_3),
        .O(cal_tmp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[1]),
        .I2(cal_tmp_carry_2),
        .O(cal_tmp_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[0]),
        .I2(cal_tmp_carry_1),
        .O(cal_tmp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg[0]_0 ),
        .I1(dividend_tmp[11]),
        .I2(\dividend0_reg_n_0_[11] ),
        .I3(cal_tmp_carry_0),
        .O(cal_tmp_carry_i_8_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[4]_0 ),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[5]_0 ),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[6]_0 ),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[7]_0 ),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_2 
       (.I0(\0 ),
        .I1(dividend_tmp[11]),
        .O(\quot[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_3 
       (.I0(\0 ),
        .I1(dividend_tmp[10]),
        .O(\quot[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_4 
       (.I0(\0 ),
        .I1(dividend_tmp[9]),
        .O(\quot[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_5 
       (.I0(\0 ),
        .I1(dividend_tmp[8]),
        .O(\quot[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_2 
       (.I0(\0 ),
        .I1(dividend_tmp[3]),
        .O(\quot[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_3 
       (.I0(\0 ),
        .I1(dividend_tmp[2]),
        .O(\quot[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_4 
       (.I0(\0 ),
        .I1(dividend_tmp[1]),
        .O(\quot[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[3]_i_5 
       (.I0(dividend_tmp[0]),
        .O(\quot[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2 
       (.I0(\0 ),
        .I1(dividend_tmp[7]),
        .O(\quot[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3 
       (.I0(\0 ),
        .I1(dividend_tmp[6]),
        .O(\quot[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4 
       (.I0(\0 ),
        .I1(dividend_tmp[5]),
        .O(\quot[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5 
       (.I0(\0 ),
        .I1(dividend_tmp[4]),
        .O(\quot[7]_i_5_n_0 ));
  CARRY4 \quot_reg[11]_i_1 
       (.CI(\quot_reg[7]_i_1_n_0 ),
        .CO({\NLW_quot_reg[11]_i_1_CO_UNCONNECTED [3],\quot_reg[11]_i_1_n_1 ,\quot_reg[11]_i_1_n_2 ,\quot_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O229[11:8]),
        .S({\quot[11]_i_2_n_0 ,\quot[11]_i_3_n_0 ,\quot[11]_i_4_n_0 ,\quot[11]_i_5_n_0 }));
  CARRY4 \quot_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\quot_reg[3]_i_1_n_0 ,\quot_reg[3]_i_1_n_1 ,\quot_reg[3]_i_1_n_2 ,\quot_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\0 }),
        .O(O229[3:0]),
        .S({\quot[3]_i_2_n_0 ,\quot[3]_i_3_n_0 ,\quot[3]_i_4_n_0 ,\quot[3]_i_5_n_0 }));
  CARRY4 \quot_reg[7]_i_1 
       (.CI(\quot_reg[3]_i_1_n_0 ),
        .CO({\quot_reg[7]_i_1_n_0 ,\quot_reg[7]_i_1_n_1 ,\quot_reg[7]_i_1_n_2 ,\quot_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O229[7:4]),
        .S({\quot[7]_i_2_n_0 ,\quot[7]_i_3_n_0 ,\quot[7]_i_4_n_0 ,\quot[7]_i_5_n_0 }));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg[0]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp_0[0]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp_0[1]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp_0[5]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp_0[6]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp_0[7]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp_0[8]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(remd_tmp_0[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(remd_tmp_0[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(remd_tmp_0[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(remd_tmp_0[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(remd_tmp_0[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(remd_tmp_0[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(remd_tmp_0[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(remd_tmp_0[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(remd_tmp_0[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(remd_tmp_0[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(remd_tmp_0[9]),
        .R(1'b0));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in),
        .Q(\0 ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_Conv2D_0_2,Conv2D,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Conv2D,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [6:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [6:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem_ARADDR;
  wire [1:0]m_axi_gmem_ARBURST;
  wire [3:0]m_axi_gmem_ARCACHE;
  wire [7:0]m_axi_gmem_ARLEN;
  wire [1:0]m_axi_gmem_ARLOCK;
  wire [2:0]m_axi_gmem_ARPROT;
  wire [3:0]m_axi_gmem_ARQOS;
  wire m_axi_gmem_ARREADY;
  wire [3:0]m_axi_gmem_ARREGION;
  wire [2:0]m_axi_gmem_ARSIZE;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_AWADDR;
  wire [1:0]m_axi_gmem_AWBURST;
  wire [3:0]m_axi_gmem_AWCACHE;
  wire [7:0]m_axi_gmem_AWLEN;
  wire [1:0]m_axi_gmem_AWLOCK;
  wire [2:0]m_axi_gmem_AWPROT;
  wire [3:0]m_axi_gmem_AWQOS;
  wire m_axi_gmem_AWREADY;
  wire [3:0]m_axi_gmem_AWREGION;
  wire [2:0]m_axi_gmem_AWSIZE;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire [1:0]m_axi_gmem_BRESP;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [6:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "48'b000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "48'b000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "48'b000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "48'b000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "48'b000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "48'b000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "48'b000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "48'b000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "48'b000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "48'b000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "48'b000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "48'b000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "48'b000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "48'b000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "48'b000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "48'b000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "48'b000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "48'b000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "48'b000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "48'b000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "48'b000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "48'b000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "48'b000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "48'b000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "48'b000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "48'b000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "48'b000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "48'b000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "48'b000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "48'b000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "48'b000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "48'b000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "48'b000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "48'b000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "48'b000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "48'b000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "48'b000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "48'b000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "48'b000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "48'b000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "48'b001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "48'b010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "48'b100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "48'b000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "48'b000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "48'b000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "48'b000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "48'b000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Conv2D inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARBURST(m_axi_gmem_ARBURST),
        .m_axi_gmem_ARCACHE(m_axi_gmem_ARCACHE),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARLOCK(m_axi_gmem_ARLOCK),
        .m_axi_gmem_ARPROT(m_axi_gmem_ARPROT),
        .m_axi_gmem_ARQOS(m_axi_gmem_ARQOS),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(m_axi_gmem_ARREGION),
        .m_axi_gmem_ARSIZE(m_axi_gmem_ARSIZE),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWBURST(m_axi_gmem_AWBURST),
        .m_axi_gmem_AWCACHE(m_axi_gmem_AWCACHE),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(m_axi_gmem_AWLEN),
        .m_axi_gmem_AWLOCK(m_axi_gmem_AWLOCK),
        .m_axi_gmem_AWPROT(m_axi_gmem_AWPROT),
        .m_axi_gmem_AWQOS(m_axi_gmem_AWQOS),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(m_axi_gmem_AWREGION),
        .m_axi_gmem_AWSIZE(m_axi_gmem_AWSIZE),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
