//need a 4-bit counter
module up_Counter(clk, enable, Q);
	
	input clk, enable;
	output reg [3:0]Q;
	
	always@(posedge clk)
		begin
			if (enable == 1)
				Q <= Q + 1;
		end
endmodule

module datapath(
	input clk,
	input resetn,
	input [9:0]data_in,
	input ld_x, ld_y
	);
	
	reg [6:0]x, y;
	reg [2:0]colour;
	reg [3:0]out_counter;
	reg plot;
	
	wire [3:0]q;
	
	up_Counter counter1(clk, ld_y, q);
	
	always@(posedge clk) begin
		if(!resetn) begin
			x <= 6'b0;
			y <= 6'b0;
			colour <= 3'b0;
			plot <= 1'b0;
		end
		else begin
			if(ld_x)
				x <= data_in[6:0] + q[1:0];;
			if(ld_y)
				y <= data_in[6:0] + q[3:2];;
				colour <= data_in[9:7];
				plot <= 1'b1;
		end
	end
	
endmodule			
	
	