v 20081231 1
C 52800 42000 1 0 0 AD9920A-1.sym
{
T 56300 47700 5 10 0 1 0 0 1
device=AD9220A
T 55700 49700 5 10 1 1 0 0 1
refdes=U?
}
C 42300 39500 1 0 0 KAI04022-1.sym
{
T 42295 39545 5 10 0 0 0 0 1
device=KAI04022
T 46795 44045 5 10 1 1 0 0 1
refdes=U?
T 42295 39545 5 10 0 1 0 0 1
footprint=none
}
C 38800 36200 0 0 0 title-bordered-A2.sym
C 60700 51900 1 0 0 out-1.sym
{
T 60700 52200 5 10 0 0 0 0 1
device=OUTPUT
T 60700 52200 5 10 1 1 0 0 1
refdes=VID_VD
}
C 60700 51500 1 0 0 out-1.sym
{
T 60700 51800 5 10 0 0 0 0 1
device=OUTPUT
T 60700 51800 5 10 1 1 0 0 1
refdes=VID_HD
}
C 60700 51100 1 0 0 out-1.sym
{
T 60700 51400 5 10 0 0 0 0 1
device=OUTPUT
T 60700 51400 5 10 1 1 0 0 1
refdes=VID_CLK
}
C 60700 50500 1 0 0 out-1.sym
{
T 60700 50800 5 10 0 0 0 0 1
device=OUTPUT
T 60700 50800 5 10 1 1 0 0 1
refdes=VID_0
}
C 60700 50100 1 0 0 out-1.sym
{
T 60700 50400 5 10 0 0 0 0 1
device=OUTPUT
T 60700 50400 5 10 1 1 0 0 1
refdes=VID_1
}
C 60700 49700 1 0 0 out-1.sym
{
T 60700 50000 5 10 0 0 0 0 1
device=OUTPUT
T 60700 50000 5 10 1 1 0 0 1
refdes=VID_2
}
C 60700 49300 1 0 0 out-1.sym
{
T 60700 49600 5 10 0 0 0 0 1
device=OUTPUT
T 60700 49600 5 10 1 1 0 0 1
refdes=VID_3
}
C 60700 48800 1 0 0 out-1.sym
{
T 60700 49100 5 10 0 0 0 0 1
device=OUTPUT
T 60700 49100 5 10 1 1 0 0 1
refdes=VID_4
}
C 60700 48400 1 0 0 out-1.sym
{
T 60700 48700 5 10 0 0 0 0 1
device=OUTPUT
T 60700 48700 5 10 1 1 0 0 1
refdes=VID_5
}
C 60700 48000 1 0 0 out-1.sym
{
T 60700 48300 5 10 0 0 0 0 1
device=OUTPUT
T 60700 48300 5 10 1 1 0 0 1
refdes=VID_6
}
C 60700 47600 1 0 0 out-1.sym
{
T 60700 47900 5 10 0 0 0 0 1
device=OUTPUT
T 60700 47900 5 10 1 1 0 0 1
refdes=VID_7
}
C 60700 47200 1 0 0 out-1.sym
{
T 60700 47500 5 10 0 0 0 0 1
device=OUTPUT
T 60700 47500 5 10 1 1 0 0 1
refdes=VID_8
}
C 60700 46800 1 0 0 out-1.sym
{
T 60700 47100 5 10 0 0 0 0 1
device=OUTPUT
T 60700 47100 5 10 1 1 0 0 1
refdes=VID_9
}
C 60700 46400 1 0 0 out-1.sym
{
T 60700 46700 5 10 0 0 0 0 1
device=OUTPUT
T 60700 46700 5 10 1 1 0 0 1
refdes=VID_10
}
C 60700 46000 1 0 0 out-1.sym
{
T 60700 46300 5 10 0 0 0 0 1
device=OUTPUT
T 60700 46300 5 10 1 1 0 0 1
refdes=VID_11
}
C 50700 51900 1 0 0 in-1.sym
{
T 50700 52200 5 10 0 0 0 0 1
device=INPUT
T 50700 52200 5 10 1 1 0 0 1
refdes=VID_SL
}
C 50700 51400 1 0 0 in-1.sym
{
T 50700 51700 5 10 0 0 0 0 1
device=INPUT
T 50700 51700 5 10 1 1 0 0 1
refdes=VID_SCK
}
C 50700 50900 1 0 0 in-1.sym
{
T 50700 51200 5 10 0 0 0 0 1
device=INPUT
T 50700 51200 5 10 1 1 0 0 1
refdes=VID_SDATA
}
C 54400 38100 1 0 0 in-1.sym
{
T 54400 38400 5 10 0 0 0 0 1
device=INPUT
T 54400 38400 5 10 1 1 0 0 1
refdes=XSUBCNT
}
C 50700 49900 1 0 0 in-1.sym
{
T 50700 50200 5 10 0 0 0 0 1
device=INPUT
T 50700 50200 5 10 1 1 0 0 1
refdes=SYSCLK
}
N 56600 46100 60700 46100 4
N 56600 46300 60500 46300 4
N 60500 46300 60500 46500 4
N 60500 46500 60700 46500 4
N 56600 46500 60300 46500 4
N 60300 46500 60300 46900 4
N 60300 46900 60700 46900 4
N 56600 46700 60100 46700 4
N 60100 46700 60100 47300 4
N 60100 47300 60700 47300 4
N 56600 46900 59900 46900 4
N 59900 46900 59900 47700 4
N 59900 47700 60700 47700 4
N 56600 47100 59700 47100 4
N 59700 47100 59700 48100 4
N 59700 48100 60700 48100 4
N 56600 47300 59500 47300 4
N 59500 47300 59500 48500 4
N 59500 48500 60700 48500 4
N 56600 47500 59300 47500 4
N 59300 47500 59300 48900 4
N 59300 48900 60700 48900 4
N 56600 47700 59100 47700 4
N 59100 47700 59100 49400 4
N 59100 49400 60700 49400 4
N 56600 47900 58900 47900 4
N 58900 47900 58900 49800 4
N 58900 49800 60700 49800 4
N 56600 48100 58700 48100 4
N 58700 48100 58700 50200 4
N 58700 50200 60700 50200 4
N 56600 48300 58500 48300 4
N 58500 48300 58500 50600 4
N 58500 50600 60700 50600 4
N 56600 48700 58300 48700 4
N 58300 48700 58300 51200 4
N 58300 51200 60700 51200 4
N 56600 48900 58100 48900 4
N 58100 48900 58100 51600 4
N 58100 51600 60700 51600 4
N 56600 49100 57900 49100 4
N 57900 49100 57900 52000 4
N 57900 52000 60700 52000 4
C 50700 50400 1 0 0 in-1.sym
{
T 50700 50700 5 10 0 0 0 0 1
device=INPUT
T 50700 50700 5 10 1 1 0 0 1
refdes=VID_SYNC
}
N 56600 42400 56800 42400 4
N 56800 42400 56800 38200 4
N 56800 38200 55000 38200 4
N 51300 50000 54500 50000 4
N 54500 50000 54500 49900 4
N 51300 50500 55100 50500 4
N 55100 50500 55100 49900 4
N 51300 52000 57700 52000 4
N 57700 52000 57700 45700 4
N 57700 45700 56600 45700 4
N 51300 51500 57500 51500 4
N 57500 51500 57500 45500 4
N 57500 45500 56600 45500 4
N 51300 51000 57300 51000 4
N 57300 51000 57300 45300 4
N 57300 45300 56600 45300 4
T 54800 37400 9 10 1 0 0 0 1
CCD / AFE
C 48000 49100 1 0 0 capacitor-2.sym
{
T 48200 49800 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 48200 49600 5 10 1 1 0 0 1
refdes=C?
T 48200 50000 5 10 0 0 0 0 1
symversion=0.1
T 48600 49100 5 10 1 1 0 0 1
value=0.1uF
}
N 48900 49300 52900 49300 4
N 42300 43000 41800 43000 4
N 41800 43000 41800 49700 4
N 46100 39600 46100 38700 4
C 46000 38400 1 0 0 gnd-1.sym
N 47500 43000 48000 43000 4
N 48000 43000 48000 39400 4
N 48000 39400 46100 39400 4
N 47500 41400 48300 41400 4
N 47500 40600 48300 40600 4
N 48300 40600 48300 48300 4
N 41500 48300 41500 40600 4
N 41500 40600 42300 40600 4
N 42300 41000 41500 41000 4
N 52900 48300 50900 48300 4
T 49800 48300 9 10 1 0 0 0 2
Driver for
H1 clock.
T 49800 47700 9 10 1 0 0 0 2
Driver for
H2 clock.
N 41200 47800 41200 40200 4
N 41200 40200 42300 40200 4
N 42300 41400 41200 41400 4
N 47500 40200 48600 40200 4
N 48600 40200 48600 47800 4
N 47500 41000 48600 41000 4
N 50900 47800 51200 47800 4
N 51200 47800 51200 48100 4
N 51200 48100 52900 48100 4
T 46200 38700 9 10 1 0 0 0 3
Grounding VOUTR and VddR
together disable the right side
CCD output (which is unused).
N 52900 47900 52500 47900 4
N 52900 47500 52500 47500 4
N 52900 47100 52500 47100 4
N 52500 47100 52500 48300 4
N 52900 47700 52300 47700 4
N 52900 47300 52300 47300 4
N 52900 46900 52300 46900 4
N 52300 46900 52300 48100 4
N 49400 49700 49400 49300 4
N 41800 49300 48000 49300 4
{
T 46000 49300 5 10 1 1 0 0 1
netname=CCD_Video
}
N 41200 48300 49600 48300 4
{
T 46100 48300 5 10 1 1 0 0 1
netname=H1CLK
}
N 40600 47800 49600 47800 4
{
T 46100 47800 5 10 1 1 0 0 1
netname=H2CLK
}
C 49300 49700 1 0 0 testpt-1.sym
{
T 49400 50100 5 10 1 1 0 0 1
refdes=TP?
T 49700 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 49700 50400 5 10 0 0 0 0 1
footprint=none
}
C 41700 49700 1 0 0 testpt-1.sym
{
T 41800 50100 5 10 1 1 0 0 1
refdes=TP?
T 42100 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 42100 50400 5 10 0 0 0 0 1
footprint=none
}
C 41100 49700 1 0 0 testpt-1.sym
{
T 41200 50100 5 10 1 1 0 0 1
refdes=TP?
T 41500 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 41500 50400 5 10 0 0 0 0 1
footprint=none
}
C 40500 49700 1 0 0 testpt-1.sym
{
T 40600 50100 5 10 1 1 0 0 1
refdes=TP?
T 40900 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 40900 50400 5 10 0 0 0 0 1
footprint=none
}
N 41200 49700 41200 48300 4
N 40600 49700 40600 47800 4
N 44100 46800 49400 46800 4
{
T 46200 46800 5 10 1 1 0 0 1
netname=V2E_CLK
}
N 44300 44200 44300 46800 4
N 44700 46500 49400 46500 4
{
T 46200 46500 5 10 1 1 0 0 1
netname=V2O_CLK
}
N 44900 44200 44900 46500 4
N 45300 46200 49400 46200 4
{
T 46200 46200 5 10 1 1 0 0 1
netname=V1E_CLK
}
N 45500 44200 45500 46200 4
N 45900 45900 49400 45900 4
{
T 46200 45900 5 10 1 1 0 0 1
netname=V1O_CLK
}
N 46100 44200 46100 45900 4
C 44000 49700 1 0 0 testpt-1.sym
{
T 44100 50100 5 10 1 1 0 0 1
refdes=TP?
T 44400 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 44400 50400 5 10 0 0 0 0 1
footprint=none
}
C 44600 49700 1 0 0 testpt-1.sym
{
T 44700 50100 5 10 1 1 0 0 1
refdes=TP?
T 45000 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 45000 50400 5 10 0 0 0 0 1
footprint=none
}
C 45200 49700 1 0 0 testpt-1.sym
{
T 45300 50100 5 10 1 1 0 0 1
refdes=TP?
T 45600 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 45600 50400 5 10 0 0 0 0 1
footprint=none
}
C 45800 49700 1 0 0 testpt-1.sym
{
T 45900 50100 5 10 1 1 0 0 1
refdes=TP?
T 46200 50600 5 10 0 0 0 0 1
device=TESTPOINT
T 46200 50400 5 10 0 0 0 0 1
footprint=none
}
N 44100 44200 44100 49700 4
N 44700 44200 44700 49700 4
N 45300 44200 45300 49700 4
N 45900 44200 45900 49700 4
