|TestBench
A_in[0] => A_in[0].IN1
A_in[1] => A_in[1].IN1
A_in[2] => A_in[2].IN1
A_in[3] => A_in[3].IN1
B_in[0] => B_in[0].IN1
B_in[1] => B_in[1].IN1
B_in[2] => B_in[2].IN1
B_in[3] => B_in[3].IN1
C_in => C_in.IN1
S_out[0] <= LCRA_16:adder.S_out
S_out[1] <= LCRA_16:adder.S_out
S_out[2] <= LCRA_16:adder.S_out
S_out[3] <= LCRA_16:adder.S_out
C_out <= LCRA_16:adder.C_out


|TestBench|LCRA_16:adder
A_in[0] => A_in[0].IN1
A_in[1] => A_in[1].IN1
A_in[2] => A_in[2].IN1
A_in[3] => A_in[3].IN1
A_in[4] => A_in[4].IN1
A_in[5] => A_in[5].IN1
A_in[6] => A_in[6].IN1
A_in[7] => A_in[7].IN1
A_in[8] => A_in[8].IN1
A_in[9] => A_in[9].IN1
A_in[10] => A_in[10].IN1
A_in[11] => A_in[11].IN1
A_in[12] => A_in[12].IN1
A_in[13] => A_in[13].IN1
A_in[14] => A_in[14].IN1
A_in[15] => A_in[15].IN1
B_in[0] => B_in[0].IN1
B_in[1] => B_in[1].IN1
B_in[2] => B_in[2].IN1
B_in[3] => B_in[3].IN1
B_in[4] => B_in[4].IN1
B_in[5] => B_in[5].IN1
B_in[6] => B_in[6].IN1
B_in[7] => B_in[7].IN1
B_in[8] => B_in[8].IN1
B_in[9] => B_in[9].IN1
B_in[10] => B_in[10].IN1
B_in[11] => B_in[11].IN1
B_in[12] => B_in[12].IN1
B_in[13] => B_in[13].IN1
B_in[14] => B_in[14].IN1
B_in[15] => B_in[15].IN1
C_in => C_in.IN1
S_out[0] <= LCLA_4:cla_4_1.S_out
S_out[1] <= LCLA_4:cla_4_1.S_out
S_out[2] <= LCLA_4:cla_4_1.S_out
S_out[3] <= LCLA_4:cla_4_1.S_out
S_out[4] <= LCLA_4:cla_4_2.S_out
S_out[5] <= LCLA_4:cla_4_2.S_out
S_out[6] <= LCLA_4:cla_4_2.S_out
S_out[7] <= LCLA_4:cla_4_2.S_out
S_out[8] <= LCLA_4:cla_4_3.S_out
S_out[9] <= LCLA_4:cla_4_3.S_out
S_out[10] <= LCLA_4:cla_4_3.S_out
S_out[11] <= LCLA_4:cla_4_3.S_out
S_out[12] <= LCLA_4:cla_4_4.S_out
S_out[13] <= LCLA_4:cla_4_4.S_out
S_out[14] <= LCLA_4:cla_4_4.S_out
S_out[15] <= LCLA_4:cla_4_4.S_out
G_out <= <GND>
P_out <= <GND>
C_out <= LCLA_4:cla_4_4.C_out


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1
A_in[0] => A_in[0].IN3
A_in[1] => A_in[1].IN3
A_in[2] => A_in[2].IN3
A_in[3] => A_in[3].IN3
B_in[0] => B_in[0].IN3
B_in[1] => B_in[1].IN3
B_in[2] => B_in[2].IN3
B_in[3] => B_in[3].IN3
C_in => C_in.IN1
S_out[0] <= My_Xor_2:xor2_5.port2
S_out[1] <= My_Xor_2:xor2_6.port2
S_out[2] <= My_Xor_2:xor2_7.port2
S_out[3] <= My_Xor_2:xor2_8.port2
G_out <= LG_4:clg_4.G_out
P_out <= LG_4:clg_4.P_out
C_out <= LG_4:clg_4.C_out


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4
G_in[0] => G_in[0].IN4
G_in[1] => G_in[1].IN3
G_in[2] => G_in[2].IN2
G_in[3] => G_in[3].IN1
P_in[0] => P_in[0].IN4
P_in[1] => P_in[1].IN5
P_in[2] => P_in[2].IN4
P_in[3] => P_in[3].IN2
C_in => C_out[0].IN4
G_out <= G_out.DB_MAX_OUTPUT_PORT_TYPE
P_out <= P_out.DB_MAX_OUTPUT_PORT_TYPE
C_out[0] <= C_out[0].DB_MAX_OUTPUT_PORT_TYPE
C_out[1] <= My_And_2:and2_1.port2
C_out[2] <= My_And_2:and2_3.port2
C_out[3] <= My_And_2:and2_7.port2
C_out[4] <= My_Or_2:or2_10.port2


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_11
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_12
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_13
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_14
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_And_2:and2_15
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|LG_4:clg_4|My_Or_2:or2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_1|My_Xor_2:xor2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2
A_in[0] => A_in[0].IN3
A_in[1] => A_in[1].IN3
A_in[2] => A_in[2].IN3
A_in[3] => A_in[3].IN3
B_in[0] => B_in[0].IN3
B_in[1] => B_in[1].IN3
B_in[2] => B_in[2].IN3
B_in[3] => B_in[3].IN3
C_in => C_in.IN1
S_out[0] <= My_Xor_2:xor2_5.port2
S_out[1] <= My_Xor_2:xor2_6.port2
S_out[2] <= My_Xor_2:xor2_7.port2
S_out[3] <= My_Xor_2:xor2_8.port2
G_out <= LG_4:clg_4.G_out
P_out <= LG_4:clg_4.P_out
C_out <= LG_4:clg_4.C_out


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4
G_in[0] => G_in[0].IN4
G_in[1] => G_in[1].IN3
G_in[2] => G_in[2].IN2
G_in[3] => G_in[3].IN1
P_in[0] => P_in[0].IN4
P_in[1] => P_in[1].IN5
P_in[2] => P_in[2].IN4
P_in[3] => P_in[3].IN2
C_in => C_out[0].IN4
G_out <= G_out.DB_MAX_OUTPUT_PORT_TYPE
P_out <= P_out.DB_MAX_OUTPUT_PORT_TYPE
C_out[0] <= C_out[0].DB_MAX_OUTPUT_PORT_TYPE
C_out[1] <= My_And_2:and2_1.port2
C_out[2] <= My_And_2:and2_3.port2
C_out[3] <= My_And_2:and2_7.port2
C_out[4] <= My_Or_2:or2_10.port2


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_11
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_12
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_13
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_14
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_And_2:and2_15
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|LG_4:clg_4|My_Or_2:or2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_2|My_Xor_2:xor2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3
A_in[0] => A_in[0].IN3
A_in[1] => A_in[1].IN3
A_in[2] => A_in[2].IN3
A_in[3] => A_in[3].IN3
B_in[0] => B_in[0].IN3
B_in[1] => B_in[1].IN3
B_in[2] => B_in[2].IN3
B_in[3] => B_in[3].IN3
C_in => C_in.IN1
S_out[0] <= My_Xor_2:xor2_5.port2
S_out[1] <= My_Xor_2:xor2_6.port2
S_out[2] <= My_Xor_2:xor2_7.port2
S_out[3] <= My_Xor_2:xor2_8.port2
G_out <= LG_4:clg_4.G_out
P_out <= LG_4:clg_4.P_out
C_out <= LG_4:clg_4.C_out


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4
G_in[0] => G_in[0].IN4
G_in[1] => G_in[1].IN3
G_in[2] => G_in[2].IN2
G_in[3] => G_in[3].IN1
P_in[0] => P_in[0].IN4
P_in[1] => P_in[1].IN5
P_in[2] => P_in[2].IN4
P_in[3] => P_in[3].IN2
C_in => C_out[0].IN4
G_out <= G_out.DB_MAX_OUTPUT_PORT_TYPE
P_out <= P_out.DB_MAX_OUTPUT_PORT_TYPE
C_out[0] <= C_out[0].DB_MAX_OUTPUT_PORT_TYPE
C_out[1] <= My_And_2:and2_1.port2
C_out[2] <= My_And_2:and2_3.port2
C_out[3] <= My_And_2:and2_7.port2
C_out[4] <= My_Or_2:or2_10.port2


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_11
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_12
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_13
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_14
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_And_2:and2_15
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|LG_4:clg_4|My_Or_2:or2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_3|My_Xor_2:xor2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4
A_in[0] => A_in[0].IN3
A_in[1] => A_in[1].IN3
A_in[2] => A_in[2].IN3
A_in[3] => A_in[3].IN3
B_in[0] => B_in[0].IN3
B_in[1] => B_in[1].IN3
B_in[2] => B_in[2].IN3
B_in[3] => B_in[3].IN3
C_in => C_in.IN1
S_out[0] <= My_Xor_2:xor2_5.port2
S_out[1] <= My_Xor_2:xor2_6.port2
S_out[2] <= My_Xor_2:xor2_7.port2
S_out[3] <= My_Xor_2:xor2_8.port2
G_out <= LG_4:clg_4.G_out
P_out <= LG_4:clg_4.P_out
C_out <= LG_4:clg_4.C_out


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4
G_in[0] => G_in[0].IN4
G_in[1] => G_in[1].IN3
G_in[2] => G_in[2].IN2
G_in[3] => G_in[3].IN1
P_in[0] => P_in[0].IN4
P_in[1] => P_in[1].IN5
P_in[2] => P_in[2].IN4
P_in[3] => P_in[3].IN2
C_in => C_out[0].IN4
G_out <= G_out.DB_MAX_OUTPUT_PORT_TYPE
P_out <= P_out.DB_MAX_OUTPUT_PORT_TYPE
C_out[0] <= C_out[0].DB_MAX_OUTPUT_PORT_TYPE
C_out[1] <= My_And_2:and2_1.port2
C_out[2] <= My_And_2:and2_3.port2
C_out[3] <= My_And_2:and2_7.port2
C_out[4] <= My_Or_2:or2_10.port2


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_9
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_11
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_12
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_13
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_14
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_And_2:and2_15
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|LG_4:clg_4|My_Or_2:or2_10
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_1
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_2
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_3
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_4
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_5
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_6
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_7
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|TestBench|LCRA_16:adder|LCLA_4:cla_4_4|My_Xor_2:xor2_8
in1 => out.IN0
in2 => out.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


