#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 14 13:52:48 2020
# Process ID: 12432
# Current directory: C:/Users/liqingyan/vivado_test/New_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16228 C:\Users\liqingyan\vivado_test\New_spi\New_spi.xpr
# Log file: C:/Users/liqingyan/vivado_test/New_spi/vivado.log
# Journal file: C:/Users/liqingyan/vivado_test/New_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liqingyan/vivado_test/New_spi/New_spi.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/imports/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/imports/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug & UART} ecc {None} local_mem {32KB} preset {None}}  [get_bd_cells microblaze_0]
update_ip_catalog
ipx::package_project -root_dir c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs [current_project]
update_ip_catalog
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
endgroup
startgroup
create_bd_port -dir O LED1
connect_bd_net [get_bd_pins /accel_0/LED1] [get_bd_ports LED1]
endgroup
startgroup
create_bd_port -dir O LED2
connect_bd_net [get_bd_pins /accel_0/LED2] [get_bd_ports LED2]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {1.5 502 -249} [get_bd_cells axi_uartlite_0]
set_property location {1.5 377 -244} [get_bd_cells axi_uartlite_0]
set_property location {2 364 -246} [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_cells axi_uartlite_0]
startgroup
create_bd_port -dir O TXD
connect_bd_net [get_bd_pins /accel_0/TXD] [get_bd_ports TXD]
endgroup
startgroup
create_bd_port -dir O CTS
connect_bd_net [get_bd_pins /accel_0/CTS] [get_bd_ports CTS]
endgroup
startgroup
create_bd_port -dir I RXD
connect_bd_net [get_bd_pins /accel_0/RXD] [get_bd_ports RXD]
endgroup
startgroup
create_bd_port -dir I RTS
connect_bd_net [get_bd_pins /accel_0/RTS] [get_bd_ports RTS]
endgroup
startgroup
create_bd_port -dir I ACL_MISO
connect_bd_net [get_bd_pins /accel_0/ACL_MISO] [get_bd_ports ACL_MISO]
endgroup
startgroup
create_bd_port -dir I ACL_INT1
connect_bd_net [get_bd_pins /accel_0/ACL_INT1] [get_bd_ports ACL_INT1]
endgroup
startgroup
create_bd_port -dir I ACL_INT2
connect_bd_net [get_bd_pins /accel_0/ACL_INT2] [get_bd_ports ACL_INT2]
endgroup
startgroup
create_bd_port -dir O ACL_CSN
connect_bd_net [get_bd_pins /accel_0/ACL_CSN] [get_bd_ports ACL_CSN]
endgroup
startgroup
create_bd_port -dir O ACL_MOSI
connect_bd_net [get_bd_pins /accel_0/ACL_MOSI] [get_bd_ports ACL_MOSI]
endgroup
startgroup
create_bd_port -dir O ACL_SCLK
connect_bd_net [get_bd_pins /accel_0/ACL_SCLK] [get_bd_ports ACL_SCLK]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
endgroup
validate_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/resetn]
regenerate_bd_layout
set_property name clk [get_bd_intf_ports diff_clock_rtl]
validate_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_accel_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_mdm_1_0_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1}
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1] [get_bd_intf_ports clk]
reset_run design_1_ilmb_v10_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
reset_run design_1_lmb_bram_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_mdm_1_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1]
endgroup
delete_bd_objs [get_bd_intf_ports diff_clock_rtl]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
validate_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_accel_0_0_synth_1
reset_run design_1_clk_wiz_1_0_synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
endgroup
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:accel:1.0 [get_ips  design_1_accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { [ delete_ip_run [get_ips -all design_1_clk_wiz_1_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design -force
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_accel_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
ipx::package_project -root_dir c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
validate_bd_design -force
delete_bd_objs [get_bd_nets RXD_1] [get_bd_nets accel_0_LED1] [get_bd_nets accel_0_LED2] [get_bd_nets accel_0_ACL_MOSI] [get_bd_nets ACL_MISO_1] [get_bd_nets ACL_INT1_1] [get_bd_nets accel_0_TXD] [get_bd_nets accel_0_ACL_CSN] [get_bd_nets ACL_INT2_1] [get_bd_nets accel_0_CTS] [get_bd_nets RTS_1] [get_bd_nets accel_0_ACL_SCLK] [get_bd_cells accel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
startgroup
connect_bd_net [get_bd_ports LED1] [get_bd_pins accel_0/LED1]
endgroup
connect_bd_net [get_bd_ports LED2] [get_bd_pins accel_0/LED2]
connect_bd_net [get_bd_ports TXD] [get_bd_pins accel_0/TXD]
connect_bd_net [get_bd_ports CTS] [get_bd_pins accel_0/CTS]
connect_bd_net [get_bd_ports ACL_CSN] [get_bd_pins accel_0/ACL_CSN]
connect_bd_net [get_bd_ports ACL_MOSI] [get_bd_pins accel_0/ACL_MOSI]
connect_bd_net [get_bd_ports ACL_SCLK] [get_bd_pins accel_0/ACL_SCLK]
set_property location {1 153 531} [get_bd_cells accel_0]
set_property location {-58 468} [get_bd_ports RXD]
connect_bd_net [get_bd_ports RXD] [get_bd_pins accel_0/RXD]
connect_bd_net [get_bd_ports RTS] [get_bd_pins accel_0/RTS]
set_property location {-61 532} [get_bd_ports ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT1] [get_bd_pins accel_0/ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT2] [get_bd_pins accel_0/ACL_INT2]
connect_bd_net [get_bd_ports ACL_MISO] [get_bd_pins accel_0/ACL_MISO]
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_accel_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {Custom}] [get_bd_cells clk_wiz_1]
endgroup
ipx::open_ipxact_file {c:\users\liqingyan\vivado_test\new_spi\new_spi.srcs\component.xml}
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
update_ip_catalog
delete_bd_objs [get_bd_nets accel_0_LED2] [get_bd_nets accel_0_LED1] [get_bd_nets accel_0_TXD] [get_bd_nets RXD_1] [get_bd_nets accel_0_ACL_CSN] [get_bd_nets ACL_INT2_1] [get_bd_nets ACL_MISO_1] [get_bd_nets ACL_INT1_1] [get_bd_nets accel_0_CTS] [get_bd_nets RTS_1] [get_bd_nets accel_0_ACL_MOSI] [get_bd_nets accel_0_ACL_SCLK] [get_bd_cells accel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
connect_bd_net [get_bd_ports LED1] [get_bd_pins accel_0/LED1]
connect_bd_net [get_bd_ports LED2] [get_bd_pins accel_0/LED2]
connect_bd_net [get_bd_ports TXD] [get_bd_pins accel_0/TXD]
connect_bd_net [get_bd_ports CTS] [get_bd_pins accel_0/CTS]
connect_bd_net [get_bd_ports ACL_CSN] [get_bd_pins accel_0/ACL_CSN]
connect_bd_net [get_bd_ports ACL_MOSI] [get_bd_pins accel_0/ACL_MOSI]
connect_bd_net [get_bd_ports ACL_SCLK] [get_bd_pins accel_0/ACL_SCLK]
connect_bd_net [get_bd_pins accel_0/RTS] [get_bd_pins accel_0/ACL_SCLK]
undo
set_property location {1 109 589} [get_bd_cells accel_0]
connect_bd_net [get_bd_ports RXD] [get_bd_pins accel_0/RXD]
connect_bd_net [get_bd_ports RTS] [get_bd_pins accel_0/RTS]
connect_bd_net [get_bd_ports ACL_MISO] [get_bd_pins accel_0/ACL_MISO]
connect_bd_net [get_bd_ports ACL_INT1] [get_bd_pins accel_0/ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT2] [get_bd_pins accel_0/ACL_INT2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
ipx::open_ipxact_file {c:\users\liqingyan\vivado_test\new_spi\new_spi.srcs\component.xml}
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clk_wiz_1_0_synth_1 design_1_accel_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
update_ip_catalog -rebuild
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_accel_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run design_1_accel_0_0_synth_1
update_ip_catalog -rebuild
ipx::package_project -root_dir c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
delete_bd_objs [get_bd_nets accel_0_ACL_CSN] [get_bd_nets ACL_MISO_1] [get_bd_nets ACL_INT1_1] [get_bd_nets accel_0_LED2] [get_bd_nets accel_0_TXD] [get_bd_nets RTS_1] [get_bd_nets accel_0_LED1] [get_bd_nets RXD_1] [get_bd_nets accel_0_CTS] [get_bd_nets accel_0_ACL_MOSI] [get_bd_nets accel_0_ACL_SCLK] [get_bd_nets ACL_INT2_1] [get_bd_cells accel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
connect_bd_net [get_bd_ports LED1] [get_bd_pins accel_0/LED1]
connect_bd_net [get_bd_ports LED2] [get_bd_pins accel_0/LED2]
connect_bd_net [get_bd_ports TXD] [get_bd_pins accel_0/TXD]
set_property location {2107 491} [get_bd_ports CTS]
connect_bd_net [get_bd_ports CTS] [get_bd_pins accel_0/CTS]
connect_bd_net [get_bd_ports ACL_CSN] [get_bd_pins accel_0/ACL_CSN]
connect_bd_net [get_bd_ports ACL_MOSI] [get_bd_pins accel_0/ACL_MOSI]
connect_bd_net [get_bd_ports ACL_SCLK] [get_bd_pins accel_0/ACL_SCLK]
set_property location {1 136 582} [get_bd_cells accel_0]
connect_bd_net [get_bd_ports RXD] [get_bd_pins accel_0/RXD]
connect_bd_net [get_bd_ports RTS] [get_bd_pins accel_0/RTS]
connect_bd_net [get_bd_ports ACL_MISO] [get_bd_pins accel_0/ACL_MISO]
connect_bd_net [get_bd_ports ACL_INT1] [get_bd_pins accel_0/ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT2] [get_bd_pins accel_0/ACL_INT2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_accel_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_1_synth_1
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name accel_v1_0_project -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.tmp/accel_v1_0_project c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
current_project New_spi
current_project accel_v1_0_project
update_compile_order -fileset sources_1
current_project New_spi
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project accel_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:accel:1.0 [get_ips  design_1_accel_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_accel_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { [ delete_ip_run [get_ips -all design_1_mdm_1_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { [ delete_ip_run [get_ips -all design_1_clk_wiz_1_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { [ delete_ip_run [get_ips -all design_1_rst_clk_wiz_1_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { [ delete_ip_run [get_ips -all design_1_dlmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { [ delete_ip_run [get_ips -all design_1_ilmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { [ delete_ip_run [get_ips -all design_1_dlmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
