Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 57fff0bc84574fd8a118ad595af68b9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Top_FFT_behav xil_defaultlib.tb_Top_FFT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port cnt [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Top_FFT.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port cnt [C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab2_128pointFFT/Lab2_128pointFFT.srcs/sources_1/imports/Lab_SD2019_2_asgn/Top_FFT.v:86]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
