V 51
K 18617865790 sop4b1_rpm
Y 0
D 0 0 1100 850
Z 10
i 38
N 5
J 530 500 2
J 600 500 3
J 640 480 2
J 600 480 3
S 1 2
L 560 500 10 0 3 0 1 0 I23
S 4 3
S 4 2
N 4
J 530 440 2
J 600 440 3
J 600 460 3
J 640 460 2
S 1 2
L 560 440 10 0 3 0 1 0 I0B1
S 3 4
S 2 3
N 6
J 720 470 2
J 860 470 1
S 1 2
L 840 470 10 0 3 0 1 0 O
N 34
J 320 285 2
J 285 285 1
S 2 1
L 295 285 10 0 3 0 1 0 I2
N 35
J 285 245 1
J 320 245 2
S 1 2
L 295 245 10 0 3 0 1 0 I0
N 36
J 285 265 1
J 320 265 2
S 1 2
L 295 265 10 0 3 0 1 0 I1
N 37
J 285 305 1
J 320 305 2
S 1 2
L 295 305 10 0 3 0 1 0 I3
I 9 virtex2p:AND2B1 1 450 410 0 1 '
C 4 1 20 0
C 31 1 18 0
C 2 1 19 0
N 3
J 450 510 2
J 280 510 1
S 2 1
L 290 510 10 0 3 0 1 0 I3
I 7 virtex2p:AND2 1 450 470 0 1 '
C 30 2 19 0
C 3 1 18 0
C 5 1 20 0
N 31
J 450 450 2
J 280 450 1
S 2 1
L 290 450 10 0 3 0 1 0 I1
N 2
J 450 430 2
J 280 430 1
S 2 1
L 290 430 10 0 3 0 1 0 I0
N 30
J 280 490 1
J 450 490 2
S 1 2
L 290 490 10 0 3 0 1 0 I2
N 38
J 465 275 1
J 440 275 2
S 2 1
L 445 275 10 0 3 0 1 0 O
I 33 virtex2p:FMAP 1 320 205 0 1 '
A 375 215 10 0 3 1 RLOC=X0Y0
C 38 2 2 0
C 37 2 5 0
C 34 1 4 0
C 36 2 3 0
C 35 2 1 0
I 13 virtex2p:ASHEETL 1 660 0 0 1 '
T 715 50 10 0 3 11th November 2003
T 1015 125 30 0 3 JRG
Q 14 0 0
T 950 50 10 0 3 1
T 950 30 10 0 3 A
T 750 100 10 0 3 VIRTEX Family SOP4B1 Macro
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 750 80 10 0 3 4-Input Sum-of-Products, RPM
I 8 virtex2p:OR2 1 640 440 0 1 '
C 4 4 7 0
C 5 3 9 0
C 6 1 10 0
E
