
****************
Macro Parameters
****************

Name                            : COREDDS_C0_COREDDS_C0_0_dds_g5_lsram
Family                          : PolarFireSOC
Output Format                   : VERILOG
Type                            : RAM
Write Block Enable Polarity     : Active High
Read Block Enable Polarity      : Active High
A_DOUT Enable Polarity          : None
B_DOUT Enable Polarity          : None
A_DOUT Sync-reset Polarity      : None
B_DOUT Sync-reset Polarity      : None
A_DOUT Async-reset Polarity     : None
B_DOUT Async-reset Polarity     : None
Reset Polarity                  : None
Read Clock Edge                 : Rising
Write Clock Edge                : Rising
A_REN Polarity                  : None
B_REN Polarity                  : None
Write Depth                     : 512
Write Width                     : 18
Read Depth                      : 512
Read Width                      : 18
Portname DataIn                 : DI
Portname DataOut                : DO
Portname WClock                 : WCLOCK
Portname RClock                 : RCLOCK
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Single Clock           : clk
Portname Single Async-reset     : ARST
Portname DataAIn                : 
Portname DataBIn                : 
Portname DataAOut               : 
Portname DataBOut               : 
Portname AddressA               : 
Portname AddressB               : 
Portname CLKA                   : 
Portname CLKB                   : 
Portname RWA                    : 
Portname RWB                    : 
Portname BLKA                   : 
Portname BLKB                   : 
Portname A_DOUT_EN              : XYZ
Portname B_DOUT_EN              : 
Portname A_DOUT_SRST_N          : DO_rst
Portname B_DOUT_SRST_N          : 
Portname A_DOUT_ARST_N          : 
Portname B_DOUT_ARST_N          : 
Portname Write Enable           : WRB
Portname Read Enable            : RDB
Portname A_WBYTE_EN             : 
Portname B_WBYTE_EN             : 
Portname A_REN                  : 
Portname B_REN                  : 
LPM_HINT                        : 
Device                          : 500
RAM Type                        : Two Port
Optimized for                   : Speed
Initialize RAM                  : False
Clocks                          : Independent Read and Write Clocks
Byte Enables                    : No
Read Pipeline A                 : No
Read Pipeline B                 : No
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
ECC Type                        : Disabled
Lock access                     : Off
ACCESS_BUSY                     : Disabled

Cascade Configuration: 
     Write Port configuration   : 1024x20
     Read Port configuration    : 1024x20
     Number of blocks depth wise: 1
     Number of blocks width wise: 1

Wrote Verilog netlist to /home/arthur/Desktop/projects_gnss/ro-instrument/Implementa√ßao_teste_GNSS/Implementacao_teste/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vlog/core/COREDDS_C0_COREDDS_C0_0_dds_g5_lsram.v.
