# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Modelsim/Ref.vhd" \
"../../../../Modelsim/Ref_TB.vhd" \

# Do not sort compile order
nosort
