C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/displayport_v9_0_5
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap displayport_v9_0_5 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/displayport_v9_0_5
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work displayport_v9_0_5 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/displayport_v9_0_5/.cxl.vhdl.displayport_v9_0_5.displayport_v9_0_5.nt64.cmf
