vendor_name = ModelSim
source_file = 1, C:/Datos/UNAL/Materias/2021-2/Electronica_Digital_I/lab04-2021-2-grupo7-2021-2/src/BancoRegistro.v
source_file = 1, C:/Datos/UNAL/Materias/2021-2/Electronica_Digital_I/lab04-2021-2-grupo7-2021-2/quartus/Prueba_BReg/db/Test_BReg.cbx.xml
design_name = BancoRegistro
instance = comp, \datOutRa[0]~output , datOutRa[0]~output, BancoRegistro, 1
instance = comp, \datOutRa[1]~output , datOutRa[1]~output, BancoRegistro, 1
instance = comp, \datOutRa[2]~output , datOutRa[2]~output, BancoRegistro, 1
instance = comp, \datOutRa[3]~output , datOutRa[3]~output, BancoRegistro, 1
instance = comp, \datOutRb[0]~output , datOutRb[0]~output, BancoRegistro, 1
instance = comp, \datOutRb[1]~output , datOutRb[1]~output, BancoRegistro, 1
instance = comp, \datOutRb[2]~output , datOutRb[2]~output, BancoRegistro, 1
instance = comp, \datOutRb[3]~output , datOutRb[3]~output, BancoRegistro, 1
instance = comp, \addrRa[0]~input , addrRa[0]~input, BancoRegistro, 1
instance = comp, \addrRa[1]~input , addrRa[1]~input, BancoRegistro, 1
instance = comp, \clk~input , clk~input, BancoRegistro, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, BancoRegistro, 1
instance = comp, \datW[0]~input , datW[0]~input, BancoRegistro, 1
instance = comp, \rst~input , rst~input, BancoRegistro, 1
instance = comp, \breg~0 , breg~0, BancoRegistro, 1
instance = comp, \addrW[2]~input , addrW[2]~input, BancoRegistro, 1
instance = comp, \addrW[1]~input , addrW[1]~input, BancoRegistro, 1
instance = comp, \RegWrite~input , RegWrite~input, BancoRegistro, 1
instance = comp, \addrW[0]~input , addrW[0]~input, BancoRegistro, 1
instance = comp, \Decoder0~1 , Decoder0~1, BancoRegistro, 1
instance = comp, \breg[6][1]~2 , breg[6][1]~2, BancoRegistro, 1
instance = comp, \breg[6][0] , breg[6][0], BancoRegistro, 1
instance = comp, \Decoder0~2 , Decoder0~2, BancoRegistro, 1
instance = comp, \breg[4][2]~3 , breg[4][2]~3, BancoRegistro, 1
instance = comp, \breg[4][0] , breg[4][0], BancoRegistro, 1
instance = comp, \Mux3~0 , Mux3~0, BancoRegistro, 1
instance = comp, \Decoder0~0 , Decoder0~0, BancoRegistro, 1
instance = comp, \breg[5][2]~1 , breg[5][2]~1, BancoRegistro, 1
instance = comp, \breg[5][0] , breg[5][0], BancoRegistro, 1
instance = comp, \Decoder0~3 , Decoder0~3, BancoRegistro, 1
instance = comp, \breg[7][2]~4 , breg[7][2]~4, BancoRegistro, 1
instance = comp, \breg[7][0] , breg[7][0], BancoRegistro, 1
instance = comp, \Mux3~1 , Mux3~1, BancoRegistro, 1
instance = comp, \Decoder0~5 , Decoder0~5, BancoRegistro, 1
instance = comp, \breg[1][0]~6 , breg[1][0]~6, BancoRegistro, 1
instance = comp, \breg[1][0] , breg[1][0], BancoRegistro, 1
instance = comp, \Decoder0~6 , Decoder0~6, BancoRegistro, 1
instance = comp, \breg[0][3]~7 , breg[0][3]~7, BancoRegistro, 1
instance = comp, \breg[0][0] , breg[0][0], BancoRegistro, 1
instance = comp, \Mux3~2 , Mux3~2, BancoRegistro, 1
instance = comp, \Decoder0~7 , Decoder0~7, BancoRegistro, 1
instance = comp, \breg[3][1]~8 , breg[3][1]~8, BancoRegistro, 1
instance = comp, \breg[3][0] , breg[3][0], BancoRegistro, 1
instance = comp, \Decoder0~4 , Decoder0~4, BancoRegistro, 1
instance = comp, \breg[2][1]~5 , breg[2][1]~5, BancoRegistro, 1
instance = comp, \breg[2][0] , breg[2][0], BancoRegistro, 1
instance = comp, \Mux3~3 , Mux3~3, BancoRegistro, 1
instance = comp, \addrRa[2]~input , addrRa[2]~input, BancoRegistro, 1
instance = comp, \Mux3~4 , Mux3~4, BancoRegistro, 1
instance = comp, \datW[1]~input , datW[1]~input, BancoRegistro, 1
instance = comp, \breg~9 , breg~9, BancoRegistro, 1
instance = comp, \breg[6][1] , breg[6][1], BancoRegistro, 1
instance = comp, \breg[4][1] , breg[4][1], BancoRegistro, 1
instance = comp, \Mux2~0 , Mux2~0, BancoRegistro, 1
instance = comp, \breg[5][1] , breg[5][1], BancoRegistro, 1
instance = comp, \breg[7][1] , breg[7][1], BancoRegistro, 1
instance = comp, \Mux2~1 , Mux2~1, BancoRegistro, 1
instance = comp, \breg[3][1] , breg[3][1], BancoRegistro, 1
instance = comp, \breg[1][1] , breg[1][1], BancoRegistro, 1
instance = comp, \breg[0][1] , breg[0][1], BancoRegistro, 1
instance = comp, \Mux2~2 , Mux2~2, BancoRegistro, 1
instance = comp, \breg[2][1] , breg[2][1], BancoRegistro, 1
instance = comp, \Mux2~3 , Mux2~3, BancoRegistro, 1
instance = comp, \Mux2~4 , Mux2~4, BancoRegistro, 1
instance = comp, \datW[2]~input , datW[2]~input, BancoRegistro, 1
instance = comp, \breg~10 , breg~10, BancoRegistro, 1
instance = comp, \breg[6][2] , breg[6][2], BancoRegistro, 1
instance = comp, \breg[4][2] , breg[4][2], BancoRegistro, 1
instance = comp, \Mux1~0 , Mux1~0, BancoRegistro, 1
instance = comp, \breg[5][2] , breg[5][2], BancoRegistro, 1
instance = comp, \breg[7][2] , breg[7][2], BancoRegistro, 1
instance = comp, \Mux1~1 , Mux1~1, BancoRegistro, 1
instance = comp, \breg[1][2] , breg[1][2], BancoRegistro, 1
instance = comp, \breg[0][2] , breg[0][2], BancoRegistro, 1
instance = comp, \Mux1~2 , Mux1~2, BancoRegistro, 1
instance = comp, \breg[2][2] , breg[2][2], BancoRegistro, 1
instance = comp, \breg[3][2]~feeder , breg[3][2]~feeder, BancoRegistro, 1
instance = comp, \breg[3][2] , breg[3][2], BancoRegistro, 1
instance = comp, \Mux1~3 , Mux1~3, BancoRegistro, 1
instance = comp, \Mux1~4 , Mux1~4, BancoRegistro, 1
instance = comp, \datW[3]~input , datW[3]~input, BancoRegistro, 1
instance = comp, \breg~11 , breg~11, BancoRegistro, 1
instance = comp, \breg[3][3] , breg[3][3], BancoRegistro, 1
instance = comp, \breg[1][3] , breg[1][3], BancoRegistro, 1
instance = comp, \breg[0][3] , breg[0][3], BancoRegistro, 1
instance = comp, \Mux0~2 , Mux0~2, BancoRegistro, 1
instance = comp, \breg[2][3] , breg[2][3], BancoRegistro, 1
instance = comp, \Mux0~3 , Mux0~3, BancoRegistro, 1
instance = comp, \breg[4][3] , breg[4][3], BancoRegistro, 1
instance = comp, \breg[6][3] , breg[6][3], BancoRegistro, 1
instance = comp, \Mux0~0 , Mux0~0, BancoRegistro, 1
instance = comp, \breg[5][3] , breg[5][3], BancoRegistro, 1
instance = comp, \breg[7][3] , breg[7][3], BancoRegistro, 1
instance = comp, \Mux0~1 , Mux0~1, BancoRegistro, 1
instance = comp, \Mux0~4 , Mux0~4, BancoRegistro, 1
instance = comp, \addrRb[1]~input , addrRb[1]~input, BancoRegistro, 1
instance = comp, \addrRb[0]~input , addrRb[0]~input, BancoRegistro, 1
instance = comp, \Mux7~2 , Mux7~2, BancoRegistro, 1
instance = comp, \Mux7~3 , Mux7~3, BancoRegistro, 1
instance = comp, \Mux7~0 , Mux7~0, BancoRegistro, 1
instance = comp, \Mux7~1 , Mux7~1, BancoRegistro, 1
instance = comp, \addrRb[2]~input , addrRb[2]~input, BancoRegistro, 1
instance = comp, \Mux7~4 , Mux7~4, BancoRegistro, 1
instance = comp, \Mux6~2 , Mux6~2, BancoRegistro, 1
instance = comp, \Mux6~3 , Mux6~3, BancoRegistro, 1
instance = comp, \Mux6~0 , Mux6~0, BancoRegistro, 1
instance = comp, \Mux6~1 , Mux6~1, BancoRegistro, 1
instance = comp, \Mux6~4 , Mux6~4, BancoRegistro, 1
instance = comp, \Mux5~0 , Mux5~0, BancoRegistro, 1
instance = comp, \Mux5~1 , Mux5~1, BancoRegistro, 1
instance = comp, \Mux5~2 , Mux5~2, BancoRegistro, 1
instance = comp, \Mux5~3 , Mux5~3, BancoRegistro, 1
instance = comp, \Mux5~4 , Mux5~4, BancoRegistro, 1
instance = comp, \Mux4~2 , Mux4~2, BancoRegistro, 1
instance = comp, \Mux4~3 , Mux4~3, BancoRegistro, 1
instance = comp, \Mux4~0 , Mux4~0, BancoRegistro, 1
instance = comp, \Mux4~1 , Mux4~1, BancoRegistro, 1
instance = comp, \Mux4~4 , Mux4~4, BancoRegistro, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
