{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09949,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09987,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000508457,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00127956,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000429521,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00127956,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 7.182,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 16,
	"finish__design__instance__area__class:timing_repair_buffer": 12.768,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 1.064,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 38.304,
	"finish__design__instance__count__class:multi_input_combinational_cell": 39,
	"finish__design__instance__area__class:multi_input_combinational_cell": 47.082,
	"finish__design__instance__count": 73,
	"finish__design__instance__area": 110.39,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.595177,
	"finish__clock__skew__setup": 0.000525059,
	"finish__clock__skew__hold": 0.000525059,
	"finish__timing__drv__max_slew_limit": 0.856691,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.908951,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 9.80619e-05,
	"finish__power__switching__total": 3.52857e-05,
	"finish__power__leakage__total": 2.55593e-06,
	"finish__power__total": 0.000135904,
	"finish__design__io": 20,
	"finish__design__die__area": 2244.39,
	"finish__design__core__area": 2025.86,
	"finish__design__instance__count": 137,
	"finish__design__instance__area": 127.414,
	"finish__design__instance__count__stdcell": 137,
	"finish__design__instance__area__stdcell": 127.414,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0628939,
	"finish__design__instance__utilization__stdcell": 0.0628939,
	"finish__design__rows": 32,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 32,
	"finish__design__sites": 7616,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 7616,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}