<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: host_dma_desc_sts Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>host_dma_desc_sts Union Reference</h1><!-- doxytag: class="host_dma_desc_sts" -->This union represents the bit fields in the DMA Descriptor status quadlet for host mode.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c8e191345883c19b7127e54479c75e4d"></a><!-- doxytag: member="host_dma_desc_sts::d32" ref="c8e191345883c19b7127e54479c75e4d" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhost__dma__desc__sts.html#c8e191345883c19b7127e54479c75e4d">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="a0e53895b927bfa9e322c3a3c0a08b3b"></a><!-- doxytag: member="host_dma_desc_sts::b" ref="a0e53895b927bfa9e322c3a3c0a08b3b" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#a8f68a8a5c22c3c1b530400c23083892">n_bytes</a>: 17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#80be234e5bac143beca335ffe226eef6">qtd_offset</a>: 6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">QTD offset to jump when Short Packet received - only for IN EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#c6ec29eb4bc0c9e165b3d09b951b4d13">a_qtd</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to request the core to jump to alternate QTD if Short Packet received - only for IN EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#634060a1b436857e15e8eb8f0d6d000a">sup</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setup Packet bit.  <a href="#bc5be7dc40019bf6af55d3af26334e6b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt On Complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#58d670cd305219a32f144a6705e649e3">eol</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of List. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#a9cdbf7ba860112e98594c98483cc513">reserved27</a>: 1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#828b019082523c4637758bef38805420">sts</a>: 2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx/Tx Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#8bdb2544b6e88225d2fc082110ea04bb">reserved30</a>: 1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#1c4cf70718c94a1a847e52d4dd65cbb0">a</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active Bit. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">quadlet bits <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="e16a70bba7e2e196189573323c2dbe1c"></a><!-- doxytag: member="host_dma_desc_sts::b_isoc" ref="e16a70bba7e2e196189573323c2dbe1c" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#a8f68a8a5c22c3c1b530400c23083892">n_bytes</a>: 12</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#6b8b65f5037dd388cc2427f602ba0f8e">reserved12_24</a>: 13</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt On Complete. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#834971c4ec03a85654c8630ced715c8c">reserved26_27</a>: 2</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#828b019082523c4637758bef38805420">sts</a>: 2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx/Tx Status. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#8bdb2544b6e88225d2fc082110ea04bb">reserved30</a>: 1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhost__dma__desc__sts.html#1c4cf70718c94a1a847e52d4dd65cbb0">a</a>: 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active Bit. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><b>b_isoc</b></td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents the bit fields in the DMA Descriptor status quadlet for host mode. 
<p>
Read the quadlet into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02106">2106</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="634060a1b436857e15e8eb8f0d6d000a"></a><!-- doxytag: member="host_dma_desc_sts::sup" ref="634060a1b436857e15e8eb8f0d6d000a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="unionhost__dma__desc__sts.html#634060a1b436857e15e8eb8f0d6d000a">host_dma_desc_sts::sup</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Setup Packet bit. 
<p>
When set indicates that buffer contains setup packet. 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l02127">2127</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
