/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [20:0] _02_;
  wire [4:0] _03_;
  reg [7:0] _04_;
  reg [3:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  reg [17:0] celloutsig_0_34z;
  wire [29:0] celloutsig_0_35z;
  reg [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_62z;
  reg [6:0] celloutsig_0_63z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(in_data[153] ? celloutsig_1_4z[1] : celloutsig_1_12z);
  assign celloutsig_1_19z = !(celloutsig_1_16z ? celloutsig_1_12z : celloutsig_1_8z);
  assign celloutsig_0_12z = !(celloutsig_0_10z[0] ? celloutsig_0_10z[4] : celloutsig_0_4z);
  assign celloutsig_0_15z = !(celloutsig_0_5z ? celloutsig_0_8z : celloutsig_0_11z[0]);
  assign celloutsig_0_26z = !(celloutsig_0_13z[11] ? celloutsig_0_11z[0] : celloutsig_0_2z);
  assign celloutsig_0_33z = celloutsig_0_8z | _00_;
  assign celloutsig_0_8z = _01_ | celloutsig_0_0z[5];
  assign celloutsig_0_21z = celloutsig_0_7z | celloutsig_0_0z[3];
  assign celloutsig_0_14z = _01_ ^ celloutsig_0_9z;
  reg [4:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 5'h00;
    else _15_ <= in_data[29:25];
  assign { _01_, _03_[3:0] } = _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_0_13z[11:6], celloutsig_0_3z, celloutsig_0_9z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_11z[3:2], celloutsig_0_2z, celloutsig_0_15z };
  reg [20:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 21'h000000;
    else _18_ <= { in_data[80:62], celloutsig_0_24z, celloutsig_0_22z };
  assign { _02_[20:10], _00_, _02_[8:0] } = _18_;
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, _01_, _03_[3:0] } / { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_0z[3:1], celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_1_12z = celloutsig_1_0z >= in_data[114:111];
  assign celloutsig_0_20z = { celloutsig_0_13z[14:10], celloutsig_0_15z } >= { celloutsig_0_10z[6:2], celloutsig_0_2z };
  assign celloutsig_0_39z = { _05_[3:1], celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_9z, _05_, celloutsig_0_20z } <= { celloutsig_0_35z[28:1], celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, _01_, _03_[3:0], celloutsig_0_3z, celloutsig_0_2z, _01_, _03_[3:0] } <= in_data[25:1];
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] <= in_data[76:73];
  assign celloutsig_1_1z = ! { in_data[152:149], celloutsig_1_0z };
  assign celloutsig_0_22z = ! { in_data[58:56], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[26:23] || in_data[88:85];
  assign celloutsig_0_27z = celloutsig_0_13z[14:8] || in_data[92:86];
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } < { _03_[1:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z } < { celloutsig_0_13z[13:12], celloutsig_0_8z };
  assign celloutsig_0_24z = { _04_[6], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_4z } < { in_data[77:71], _01_, _03_[3:0], celloutsig_0_23z, celloutsig_0_21z, _01_, _03_[3:0] };
  assign celloutsig_0_23z = celloutsig_0_8z & ~(celloutsig_0_20z);
  assign celloutsig_0_35z = - { celloutsig_0_34z[7:1], celloutsig_0_4z, celloutsig_0_11z, _05_, _05_, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_13z = - { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_31z = - celloutsig_0_13z[14:0];
  assign celloutsig_1_0z = in_data[189:186] | in_data[124:121];
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[95:91] };
  assign celloutsig_1_8z = & { celloutsig_1_4z[3:2], celloutsig_1_1z };
  assign celloutsig_0_29z = & { _05_, celloutsig_0_11z[3:2] };
  assign celloutsig_1_16z = | in_data[175:156];
  assign celloutsig_0_4z = ^ { in_data[18:13], celloutsig_0_2z };
  assign celloutsig_0_5z = ^ { celloutsig_0_0z[5], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = ^ { in_data[83:76], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[80:75] >>> in_data[29:24];
  assign celloutsig_1_4z = in_data[170:167] >>> celloutsig_1_0z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_34z = 18'h00000;
    else if (celloutsig_1_18z) celloutsig_0_34z = { in_data[59:45], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_38z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_38z = { celloutsig_0_34z[14:13], celloutsig_0_33z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_62z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_62z = celloutsig_0_38z;
  always_latch
    if (clkin_data[64]) celloutsig_0_63z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_63z = { celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { _01_, _03_[3:1] };
  assign _02_[9] = _00_;
  assign _03_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
