ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 3


  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 73 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 80 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 00BD     		pop	{pc}
  84              	.L4:
  85 003a 00BF     		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE134:
  91              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_I2C_MspInit
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 4


  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_I2C_MspInit:
  99              	.LVL1:
 100              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c ****   */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 89 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 89 1 is_stmt 0 view .LVU16
 106 0000 30B5     		push	{r4, r5, lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 12
 109              		.cfi_offset 4, -12
 110              		.cfi_offset 5, -8
 111              		.cfi_offset 14, -4
 112 0002 89B0     		sub	sp, sp, #36
 113              	.LCFI4:
 114              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 90 3 is_stmt 1 view .LVU17
 116              		.loc 1 90 20 is_stmt 0 view .LVU18
 117 0004 0023     		movs	r3, #0
 118 0006 0393     		str	r3, [sp, #12]
 119 0008 0493     		str	r3, [sp, #16]
 120 000a 0593     		str	r3, [sp, #20]
 121 000c 0693     		str	r3, [sp, #24]
 122 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 123              		.loc 1 91 3 is_stmt 1 view .LVU19
 124              		.loc 1 91 10 is_stmt 0 view .LVU20
 125 0010 0268     		ldr	r2, [r0]
 126              		.loc 1 91 5 view .LVU21
 127 0012 144B     		ldr	r3, .L9
 128 0014 9A42     		cmp	r2, r3
 129 0016 01D0     		beq	.L8
 130              	.LVL2:
 131              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 5


 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 132              		.loc 1 117 1 view .LVU22
 133 0018 09B0     		add	sp, sp, #36
 134              	.LCFI5:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 001a 30BD     		pop	{r4, r5, pc}
 139              	.LVL3:
 140              	.L8:
 141              	.LCFI6:
 142              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 143              		.loc 1 97 5 is_stmt 1 view .LVU23
 144              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 145              		.loc 1 97 5 view .LVU24
 146 001c 0025     		movs	r5, #0
 147 001e 0195     		str	r5, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 148              		.loc 1 97 5 view .LVU25
 149 0020 114C     		ldr	r4, .L9+4
 150 0022 236B     		ldr	r3, [r4, #48]
 151 0024 43F00203 		orr	r3, r3, #2
 152 0028 2363     		str	r3, [r4, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU26
 154 002a 236B     		ldr	r3, [r4, #48]
 155 002c 03F00203 		and	r3, r3, #2
 156 0030 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 157              		.loc 1 97 5 view .LVU27
 158 0032 019B     		ldr	r3, [sp, #4]
 159              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU28
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 161              		.loc 1 102 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 162              		.loc 1 102 25 is_stmt 0 view .LVU30
 163 0034 4FF41073 		mov	r3, #576
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 6


 164 0038 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 165              		.loc 1 103 5 is_stmt 1 view .LVU31
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 166              		.loc 1 103 26 is_stmt 0 view .LVU32
 167 003a 1223     		movs	r3, #18
 168 003c 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 169              		.loc 1 104 5 is_stmt 1 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170              		.loc 1 104 26 is_stmt 0 view .LVU34
 171 003e 0123     		movs	r3, #1
 172 0040 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 173              		.loc 1 105 5 is_stmt 1 view .LVU35
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 174              		.loc 1 106 5 view .LVU36
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 175              		.loc 1 106 31 is_stmt 0 view .LVU37
 176 0042 0423     		movs	r3, #4
 177 0044 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 178              		.loc 1 107 5 is_stmt 1 view .LVU38
 179 0046 03A9     		add	r1, sp, #12
 180 0048 0848     		ldr	r0, .L9+8
 181              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 107 5 is_stmt 0 view .LVU39
 183 004a FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 185              		.loc 1 110 5 is_stmt 1 view .LVU40
 186              	.LBB5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 187              		.loc 1 110 5 view .LVU41
 188 004e 0295     		str	r5, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 189              		.loc 1 110 5 view .LVU42
 190 0050 236C     		ldr	r3, [r4, #64]
 191 0052 43F40013 		orr	r3, r3, #2097152
 192 0056 2364     		str	r3, [r4, #64]
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 110 5 view .LVU43
 194 0058 236C     		ldr	r3, [r4, #64]
 195 005a 03F40013 		and	r3, r3, #2097152
 196 005e 0293     		str	r3, [sp, #8]
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 197              		.loc 1 110 5 view .LVU44
 198 0060 029B     		ldr	r3, [sp, #8]
 199              	.LBE5:
 110:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 200              		.loc 1 110 5 view .LVU45
 201              		.loc 1 117 1 is_stmt 0 view .LVU46
 202 0062 D9E7     		b	.L5
 203              	.L10:
 204              		.align	2
 205              	.L9:
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 7


 206 0064 00540040 		.word	1073763328
 207 0068 00380240 		.word	1073887232
 208 006c 00040240 		.word	1073873920
 209              		.cfi_endproc
 210              	.LFE135:
 212              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_I2C_MspDeInit
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
 219              	HAL_I2C_MspDeInit:
 220              	.LVL6:
 221              	.LFB136:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c ****   */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 222              		.loc 1 126 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		.loc 1 126 1 is_stmt 0 view .LVU48
 227 0000 08B5     		push	{r3, lr}
 228              	.LCFI7:
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 3, -8
 231              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 232              		.loc 1 127 3 is_stmt 1 view .LVU49
 233              		.loc 1 127 10 is_stmt 0 view .LVU50
 234 0002 0268     		ldr	r2, [r0]
 235              		.loc 1 127 5 view .LVU51
 236 0004 094B     		ldr	r3, .L15
 237 0006 9A42     		cmp	r2, r3
 238 0008 00D0     		beq	.L14
 239              	.LVL7:
 240              	.L11:
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 137:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 138:Core/Src/stm32f4xx_hal_msp.c ****     */
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 8


 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c ****   }
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** }
 241              		.loc 1 148 1 view .LVU52
 242 000a 08BD     		pop	{r3, pc}
 243              	.LVL8:
 244              	.L14:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 245              		.loc 1 133 5 is_stmt 1 view .LVU53
 246 000c 084A     		ldr	r2, .L15+4
 247 000e 136C     		ldr	r3, [r2, #64]
 248 0010 23F40013 		bic	r3, r3, #2097152
 249 0014 1364     		str	r3, [r2, #64]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 250              		.loc 1 139 5 view .LVU54
 251 0016 4021     		movs	r1, #64
 252 0018 0648     		ldr	r0, .L15+8
 253              	.LVL9:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 139 5 is_stmt 0 view .LVU55
 255 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 256              	.LVL10:
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 257              		.loc 1 141 5 is_stmt 1 view .LVU56
 258 001e 4FF40071 		mov	r1, #512
 259 0022 0448     		ldr	r0, .L15+8
 260 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 261              	.LVL11:
 262              		.loc 1 148 1 is_stmt 0 view .LVU57
 263 0028 EFE7     		b	.L11
 264              	.L16:
 265 002a 00BF     		.align	2
 266              	.L15:
 267 002c 00540040 		.word	1073763328
 268 0030 00380240 		.word	1073887232
 269 0034 00040240 		.word	1073873920
 270              		.cfi_endproc
 271              	.LFE136:
 273              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 274              		.align	1
 275              		.global	HAL_I2S_MspInit
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	HAL_I2S_MspInit:
 281              	.LVL12:
 282              	.LFB137:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** /**
 151:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2S MSP Initialization
 152:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 153:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2s: I2S handle pointer
 154:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 9


 155:Core/Src/stm32f4xx_hal_msp.c ****   */
 156:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 157:Core/Src/stm32f4xx_hal_msp.c **** {
 283              		.loc 1 157 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 48
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		.loc 1 157 1 is_stmt 0 view .LVU59
 288 0000 70B5     		push	{r4, r5, r6, lr}
 289              	.LCFI8:
 290              		.cfi_def_cfa_offset 16
 291              		.cfi_offset 4, -16
 292              		.cfi_offset 5, -12
 293              		.cfi_offset 6, -8
 294              		.cfi_offset 14, -4
 295 0002 8CB0     		sub	sp, sp, #48
 296              	.LCFI9:
 297              		.cfi_def_cfa_offset 64
 158:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 298              		.loc 1 158 3 is_stmt 1 view .LVU60
 299              		.loc 1 158 20 is_stmt 0 view .LVU61
 300 0004 0023     		movs	r3, #0
 301 0006 0793     		str	r3, [sp, #28]
 302 0008 0893     		str	r3, [sp, #32]
 303 000a 0993     		str	r3, [sp, #36]
 304 000c 0A93     		str	r3, [sp, #40]
 305 000e 0B93     		str	r3, [sp, #44]
 159:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 306              		.loc 1 159 3 is_stmt 1 view .LVU62
 307              		.loc 1 159 28 is_stmt 0 view .LVU63
 308 0010 0393     		str	r3, [sp, #12]
 309 0012 0493     		str	r3, [sp, #16]
 310 0014 0593     		str	r3, [sp, #20]
 311 0016 0693     		str	r3, [sp, #24]
 160:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 312              		.loc 1 160 3 is_stmt 1 view .LVU64
 313              		.loc 1 160 10 is_stmt 0 view .LVU65
 314 0018 0268     		ldr	r2, [r0]
 315              		.loc 1 160 5 view .LVU66
 316 001a 264B     		ldr	r3, .L23
 317 001c 9A42     		cmp	r2, r3
 318 001e 01D0     		beq	.L21
 319              	.LVL13:
 320              	.L17:
 161:Core/Src/stm32f4xx_hal_msp.c ****   {
 162:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspInit 0 */
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 167:Core/Src/stm32f4xx_hal_msp.c ****   */
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 170:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 171:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 172:Core/Src/stm32f4xx_hal_msp.c ****     {
 173:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 10


 174:Core/Src/stm32f4xx_hal_msp.c ****     }
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 182:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 184:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 185:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 186:Core/Src/stm32f4xx_hal_msp.c ****     */
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   }
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c **** }
 321              		.loc 1 207 1 view .LVU67
 322 0020 0CB0     		add	sp, sp, #48
 323              	.LCFI10:
 324              		.cfi_remember_state
 325              		.cfi_def_cfa_offset 16
 326              		@ sp needed
 327 0022 70BD     		pop	{r4, r5, r6, pc}
 328              	.LVL14:
 329              	.L21:
 330              	.LCFI11:
 331              		.cfi_restore_state
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 332              		.loc 1 168 5 is_stmt 1 view .LVU68
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 333              		.loc 1 168 46 is_stmt 0 view .LVU69
 334 0024 0123     		movs	r3, #1
 335 0026 0393     		str	r3, [sp, #12]
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 336              		.loc 1 169 5 is_stmt 1 view .LVU70
 169:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 337              		.loc 1 169 40 is_stmt 0 view .LVU71
 338 0028 C023     		movs	r3, #192
 339 002a 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 11


 170:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 340              		.loc 1 170 5 is_stmt 1 view .LVU72
 170:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 341              		.loc 1 170 40 is_stmt 0 view .LVU73
 342 002c 0223     		movs	r3, #2
 343 002e 0593     		str	r3, [sp, #20]
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 344              		.loc 1 171 5 is_stmt 1 view .LVU74
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 345              		.loc 1 171 9 is_stmt 0 view .LVU75
 346 0030 03A8     		add	r0, sp, #12
 347              	.LVL15:
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 348              		.loc 1 171 9 view .LVU76
 349 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 350              	.LVL16:
 171:Core/Src/stm32f4xx_hal_msp.c ****     {
 351              		.loc 1 171 8 discriminator 1 view .LVU77
 352 0036 0028     		cmp	r0, #0
 353 0038 38D1     		bne	.L22
 354              	.L19:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 355              		.loc 1 177 5 is_stmt 1 view .LVU78
 356              	.LBB6:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 357              		.loc 1 177 5 view .LVU79
 358 003a 0021     		movs	r1, #0
 359 003c 0091     		str	r1, [sp]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 360              		.loc 1 177 5 view .LVU80
 361 003e 1E4B     		ldr	r3, .L23+4
 362 0040 1A6C     		ldr	r2, [r3, #64]
 363 0042 42F40042 		orr	r2, r2, #32768
 364 0046 1A64     		str	r2, [r3, #64]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 365              		.loc 1 177 5 view .LVU81
 366 0048 1A6C     		ldr	r2, [r3, #64]
 367 004a 02F40042 		and	r2, r2, #32768
 368 004e 0092     		str	r2, [sp]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 369              		.loc 1 177 5 view .LVU82
 370 0050 009A     		ldr	r2, [sp]
 371              	.LBE6:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 372              		.loc 1 177 5 view .LVU83
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 373              		.loc 1 179 5 view .LVU84
 374              	.LBB7:
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 375              		.loc 1 179 5 view .LVU85
 376 0052 0191     		str	r1, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 377              		.loc 1 179 5 view .LVU86
 378 0054 1A6B     		ldr	r2, [r3, #48]
 379 0056 42F00102 		orr	r2, r2, #1
 380 005a 1A63     		str	r2, [r3, #48]
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 12


 381              		.loc 1 179 5 view .LVU87
 382 005c 1A6B     		ldr	r2, [r3, #48]
 383 005e 02F00102 		and	r2, r2, #1
 384 0062 0192     		str	r2, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 385              		.loc 1 179 5 view .LVU88
 386 0064 019A     		ldr	r2, [sp, #4]
 387              	.LBE7:
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 388              		.loc 1 179 5 view .LVU89
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 389              		.loc 1 180 5 view .LVU90
 390              	.LBB8:
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 391              		.loc 1 180 5 view .LVU91
 392 0066 0291     		str	r1, [sp, #8]
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 393              		.loc 1 180 5 view .LVU92
 394 0068 1A6B     		ldr	r2, [r3, #48]
 395 006a 42F00402 		orr	r2, r2, #4
 396 006e 1A63     		str	r2, [r3, #48]
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 397              		.loc 1 180 5 view .LVU93
 398 0070 1B6B     		ldr	r3, [r3, #48]
 399 0072 03F00403 		and	r3, r3, #4
 400 0076 0293     		str	r3, [sp, #8]
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 401              		.loc 1 180 5 view .LVU94
 402 0078 029B     		ldr	r3, [sp, #8]
 403              	.LBE8:
 180:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 404              		.loc 1 180 5 view .LVU95
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 405              		.loc 1 187 5 view .LVU96
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 406              		.loc 1 187 25 is_stmt 0 view .LVU97
 407 007a 1023     		movs	r3, #16
 408 007c 0793     		str	r3, [sp, #28]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 188 5 is_stmt 1 view .LVU98
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 410              		.loc 1 188 26 is_stmt 0 view .LVU99
 411 007e 0225     		movs	r5, #2
 412 0080 0895     		str	r5, [sp, #32]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 413              		.loc 1 189 5 is_stmt 1 view .LVU100
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 414              		.loc 1 189 26 is_stmt 0 view .LVU101
 415 0082 0991     		str	r1, [sp, #36]
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 416              		.loc 1 190 5 is_stmt 1 view .LVU102
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 417              		.loc 1 190 27 is_stmt 0 view .LVU103
 418 0084 0C46     		mov	r4, r1
 419 0086 0A91     		str	r1, [sp, #40]
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 420              		.loc 1 191 5 is_stmt 1 view .LVU104
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 13


 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 421              		.loc 1 191 31 is_stmt 0 view .LVU105
 422 0088 0626     		movs	r6, #6
 423 008a 0B96     		str	r6, [sp, #44]
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 424              		.loc 1 192 5 is_stmt 1 view .LVU106
 425 008c 07A9     		add	r1, sp, #28
 426 008e 0B48     		ldr	r0, .L23+8
 427 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 428              	.LVL17:
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 429              		.loc 1 194 5 view .LVU107
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430              		.loc 1 194 25 is_stmt 0 view .LVU108
 431 0094 4FF4A453 		mov	r3, #5248
 432 0098 0793     		str	r3, [sp, #28]
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 433              		.loc 1 195 5 is_stmt 1 view .LVU109
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 434              		.loc 1 195 26 is_stmt 0 view .LVU110
 435 009a 0895     		str	r5, [sp, #32]
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 436              		.loc 1 196 5 is_stmt 1 view .LVU111
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 437              		.loc 1 196 26 is_stmt 0 view .LVU112
 438 009c 0994     		str	r4, [sp, #36]
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 439              		.loc 1 197 5 is_stmt 1 view .LVU113
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 440              		.loc 1 197 27 is_stmt 0 view .LVU114
 441 009e 0A94     		str	r4, [sp, #40]
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 442              		.loc 1 198 5 is_stmt 1 view .LVU115
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 443              		.loc 1 198 31 is_stmt 0 view .LVU116
 444 00a0 0B96     		str	r6, [sp, #44]
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 445              		.loc 1 199 5 is_stmt 1 view .LVU117
 446 00a2 07A9     		add	r1, sp, #28
 447 00a4 0648     		ldr	r0, .L23+12
 448 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 449              	.LVL18:
 450              		.loc 1 207 1 is_stmt 0 view .LVU118
 451 00aa B9E7     		b	.L17
 452              	.L22:
 173:Core/Src/stm32f4xx_hal_msp.c ****     }
 453              		.loc 1 173 7 is_stmt 1 view .LVU119
 454 00ac FFF7FEFF 		bl	Error_Handler
 455              	.LVL19:
 456 00b0 C3E7     		b	.L19
 457              	.L24:
 458 00b2 00BF     		.align	2
 459              	.L23:
 460 00b4 003C0040 		.word	1073757184
 461 00b8 00380240 		.word	1073887232
 462 00bc 00000240 		.word	1073872896
 463 00c0 00080240 		.word	1073874944
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 14


 464              		.cfi_endproc
 465              	.LFE137:
 467              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 468              		.align	1
 469              		.global	HAL_I2S_MspDeInit
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 474              	HAL_I2S_MspDeInit:
 475              	.LVL20:
 476              	.LFB138:
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** /**
 210:Core/Src/stm32f4xx_hal_msp.c ****   * @brief I2S MSP De-Initialization
 211:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 212:Core/Src/stm32f4xx_hal_msp.c ****   * @param hi2s: I2S handle pointer
 213:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 214:Core/Src/stm32f4xx_hal_msp.c ****   */
 215:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 216:Core/Src/stm32f4xx_hal_msp.c **** {
 477              		.loc 1 216 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481              		.loc 1 216 1 is_stmt 0 view .LVU121
 482 0000 08B5     		push	{r3, lr}
 483              	.LCFI12:
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 3, -8
 486              		.cfi_offset 14, -4
 217:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 487              		.loc 1 217 3 is_stmt 1 view .LVU122
 488              		.loc 1 217 10 is_stmt 0 view .LVU123
 489 0002 0268     		ldr	r2, [r0]
 490              		.loc 1 217 5 view .LVU124
 491 0004 094B     		ldr	r3, .L29
 492 0006 9A42     		cmp	r2, r3
 493 0008 00D0     		beq	.L28
 494              	.LVL21:
 495              	.L25:
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 226:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 227:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 228:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 229:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 230:Core/Src/stm32f4xx_hal_msp.c ****     */
 231:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 234:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 15


 235:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI3_MspDeInit 1 */
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI3_MspDeInit 1 */
 238:Core/Src/stm32f4xx_hal_msp.c ****   }
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c **** }
 496              		.loc 1 240 1 view .LVU125
 497 000a 08BD     		pop	{r3, pc}
 498              	.LVL22:
 499              	.L28:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 500              		.loc 1 223 5 is_stmt 1 view .LVU126
 501 000c 084A     		ldr	r2, .L29+4
 502 000e 136C     		ldr	r3, [r2, #64]
 503 0010 23F40043 		bic	r3, r3, #32768
 504 0014 1364     		str	r3, [r2, #64]
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 505              		.loc 1 231 5 view .LVU127
 506 0016 1021     		movs	r1, #16
 507 0018 0648     		ldr	r0, .L29+8
 508              	.LVL23:
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 509              		.loc 1 231 5 is_stmt 0 view .LVU128
 510 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 511              	.LVL24:
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 512              		.loc 1 233 5 is_stmt 1 view .LVU129
 513 001e 4FF4A451 		mov	r1, #5248
 514 0022 0548     		ldr	r0, .L29+12
 515 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 516              	.LVL25:
 517              		.loc 1 240 1 is_stmt 0 view .LVU130
 518 0028 EFE7     		b	.L25
 519              	.L30:
 520 002a 00BF     		.align	2
 521              	.L29:
 522 002c 003C0040 		.word	1073757184
 523 0030 00380240 		.word	1073887232
 524 0034 00000240 		.word	1073872896
 525 0038 00080240 		.word	1073874944
 526              		.cfi_endproc
 527              	.LFE138:
 529              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 530              		.align	1
 531              		.global	HAL_SPI_MspInit
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	HAL_SPI_MspInit:
 537              	.LVL26:
 538              	.LFB139:
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c **** /**
 243:Core/Src/stm32f4xx_hal_msp.c ****   * @brief SPI MSP Initialization
 244:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 245:Core/Src/stm32f4xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 246:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 16


 247:Core/Src/stm32f4xx_hal_msp.c ****   */
 248:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 249:Core/Src/stm32f4xx_hal_msp.c **** {
 539              		.loc 1 249 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 32
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		.loc 1 249 1 is_stmt 0 view .LVU132
 544 0000 00B5     		push	{lr}
 545              	.LCFI13:
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 14, -4
 548 0002 89B0     		sub	sp, sp, #36
 549              	.LCFI14:
 550              		.cfi_def_cfa_offset 40
 250:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 551              		.loc 1 250 3 is_stmt 1 view .LVU133
 552              		.loc 1 250 20 is_stmt 0 view .LVU134
 553 0004 0023     		movs	r3, #0
 554 0006 0393     		str	r3, [sp, #12]
 555 0008 0493     		str	r3, [sp, #16]
 556 000a 0593     		str	r3, [sp, #20]
 557 000c 0693     		str	r3, [sp, #24]
 558 000e 0793     		str	r3, [sp, #28]
 251:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 559              		.loc 1 251 3 is_stmt 1 view .LVU135
 560              		.loc 1 251 10 is_stmt 0 view .LVU136
 561 0010 0268     		ldr	r2, [r0]
 562              		.loc 1 251 5 view .LVU137
 563 0012 134B     		ldr	r3, .L35
 564 0014 9A42     		cmp	r2, r3
 565 0016 01D0     		beq	.L34
 566              	.LVL27:
 567              	.L31:
 252:Core/Src/stm32f4xx_hal_msp.c ****   {
 253:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 257:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 260:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 261:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 262:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 263:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 264:Core/Src/stm32f4xx_hal_msp.c ****     */
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 17


 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****   }
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c **** }
 568              		.loc 1 278 1 view .LVU138
 569 0018 09B0     		add	sp, sp, #36
 570              	.LCFI15:
 571              		.cfi_remember_state
 572              		.cfi_def_cfa_offset 4
 573              		@ sp needed
 574 001a 00BD     		pop	{pc}
 575              	.LVL28:
 576              	.L34:
 577              	.LCFI16:
 578              		.cfi_restore_state
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 579              		.loc 1 257 5 is_stmt 1 view .LVU139
 580              	.LBB9:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 257 5 view .LVU140
 582 001c 0021     		movs	r1, #0
 583 001e 0191     		str	r1, [sp, #4]
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 584              		.loc 1 257 5 view .LVU141
 585 0020 03F58433 		add	r3, r3, #67584
 586 0024 5A6C     		ldr	r2, [r3, #68]
 587 0026 42F48052 		orr	r2, r2, #4096
 588 002a 5A64     		str	r2, [r3, #68]
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 589              		.loc 1 257 5 view .LVU142
 590 002c 5A6C     		ldr	r2, [r3, #68]
 591 002e 02F48052 		and	r2, r2, #4096
 592 0032 0192     		str	r2, [sp, #4]
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 593              		.loc 1 257 5 view .LVU143
 594 0034 019A     		ldr	r2, [sp, #4]
 595              	.LBE9:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 257 5 view .LVU144
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 597              		.loc 1 259 5 view .LVU145
 598              	.LBB10:
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 599              		.loc 1 259 5 view .LVU146
 600 0036 0291     		str	r1, [sp, #8]
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 601              		.loc 1 259 5 view .LVU147
 602 0038 1A6B     		ldr	r2, [r3, #48]
 603 003a 42F00102 		orr	r2, r2, #1
 604 003e 1A63     		str	r2, [r3, #48]
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 605              		.loc 1 259 5 view .LVU148
 606 0040 1B6B     		ldr	r3, [r3, #48]
 607 0042 03F00103 		and	r3, r3, #1
 608 0046 0293     		str	r3, [sp, #8]
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 609              		.loc 1 259 5 view .LVU149
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 18


 610 0048 029B     		ldr	r3, [sp, #8]
 611              	.LBE10:
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 612              		.loc 1 259 5 view .LVU150
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 613              		.loc 1 265 5 view .LVU151
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 614              		.loc 1 265 25 is_stmt 0 view .LVU152
 615 004a E023     		movs	r3, #224
 616 004c 0393     		str	r3, [sp, #12]
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 266 5 is_stmt 1 view .LVU153
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 618              		.loc 1 266 26 is_stmt 0 view .LVU154
 619 004e 0223     		movs	r3, #2
 620 0050 0493     		str	r3, [sp, #16]
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 621              		.loc 1 267 5 is_stmt 1 view .LVU155
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 622              		.loc 1 268 5 view .LVU156
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 623              		.loc 1 269 5 view .LVU157
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 624              		.loc 1 269 31 is_stmt 0 view .LVU158
 625 0052 0523     		movs	r3, #5
 626 0054 0793     		str	r3, [sp, #28]
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 627              		.loc 1 270 5 is_stmt 1 view .LVU159
 628 0056 03A9     		add	r1, sp, #12
 629 0058 0248     		ldr	r0, .L35+4
 630              	.LVL29:
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 631              		.loc 1 270 5 is_stmt 0 view .LVU160
 632 005a FFF7FEFF 		bl	HAL_GPIO_Init
 633              	.LVL30:
 634              		.loc 1 278 1 view .LVU161
 635 005e DBE7     		b	.L31
 636              	.L36:
 637              		.align	2
 638              	.L35:
 639 0060 00300140 		.word	1073819648
 640 0064 00000240 		.word	1073872896
 641              		.cfi_endproc
 642              	.LFE139:
 644              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 645              		.align	1
 646              		.global	HAL_SPI_MspDeInit
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	HAL_SPI_MspDeInit:
 652              	.LVL31:
 653              	.LFB140:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c **** /**
 281:Core/Src/stm32f4xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 282:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 19


 283:Core/Src/stm32f4xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 284:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 285:Core/Src/stm32f4xx_hal_msp.c ****   */
 286:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 287:Core/Src/stm32f4xx_hal_msp.c **** {
 654              		.loc 1 287 1 is_stmt 1 view -0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              		.loc 1 287 1 is_stmt 0 view .LVU163
 659 0000 08B5     		push	{r3, lr}
 660              	.LCFI17:
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 3, -8
 663              		.cfi_offset 14, -4
 288:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 664              		.loc 1 288 3 is_stmt 1 view .LVU164
 665              		.loc 1 288 10 is_stmt 0 view .LVU165
 666 0002 0268     		ldr	r2, [r0]
 667              		.loc 1 288 5 view .LVU166
 668 0004 064B     		ldr	r3, .L41
 669 0006 9A42     		cmp	r2, r3
 670 0008 00D0     		beq	.L40
 671              	.LVL32:
 672              	.L37:
 289:Core/Src/stm32f4xx_hal_msp.c ****   {
 290:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 293:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 297:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 298:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 299:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 300:Core/Src/stm32f4xx_hal_msp.c ****     */
 301:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 306:Core/Src/stm32f4xx_hal_msp.c ****   }
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c **** }
 673              		.loc 1 308 1 view .LVU167
 674 000a 08BD     		pop	{r3, pc}
 675              	.LVL33:
 676              	.L40:
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 677              		.loc 1 294 5 is_stmt 1 view .LVU168
 678 000c 054A     		ldr	r2, .L41+4
 679 000e 536C     		ldr	r3, [r2, #68]
 680 0010 23F48053 		bic	r3, r3, #4096
 681 0014 5364     		str	r3, [r2, #68]
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 682              		.loc 1 301 5 view .LVU169
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 20


 683 0016 E021     		movs	r1, #224
 684 0018 0348     		ldr	r0, .L41+8
 685              	.LVL34:
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 686              		.loc 1 301 5 is_stmt 0 view .LVU170
 687 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 688              	.LVL35:
 689              		.loc 1 308 1 view .LVU171
 690 001e F4E7     		b	.L37
 691              	.L42:
 692              		.align	2
 693              	.L41:
 694 0020 00300140 		.word	1073819648
 695 0024 00380240 		.word	1073887232
 696 0028 00000240 		.word	1073872896
 697              		.cfi_endproc
 698              	.LFE140:
 700              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 701              		.align	1
 702              		.global	HAL_UART_MspInit
 703              		.syntax unified
 704              		.thumb
 705              		.thumb_func
 707              	HAL_UART_MspInit:
 708              	.LVL36:
 709              	.LFB141:
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c **** /**
 311:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
 312:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 313:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 314:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 315:Core/Src/stm32f4xx_hal_msp.c ****   */
 316:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 317:Core/Src/stm32f4xx_hal_msp.c **** {
 710              		.loc 1 317 1 is_stmt 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 40
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714              		.loc 1 317 1 is_stmt 0 view .LVU173
 715 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 716              	.LCFI18:
 717              		.cfi_def_cfa_offset 20
 718              		.cfi_offset 4, -20
 719              		.cfi_offset 5, -16
 720              		.cfi_offset 6, -12
 721              		.cfi_offset 7, -8
 722              		.cfi_offset 14, -4
 723 0002 8BB0     		sub	sp, sp, #44
 724              	.LCFI19:
 725              		.cfi_def_cfa_offset 64
 318:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 726              		.loc 1 318 3 is_stmt 1 view .LVU174
 727              		.loc 1 318 20 is_stmt 0 view .LVU175
 728 0004 0023     		movs	r3, #0
 729 0006 0593     		str	r3, [sp, #20]
 730 0008 0693     		str	r3, [sp, #24]
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 21


 731 000a 0793     		str	r3, [sp, #28]
 732 000c 0893     		str	r3, [sp, #32]
 733 000e 0993     		str	r3, [sp, #36]
 319:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 734              		.loc 1 319 3 is_stmt 1 view .LVU176
 735              		.loc 1 319 11 is_stmt 0 view .LVU177
 736 0010 0368     		ldr	r3, [r0]
 737              		.loc 1 319 5 view .LVU178
 738 0012 364A     		ldr	r2, .L49
 739 0014 9342     		cmp	r3, r2
 740 0016 04D0     		beq	.L47
 320:Core/Src/stm32f4xx_hal_msp.c ****   {
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
 324:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 325:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 326:Core/Src/stm32f4xx_hal_msp.c **** 
 327:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 328:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 329:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 330:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 331:Core/Src/stm32f4xx_hal_msp.c ****     */
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 336:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 337:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 341:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 342:Core/Src/stm32f4xx_hal_msp.c ****   }
 343:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 741              		.loc 1 343 8 is_stmt 1 view .LVU179
 742              		.loc 1 343 10 is_stmt 0 view .LVU180
 743 0018 354A     		ldr	r2, .L49+4
 744 001a 9342     		cmp	r3, r2
 745 001c 24D0     		beq	.L48
 746              	.LVL37:
 747              	.L43:
 344:Core/Src/stm32f4xx_hal_msp.c ****   {
 345:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspInit 0 */
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 347:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART3_MspInit 0 */
 348:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 354:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 355:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 356:Core/Src/stm32f4xx_hal_msp.c ****     */
 357:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 358:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 22


 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 362:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 369:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt Init */
 372:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 373:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 374:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspInit 1 */
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART3_MspInit 1 */
 377:Core/Src/stm32f4xx_hal_msp.c ****   }
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 379:Core/Src/stm32f4xx_hal_msp.c **** }
 748              		.loc 1 379 1 view .LVU181
 749 001e 0BB0     		add	sp, sp, #44
 750              	.LCFI20:
 751              		.cfi_remember_state
 752              		.cfi_def_cfa_offset 20
 753              		@ sp needed
 754 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 755              	.LVL38:
 756              	.L47:
 757              	.LCFI21:
 758              		.cfi_restore_state
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 759              		.loc 1 325 5 is_stmt 1 view .LVU182
 760              	.LBB11:
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 761              		.loc 1 325 5 view .LVU183
 762 0022 0021     		movs	r1, #0
 763 0024 0091     		str	r1, [sp]
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 764              		.loc 1 325 5 view .LVU184
 765 0026 334B     		ldr	r3, .L49+8
 766 0028 1A6C     		ldr	r2, [r3, #64]
 767 002a 42F40032 		orr	r2, r2, #131072
 768 002e 1A64     		str	r2, [r3, #64]
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 769              		.loc 1 325 5 view .LVU185
 770 0030 1A6C     		ldr	r2, [r3, #64]
 771 0032 02F40032 		and	r2, r2, #131072
 772 0036 0092     		str	r2, [sp]
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 773              		.loc 1 325 5 view .LVU186
 774 0038 009A     		ldr	r2, [sp]
 775              	.LBE11:
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 776              		.loc 1 325 5 view .LVU187
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 23


 777              		.loc 1 327 5 view .LVU188
 778              	.LBB12:
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 779              		.loc 1 327 5 view .LVU189
 780 003a 0191     		str	r1, [sp, #4]
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 781              		.loc 1 327 5 view .LVU190
 782 003c 1A6B     		ldr	r2, [r3, #48]
 783 003e 42F00102 		orr	r2, r2, #1
 784 0042 1A63     		str	r2, [r3, #48]
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 785              		.loc 1 327 5 view .LVU191
 786 0044 1B6B     		ldr	r3, [r3, #48]
 787 0046 03F00103 		and	r3, r3, #1
 788 004a 0193     		str	r3, [sp, #4]
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 789              		.loc 1 327 5 view .LVU192
 790 004c 019B     		ldr	r3, [sp, #4]
 791              	.LBE12:
 327:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 792              		.loc 1 327 5 view .LVU193
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 793              		.loc 1 332 5 view .LVU194
 332:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 794              		.loc 1 332 25 is_stmt 0 view .LVU195
 795 004e 0C23     		movs	r3, #12
 796 0050 0593     		str	r3, [sp, #20]
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 797              		.loc 1 333 5 is_stmt 1 view .LVU196
 333:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 798              		.loc 1 333 26 is_stmt 0 view .LVU197
 799 0052 0223     		movs	r3, #2
 800 0054 0693     		str	r3, [sp, #24]
 334:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801              		.loc 1 334 5 is_stmt 1 view .LVU198
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 802              		.loc 1 335 5 view .LVU199
 335:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 803              		.loc 1 335 27 is_stmt 0 view .LVU200
 804 0056 0323     		movs	r3, #3
 805 0058 0893     		str	r3, [sp, #32]
 336:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 806              		.loc 1 336 5 is_stmt 1 view .LVU201
 336:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 807              		.loc 1 336 31 is_stmt 0 view .LVU202
 808 005a 0723     		movs	r3, #7
 809 005c 0993     		str	r3, [sp, #36]
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 810              		.loc 1 337 5 is_stmt 1 view .LVU203
 811 005e 05A9     		add	r1, sp, #20
 812 0060 2548     		ldr	r0, .L49+12
 813              	.LVL39:
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 814              		.loc 1 337 5 is_stmt 0 view .LVU204
 815 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 816              	.LVL40:
 817 0066 DAE7     		b	.L43
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 24


 818              	.LVL41:
 819              	.L48:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 820              		.loc 1 349 5 is_stmt 1 view .LVU205
 821              	.LBB13:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 822              		.loc 1 349 5 view .LVU206
 823 0068 0024     		movs	r4, #0
 824 006a 0294     		str	r4, [sp, #8]
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 825              		.loc 1 349 5 view .LVU207
 826 006c 214B     		ldr	r3, .L49+8
 827 006e 1A6C     		ldr	r2, [r3, #64]
 828 0070 42F48022 		orr	r2, r2, #262144
 829 0074 1A64     		str	r2, [r3, #64]
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 830              		.loc 1 349 5 view .LVU208
 831 0076 1A6C     		ldr	r2, [r3, #64]
 832 0078 02F48022 		and	r2, r2, #262144
 833 007c 0292     		str	r2, [sp, #8]
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 834              		.loc 1 349 5 view .LVU209
 835 007e 029A     		ldr	r2, [sp, #8]
 836              	.LBE13:
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 837              		.loc 1 349 5 view .LVU210
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 838              		.loc 1 351 5 view .LVU211
 839              	.LBB14:
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 840              		.loc 1 351 5 view .LVU212
 841 0080 0394     		str	r4, [sp, #12]
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 842              		.loc 1 351 5 view .LVU213
 843 0082 1A6B     		ldr	r2, [r3, #48]
 844 0084 42F00202 		orr	r2, r2, #2
 845 0088 1A63     		str	r2, [r3, #48]
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 846              		.loc 1 351 5 view .LVU214
 847 008a 1A6B     		ldr	r2, [r3, #48]
 848 008c 02F00202 		and	r2, r2, #2
 849 0090 0392     		str	r2, [sp, #12]
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 850              		.loc 1 351 5 view .LVU215
 851 0092 039A     		ldr	r2, [sp, #12]
 852              	.LBE14:
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 853              		.loc 1 351 5 view .LVU216
 352:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 854              		.loc 1 352 5 view .LVU217
 855              	.LBB15:
 352:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 856              		.loc 1 352 5 view .LVU218
 857 0094 0494     		str	r4, [sp, #16]
 352:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 858              		.loc 1 352 5 view .LVU219
 859 0096 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 25


 860 0098 42F00802 		orr	r2, r2, #8
 861 009c 1A63     		str	r2, [r3, #48]
 352:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 862              		.loc 1 352 5 view .LVU220
 863 009e 1B6B     		ldr	r3, [r3, #48]
 864 00a0 03F00803 		and	r3, r3, #8
 865 00a4 0493     		str	r3, [sp, #16]
 352:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 866              		.loc 1 352 5 view .LVU221
 867 00a6 049B     		ldr	r3, [sp, #16]
 868              	.LBE15:
 352:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 869              		.loc 1 352 5 view .LVU222
 357:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 870              		.loc 1 357 5 view .LVU223
 357:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 871              		.loc 1 357 25 is_stmt 0 view .LVU224
 872 00a8 4FF40063 		mov	r3, #2048
 873 00ac 0593     		str	r3, [sp, #20]
 358:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 874              		.loc 1 358 5 is_stmt 1 view .LVU225
 358:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 875              		.loc 1 358 26 is_stmt 0 view .LVU226
 876 00ae 0225     		movs	r5, #2
 877 00b0 0695     		str	r5, [sp, #24]
 359:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 878              		.loc 1 359 5 is_stmt 1 view .LVU227
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 879              		.loc 1 360 5 view .LVU228
 360:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 880              		.loc 1 360 27 is_stmt 0 view .LVU229
 881 00b2 0326     		movs	r6, #3
 882 00b4 0896     		str	r6, [sp, #32]
 361:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 883              		.loc 1 361 5 is_stmt 1 view .LVU230
 361:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 884              		.loc 1 361 31 is_stmt 0 view .LVU231
 885 00b6 0727     		movs	r7, #7
 886 00b8 0997     		str	r7, [sp, #36]
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 887              		.loc 1 362 5 is_stmt 1 view .LVU232
 888 00ba 05A9     		add	r1, sp, #20
 889 00bc 0F48     		ldr	r0, .L49+16
 890              	.LVL42:
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 891              		.loc 1 362 5 is_stmt 0 view .LVU233
 892 00be FFF7FEFF 		bl	HAL_GPIO_Init
 893              	.LVL43:
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 894              		.loc 1 364 5 is_stmt 1 view .LVU234
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 895              		.loc 1 364 25 is_stmt 0 view .LVU235
 896 00c2 4FF48073 		mov	r3, #256
 897 00c6 0593     		str	r3, [sp, #20]
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 898              		.loc 1 365 5 is_stmt 1 view .LVU236
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 26


 899              		.loc 1 365 26 is_stmt 0 view .LVU237
 900 00c8 0695     		str	r5, [sp, #24]
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 901              		.loc 1 366 5 is_stmt 1 view .LVU238
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 902              		.loc 1 366 26 is_stmt 0 view .LVU239
 903 00ca 0794     		str	r4, [sp, #28]
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 904              		.loc 1 367 5 is_stmt 1 view .LVU240
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 905              		.loc 1 367 27 is_stmt 0 view .LVU241
 906 00cc 0896     		str	r6, [sp, #32]
 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 907              		.loc 1 368 5 is_stmt 1 view .LVU242
 368:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 908              		.loc 1 368 31 is_stmt 0 view .LVU243
 909 00ce 0997     		str	r7, [sp, #36]
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 910              		.loc 1 369 5 is_stmt 1 view .LVU244
 911 00d0 05A9     		add	r1, sp, #20
 912 00d2 0B48     		ldr	r0, .L49+20
 913 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 914              	.LVL44:
 372:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 915              		.loc 1 372 5 view .LVU245
 916 00d8 2246     		mov	r2, r4
 917 00da 2146     		mov	r1, r4
 918 00dc 2720     		movs	r0, #39
 919 00de FFF7FEFF 		bl	HAL_NVIC_SetPriority
 920              	.LVL45:
 373:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspInit 1 */
 921              		.loc 1 373 5 view .LVU246
 922 00e2 2720     		movs	r0, #39
 923 00e4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 924              	.LVL46:
 925              		.loc 1 379 1 is_stmt 0 view .LVU247
 926 00e8 99E7     		b	.L43
 927              	.L50:
 928 00ea 00BF     		.align	2
 929              	.L49:
 930 00ec 00440040 		.word	1073759232
 931 00f0 00480040 		.word	1073760256
 932 00f4 00380240 		.word	1073887232
 933 00f8 00000240 		.word	1073872896
 934 00fc 00040240 		.word	1073873920
 935 0100 000C0240 		.word	1073875968
 936              		.cfi_endproc
 937              	.LFE141:
 939              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 940              		.align	1
 941              		.global	HAL_UART_MspDeInit
 942              		.syntax unified
 943              		.thumb
 944              		.thumb_func
 946              	HAL_UART_MspDeInit:
 947              	.LVL47:
 948              	.LFB142:
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 27


 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c **** /**
 382:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 383:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 384:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 385:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 386:Core/Src/stm32f4xx_hal_msp.c ****   */
 387:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 388:Core/Src/stm32f4xx_hal_msp.c **** {
 949              		.loc 1 388 1 is_stmt 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 953              		.loc 1 388 1 is_stmt 0 view .LVU249
 954 0000 08B5     		push	{r3, lr}
 955              	.LCFI22:
 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 3, -8
 958              		.cfi_offset 14, -4
 389:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 959              		.loc 1 389 3 is_stmt 1 view .LVU250
 960              		.loc 1 389 11 is_stmt 0 view .LVU251
 961 0002 0368     		ldr	r3, [r0]
 962              		.loc 1 389 5 view .LVU252
 963 0004 124A     		ldr	r2, .L57
 964 0006 9342     		cmp	r3, r2
 965 0008 03D0     		beq	.L55
 390:Core/Src/stm32f4xx_hal_msp.c ****   {
 391:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 394:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 395:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 398:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 399:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 400:Core/Src/stm32f4xx_hal_msp.c ****     */
 401:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
 406:Core/Src/stm32f4xx_hal_msp.c ****   }
 407:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 966              		.loc 1 407 8 is_stmt 1 view .LVU253
 967              		.loc 1 407 10 is_stmt 0 view .LVU254
 968 000a 124A     		ldr	r2, .L57+4
 969 000c 9342     		cmp	r3, r2
 970 000e 0BD0     		beq	.L56
 971              	.LVL48:
 972              	.L51:
 408:Core/Src/stm32f4xx_hal_msp.c ****   {
 409:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspDeInit 0 */
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 411:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART3_MspDeInit 0 */
 412:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 28


 413:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 414:Core/Src/stm32f4xx_hal_msp.c **** 
 415:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 416:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 417:Core/Src/stm32f4xx_hal_msp.c ****     PD8     ------> USART3_TX
 418:Core/Src/stm32f4xx_hal_msp.c ****     */
 419:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8);
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 423:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 424:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 425:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspDeInit 1 */
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 427:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART3_MspDeInit 1 */
 428:Core/Src/stm32f4xx_hal_msp.c ****   }
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 430:Core/Src/stm32f4xx_hal_msp.c **** }
 973              		.loc 1 430 1 view .LVU255
 974 0010 08BD     		pop	{r3, pc}
 975              	.LVL49:
 976              	.L55:
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 977              		.loc 1 395 5 is_stmt 1 view .LVU256
 978 0012 02F5FA32 		add	r2, r2, #128000
 979 0016 136C     		ldr	r3, [r2, #64]
 980 0018 23F40033 		bic	r3, r3, #131072
 981 001c 1364     		str	r3, [r2, #64]
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 982              		.loc 1 401 5 view .LVU257
 983 001e 0C21     		movs	r1, #12
 984 0020 0D48     		ldr	r0, .L57+8
 985              	.LVL50:
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 986              		.loc 1 401 5 is_stmt 0 view .LVU258
 987 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 988              	.LVL51:
 989 0026 F3E7     		b	.L51
 990              	.LVL52:
 991              	.L56:
 413:Core/Src/stm32f4xx_hal_msp.c **** 
 992              		.loc 1 413 5 is_stmt 1 view .LVU259
 993 0028 02F5F832 		add	r2, r2, #126976
 994 002c 136C     		ldr	r3, [r2, #64]
 995 002e 23F48023 		bic	r3, r3, #262144
 996 0032 1364     		str	r3, [r2, #64]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 419 5 view .LVU260
 998 0034 4FF40061 		mov	r1, #2048
 999 0038 0848     		ldr	r0, .L57+12
 1000              	.LVL53:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1001              		.loc 1 419 5 is_stmt 0 view .LVU261
 1002 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1003              	.LVL54:
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 1004              		.loc 1 421 5 is_stmt 1 view .LVU262
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 29


 1005 003e 4FF48071 		mov	r1, #256
 1006 0042 0748     		ldr	r0, .L57+16
 1007 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1008              	.LVL55:
 424:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspDeInit 1 */
 1009              		.loc 1 424 5 view .LVU263
 1010 0048 2720     		movs	r0, #39
 1011 004a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1012              	.LVL56:
 1013              		.loc 1 430 1 is_stmt 0 view .LVU264
 1014 004e DFE7     		b	.L51
 1015              	.L58:
 1016              		.align	2
 1017              	.L57:
 1018 0050 00440040 		.word	1073759232
 1019 0054 00480040 		.word	1073760256
 1020 0058 00000240 		.word	1073872896
 1021 005c 00040240 		.word	1073873920
 1022 0060 000C0240 		.word	1073875968
 1023              		.cfi_endproc
 1024              	.LFE142:
 1026              		.text
 1027              	.Letext0:
 1028              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1029              		.file 3 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1030              		.file 4 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1031              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1032              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1033              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1034              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1035              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1036              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 1037              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1038              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1039              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1040              		.file 14 "Core/Inc/main.h"
ARM GAS  /var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:21     .text.HAL_MspInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:87     .text.HAL_MspInit:0000003c $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:92     .text.HAL_I2C_MspInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:98     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:206    .text.HAL_I2C_MspInit:00000064 $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:213    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:219    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:267    .text.HAL_I2C_MspDeInit:0000002c $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:274    .text.HAL_I2S_MspInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:280    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:460    .text.HAL_I2S_MspInit:000000b4 $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:468    .text.HAL_I2S_MspDeInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:474    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:522    .text.HAL_I2S_MspDeInit:0000002c $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:530    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:536    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:639    .text.HAL_SPI_MspInit:00000060 $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:645    .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:651    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:694    .text.HAL_SPI_MspDeInit:00000020 $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:701    .text.HAL_UART_MspInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:707    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:930    .text.HAL_UART_MspInit:000000ec $d
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:940    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:946    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/dl/f1tfj3vx6kx2nj5pcct47lg00000gn/T//cclJwIjw.s:1018   .text.HAL_UART_MspDeInit:00000050 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
