// Seed: 3665079464
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout uwire id_4;
  inout tri0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1;
  assign id_3 = id_4 ? id_2 <= 1 : -1'b0;
  generate
    assign id_4 = id_4;
    always @(-1) id_2 -= id_4;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_6,
      id_1
  );
  inout wire id_1;
  wire id_7;
endmodule
