{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519649125914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519649125914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 20:45:25 2018 " "Processing started: Mon Feb 26 20:45:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519649125914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519649125914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digimon -c digimon " "Command: quartus_map --read_settings_files=on --write_settings_files=off digimon -c digimon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519649125914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519649126336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_out-behave " "Found design unit 1: vga_out-behave" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126727 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519649126727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-nan " "Found design unit 1: controller-nan" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126727 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519649126727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-behav " "Found design unit 1: second-behav" {  } { { "second.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/second.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""} { "Info" "ISGN_ENTITY_NAME" "1 second " "Found entity 1: second" {  } { { "second.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/second.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_read-nan " "Found design unit 1: key_read-nan" {  } { { "key_read.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_read.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_read " "Found entity 1: key_read" {  } { { "key_read.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_read.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_test-behave " "Found design unit 1: key_test-behave" {  } { { "key_test.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_test " "Found entity 1: key_test" {  } { { "key_test.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/key_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519649126742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digimon.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digimon.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digimon " "Found entity 1: digimon" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519649126758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519649126758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digimon " "Elaborating entity \"digimon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519649126805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_out vga_out:inst7 " "Elaborating entity \"vga_out\" for hierarchy \"vga_out:inst7\"" {  } { { "digimon.bdf" "inst7" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 216 936 1168 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519649126805 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(136) " "VHDL Process Statement warning at vga_out.vhd(136): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(138) " "VHDL Process Statement warning at vga_out.vhd(138): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(202) " "VHDL Process Statement warning at vga_out.vhd(202): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(208) " "VHDL Process Statement warning at vga_out.vhd(208): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(214) " "VHDL Process Statement warning at vga_out.vhd(214): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(220) " "VHDL Process Statement warning at vga_out.vhd(220): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(226) " "VHDL Process Statement warning at vga_out.vhd(226): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(232) " "VHDL Process Statement warning at vga_out.vhd(232): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(238) " "VHDL Process Statement warning at vga_out.vhd(238): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(244) " "VHDL Process Statement warning at vga_out.vhd(244): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(250) " "VHDL Process Statement warning at vga_out.vhd(250): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy vga_out.vhd(256) " "VHDL Process Statement warning at vga_out.vhd(256): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(315) " "VHDL Process Statement warning at vga_out.vhd(315): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(321) " "VHDL Process Statement warning at vga_out.vhd(321): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(327) " "VHDL Process Statement warning at vga_out.vhd(327): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(333) " "VHDL Process Statement warning at vga_out.vhd(333): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(339) " "VHDL Process Statement warning at vga_out.vhd(339): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(345) " "VHDL Process Statement warning at vga_out.vhd(345): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(351) " "VHDL Process Statement warning at vga_out.vhd(351): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(357) " "VHDL Process Statement warning at vga_out.vhd(357): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(363) " "VHDL Process Statement warning at vga_out.vhd(363): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach vga_out.vhd(369) " "VHDL Process Statement warning at vga_out.vhd(369): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(384) " "VHDL Process Statement warning at vga_out.vhd(384): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(386) " "VHDL Process Statement warning at vga_out.vhd(386): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(389) " "VHDL Process Statement warning at vga_out.vhd(389): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(391) " "VHDL Process Statement warning at vga_out.vhd(391): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(393) " "VHDL Process Statement warning at vga_out.vhd(393): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(395) " "VHDL Process Statement warning at vga_out.vhd(395): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(398) " "VHDL Process Statement warning at vga_out.vhd(398): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(400) " "VHDL Process Statement warning at vga_out.vhd(400): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(402) " "VHDL Process Statement warning at vga_out.vhd(402): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(404) " "VHDL Process Statement warning at vga_out.vhd(404): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(407) " "VHDL Process Statement warning at vga_out.vhd(407): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(409) " "VHDL Process Statement warning at vga_out.vhd(409): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(411) " "VHDL Process Statement warning at vga_out.vhd(411): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(413) " "VHDL Process Statement warning at vga_out.vhd(413): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(416) " "VHDL Process Statement warning at vga_out.vhd(416): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(418) " "VHDL Process Statement warning at vga_out.vhd(418): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(420) " "VHDL Process Statement warning at vga_out.vhd(420): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(422) " "VHDL Process Statement warning at vga_out.vhd(422): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(425) " "VHDL Process Statement warning at vga_out.vhd(425): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(427) " "VHDL Process Statement warning at vga_out.vhd(427): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(429) " "VHDL Process Statement warning at vga_out.vhd(429): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(431) " "VHDL Process Statement warning at vga_out.vhd(431): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(434) " "VHDL Process Statement warning at vga_out.vhd(434): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(436) " "VHDL Process Statement warning at vga_out.vhd(436): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(438) " "VHDL Process Statement warning at vga_out.vhd(438): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(440) " "VHDL Process Statement warning at vga_out.vhd(440): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(443) " "VHDL Process Statement warning at vga_out.vhd(443): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(445) " "VHDL Process Statement warning at vga_out.vhd(445): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(448) " "VHDL Process Statement warning at vga_out.vhd(448): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(450) " "VHDL Process Statement warning at vga_out.vhd(450): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(453) " "VHDL Process Statement warning at vga_out.vhd(453): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(455) " "VHDL Process Statement warning at vga_out.vhd(455): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(458) " "VHDL Process Statement warning at vga_out.vhd(458): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(460) " "VHDL Process Statement warning at vga_out.vhd(460): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(463) " "VHDL Process Statement warning at vga_out.vhd(463): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(465) " "VHDL Process Statement warning at vga_out.vhd(465): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(467) " "VHDL Process Statement warning at vga_out.vhd(467): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(469) " "VHDL Process Statement warning at vga_out.vhd(469): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(472) " "VHDL Process Statement warning at vga_out.vhd(472): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(474) " "VHDL Process Statement warning at vga_out.vhd(474): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(476) " "VHDL Process Statement warning at vga_out.vhd(476): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(478) " "VHDL Process Statement warning at vga_out.vhd(478): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(481) " "VHDL Process Statement warning at vga_out.vhd(481): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(483) " "VHDL Process Statement warning at vga_out.vhd(483): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(486) " "VHDL Process Statement warning at vga_out.vhd(486): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(488) " "VHDL Process Statement warning at vga_out.vhd(488): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(491) " "VHDL Process Statement warning at vga_out.vhd(491): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(493) " "VHDL Process Statement warning at vga_out.vhd(493): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(496) " "VHDL Process Statement warning at vga_out.vhd(496): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(498) " "VHDL Process Statement warning at vga_out.vhd(498): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(501) " "VHDL Process Statement warning at vga_out.vhd(501): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(503) " "VHDL Process Statement warning at vga_out.vhd(503): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(506) " "VHDL Process Statement warning at vga_out.vhd(506): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(509) " "VHDL Process Statement warning at vga_out.vhd(509): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(512) " "VHDL Process Statement warning at vga_out.vhd(512): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(514) " "VHDL Process Statement warning at vga_out.vhd(514): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(517) " "VHDL Process Statement warning at vga_out.vhd(517): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(519) " "VHDL Process Statement warning at vga_out.vhd(519): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(522) " "VHDL Process Statement warning at vga_out.vhd(522): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(524) " "VHDL Process Statement warning at vga_out.vhd(524): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(526) " "VHDL Process Statement warning at vga_out.vhd(526): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(528) " "VHDL Process Statement warning at vga_out.vhd(528): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(531) " "VHDL Process Statement warning at vga_out.vhd(531): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(533) " "VHDL Process Statement warning at vga_out.vhd(533): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(535) " "VHDL Process Statement warning at vga_out.vhd(535): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(537) " "VHDL Process Statement warning at vga_out.vhd(537): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(539) " "VHDL Process Statement warning at vga_out.vhd(539): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(541) " "VHDL Process Statement warning at vga_out.vhd(541): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(543) " "VHDL Process Statement warning at vga_out.vhd(543): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(545) " "VHDL Process Statement warning at vga_out.vhd(545): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(548) " "VHDL Process Statement warning at vga_out.vhd(548): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(550) " "VHDL Process Statement warning at vga_out.vhd(550): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(553) " "VHDL Process Statement warning at vga_out.vhd(553): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(555) " "VHDL Process Statement warning at vga_out.vhd(555): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(557) " "VHDL Process Statement warning at vga_out.vhd(557): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(559) " "VHDL Process Statement warning at vga_out.vhd(559): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(562) " "VHDL Process Statement warning at vga_out.vhd(562): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(564) " "VHDL Process Statement warning at vga_out.vhd(564): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(566) " "VHDL Process Statement warning at vga_out.vhd(566): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(568) " "VHDL Process Statement warning at vga_out.vhd(568): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(571) " "VHDL Process Statement warning at vga_out.vhd(571): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(573) " "VHDL Process Statement warning at vga_out.vhd(573): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(576) " "VHDL Process Statement warning at vga_out.vhd(576): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(578) " "VHDL Process Statement warning at vga_out.vhd(578): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(581) " "VHDL Process Statement warning at vga_out.vhd(581): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(583) " "VHDL Process Statement warning at vga_out.vhd(583): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(586) " "VHDL Process Statement warning at vga_out.vhd(586): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(588) " "VHDL Process Statement warning at vga_out.vhd(588): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(591) " "VHDL Process Statement warning at vga_out.vhd(591): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(593) " "VHDL Process Statement warning at vga_out.vhd(593): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(595) " "VHDL Process Statement warning at vga_out.vhd(595): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(597) " "VHDL Process Statement warning at vga_out.vhd(597): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(600) " "VHDL Process Statement warning at vga_out.vhd(600): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(602) " "VHDL Process Statement warning at vga_out.vhd(602): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(604) " "VHDL Process Statement warning at vga_out.vhd(604): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(606) " "VHDL Process Statement warning at vga_out.vhd(606): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(609) " "VHDL Process Statement warning at vga_out.vhd(609): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(611) " "VHDL Process Statement warning at vga_out.vhd(611): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(613) " "VHDL Process Statement warning at vga_out.vhd(613): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(615) " "VHDL Process Statement warning at vga_out.vhd(615): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(618) " "VHDL Process Statement warning at vga_out.vhd(618): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(620) " "VHDL Process Statement warning at vga_out.vhd(620): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(622) " "VHDL Process Statement warning at vga_out.vhd(622): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(624) " "VHDL Process Statement warning at vga_out.vhd(624): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(627) " "VHDL Process Statement warning at vga_out.vhd(627): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(629) " "VHDL Process Statement warning at vga_out.vhd(629): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(631) " "VHDL Process Statement warning at vga_out.vhd(631): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(633) " "VHDL Process Statement warning at vga_out.vhd(633): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(636) " "VHDL Process Statement warning at vga_out.vhd(636): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(638) " "VHDL Process Statement warning at vga_out.vhd(638): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(640) " "VHDL Process Statement warning at vga_out.vhd(640): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(642) " "VHDL Process Statement warning at vga_out.vhd(642): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(645) " "VHDL Process Statement warning at vga_out.vhd(645): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(647) " "VHDL Process Statement warning at vga_out.vhd(647): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 647 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(652) " "VHDL Process Statement warning at vga_out.vhd(652): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(654) " "VHDL Process Statement warning at vga_out.vhd(654): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(656) " "VHDL Process Statement warning at vga_out.vhd(656): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(658) " "VHDL Process Statement warning at vga_out.vhd(658): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(660) " "VHDL Process Statement warning at vga_out.vhd(660): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(662) " "VHDL Process Statement warning at vga_out.vhd(662): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(666) " "VHDL Process Statement warning at vga_out.vhd(666): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(668) " "VHDL Process Statement warning at vga_out.vhd(668): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(670) " "VHDL Process Statement warning at vga_out.vhd(670): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(672) " "VHDL Process Statement warning at vga_out.vhd(672): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 672 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(674) " "VHDL Process Statement warning at vga_out.vhd(674): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(676) " "VHDL Process Statement warning at vga_out.vhd(676): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(717) " "VHDL Process Statement warning at vga_out.vhd(717): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(719) " "VHDL Process Statement warning at vga_out.vhd(719): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(721) " "VHDL Process Statement warning at vga_out.vhd(721): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(723) " "VHDL Process Statement warning at vga_out.vhd(723): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(725) " "VHDL Process Statement warning at vga_out.vhd(725): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(729) " "VHDL Process Statement warning at vga_out.vhd(729): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(731) " "VHDL Process Statement warning at vga_out.vhd(731): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 731 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(733) " "VHDL Process Statement warning at vga_out.vhd(733): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(735) " "VHDL Process Statement warning at vga_out.vhd(735): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(737) " "VHDL Process Statement warning at vga_out.vhd(737): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(739) " "VHDL Process Statement warning at vga_out.vhd(739): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(741) " "VHDL Process Statement warning at vga_out.vhd(741): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 741 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(745) " "VHDL Process Statement warning at vga_out.vhd(745): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(747) " "VHDL Process Statement warning at vga_out.vhd(747): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(749) " "VHDL Process Statement warning at vga_out.vhd(749): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(751) " "VHDL Process Statement warning at vga_out.vhd(751): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(755) " "VHDL Process Statement warning at vga_out.vhd(755): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(757) " "VHDL Process Statement warning at vga_out.vhd(757): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 757 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(760) " "VHDL Process Statement warning at vga_out.vhd(760): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(762) " "VHDL Process Statement warning at vga_out.vhd(762): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 762 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(765) " "VHDL Process Statement warning at vga_out.vhd(765): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(768) " "VHDL Process Statement warning at vga_out.vhd(768): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 768 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(771) " "VHDL Process Statement warning at vga_out.vhd(771): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(774) " "VHDL Process Statement warning at vga_out.vhd(774): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(777) " "VHDL Process Statement warning at vga_out.vhd(777): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 777 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(779) " "VHDL Process Statement warning at vga_out.vhd(779): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 779 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(788) " "VHDL Process Statement warning at vga_out.vhd(788): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(790) " "VHDL Process Statement warning at vga_out.vhd(790): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(792) " "VHDL Process Statement warning at vga_out.vhd(792): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(794) " "VHDL Process Statement warning at vga_out.vhd(794): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126820 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_choose vga_out.vhd(796) " "VHDL Process Statement warning at vga_out.vhd(796): signal \"Vga_choose\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "offset vga_out.vhd(169) " "VHDL Process Statement warning at vga_out.vhd(169): inferring latch(es) for signal or variable \"offset\", which holds its previous value in one or more paths through the process" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 169 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[0\] vga_out.vhd(788) " "Inferred latch for \"offset\[0\]\" at vga_out.vhd(788)" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[1\] vga_out.vhd(788) " "Inferred latch for \"offset\[1\]\" at vga_out.vhd(788)" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[2\] vga_out.vhd(788) " "Inferred latch for \"offset\[2\]\" at vga_out.vhd(788)" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[3\] vga_out.vhd(788) " "Inferred latch for \"offset\[3\]\" at vga_out.vhd(788)" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[4\] vga_out.vhd(788) " "Inferred latch for \"offset\[4\]\" at vga_out.vhd(788)" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "offset\[5\] vga_out.vhd(788) " "Inferred latch for \"offset\[5\]\" at vga_out.vhd(788)" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519649126836 "|vga_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "digimon.bdf" "inst" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 248 528 784 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519649126836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Controller_state controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"Controller_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach controller.vhd(74) " "VHDL Process Statement warning at controller.vhd(74): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Stomach controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): signal \"Stomach\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Controller_state controller.vhd(81) " "VHDL Process Statement warning at controller.vhd(81): signal \"Controller_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy controller.vhd(83) " "VHDL Process Statement warning at controller.vhd(83): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Joy controller.vhd(84) " "VHDL Process Statement warning at controller.vhd(84): signal \"Joy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1519649126836 "|controller"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "Controller_state " "Can't recognize finite state machine \"Controller_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1519649126836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst2 " "Elaborating entity \"second\" for hierarchy \"second:inst2\"" {  } { { "digimon.bdf" "inst2" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 248 312 432 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519649126836 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Joy\[3\] controller:inst\|Joy\[3\]~_emulated controller:inst\|Joy\[3\]~1 " "Register \"controller:inst\|Joy\[3\]\" is converted into an equivalent circuit using register \"controller:inst\|Joy\[3\]~_emulated\" and latch \"controller:inst\|Joy\[3\]~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Joy[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Joy\[2\] controller:inst\|Joy\[2\]~_emulated controller:inst\|Joy\[2\]~6 " "Register \"controller:inst\|Joy\[2\]\" is converted into an equivalent circuit using register \"controller:inst\|Joy\[2\]~_emulated\" and latch \"controller:inst\|Joy\[2\]~6\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Joy[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Joy\[1\] controller:inst\|Joy\[1\]~_emulated controller:inst\|Joy\[1\]~11 " "Register \"controller:inst\|Joy\[1\]\" is converted into an equivalent circuit using register \"controller:inst\|Joy\[1\]~_emulated\" and latch \"controller:inst\|Joy\[1\]~11\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Joy[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Joy\[0\] controller:inst\|Joy\[0\]~_emulated controller:inst\|Joy\[0\]~16 " "Register \"controller:inst\|Joy\[0\]\" is converted into an equivalent circuit using register \"controller:inst\|Joy\[0\]~_emulated\" and latch \"controller:inst\|Joy\[0\]~16\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Joy[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Stomach\[3\] controller:inst\|Stomach\[3\]~_emulated controller:inst\|Stomach\[3\]~1 " "Register \"controller:inst\|Stomach\[3\]\" is converted into an equivalent circuit using register \"controller:inst\|Stomach\[3\]~_emulated\" and latch \"controller:inst\|Stomach\[3\]~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Stomach[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Stomach\[2\] controller:inst\|Stomach\[2\]~_emulated controller:inst\|Stomach\[2\]~6 " "Register \"controller:inst\|Stomach\[2\]\" is converted into an equivalent circuit using register \"controller:inst\|Stomach\[2\]~_emulated\" and latch \"controller:inst\|Stomach\[2\]~6\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Stomach[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Stomach\[1\] controller:inst\|Stomach\[1\]~_emulated controller:inst\|Stomach\[1\]~11 " "Register \"controller:inst\|Stomach\[1\]\" is converted into an equivalent circuit using register \"controller:inst\|Stomach\[1\]~_emulated\" and latch \"controller:inst\|Stomach\[1\]~11\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Stomach[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Stomach\[0\] controller:inst\|Stomach\[0\]~_emulated controller:inst\|Stomach\[0\]~16 " "Register \"controller:inst\|Stomach\[0\]\" is converted into an equivalent circuit using register \"controller:inst\|Stomach\[0\]~_emulated\" and latch \"controller:inst\|Stomach\[0\]~16\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Stomach[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Controller_state.con_active controller:inst\|Controller_state.con_active~_emulated controller:inst\|Controller_state.con_active~1 " "Register \"controller:inst\|Controller_state.con_active\" is converted into an equivalent circuit using register \"controller:inst\|Controller_state.con_active~_emulated\" and latch \"controller:inst\|Controller_state.con_active~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Controller_state.con_active"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Controller_state.con_feed controller:inst\|Controller_state.con_feed~_emulated controller:inst\|Controller_state.con_feed~1 " "Register \"controller:inst\|Controller_state.con_feed\" is converted into an equivalent circuit using register \"controller:inst\|Controller_state.con_feed~_emulated\" and latch \"controller:inst\|Controller_state.con_feed~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Controller_state.con_feed"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:inst\|Controller_state.con_play controller:inst\|Controller_state.con_play~_emulated controller:inst\|Controller_state.con_play~1 " "Register \"controller:inst\|Controller_state.con_play\" is converted into an equivalent circuit using register \"controller:inst\|Controller_state.con_play~_emulated\" and latch \"controller:inst\|Controller_state.con_play~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1519649128664 "|digimon|controller:inst|Controller_state.con_play"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1519649128664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Vga_rgb\[4\] GND " "Pin \"Vga_rgb\[4\]\" is stuck at GND" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 240 1248 1424 256 "Vga_rgb\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519649134962 "|digimon|Vga_rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Vga_rgb\[3\] GND " "Pin \"Vga_rgb\[3\]\" is stuck at GND" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 240 1248 1424 256 "Vga_rgb\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519649134962 "|digimon|Vga_rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Vga_rgb\[2\] GND " "Pin \"Vga_rgb\[2\]\" is stuck at GND" {  } { { "digimon.bdf" "" { Schematic "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/digimon.bdf" { { 240 1248 1424 256 "Vga_rgb\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519649134962 "|digimon|Vga_rgb[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519649134962 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1519649135212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519649136790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519649136790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1276 " "Implemented 1276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519649136962 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519649136962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1262 " "Implemented 1262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519649136962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519649136962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519649137009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 20:45:37 2018 " "Processing ended: Mon Feb 26 20:45:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519649137009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519649137009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519649137009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519649137009 ""}
