
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 03 c3 03  	mul	t1, t1, t3
80000030: 33 01 73 00  	add	sp, t1, t2
80000034: 13 02 00 00  	li	tp, 0

80000038 <.Lpcrel_hi1>:
80000038: 17 35 00 00  	auipc	a0, 3
8000003c: 13 05 05 fd  	addi	a0, a0, -48

80000040 <.Lpcrel_hi2>:
80000040: 17 36 00 00  	auipc	a2, 3
80000044: 13 06 86 fc  	addi	a2, a2, -56
80000048: 63 08 c5 00  	beq	a0, a2, 0x80000058 <.Ltmp0>

8000004c <.Ltmp1>:
8000004c: 23 20 05 00  	sw	zero, 0(a0)
80000050: 13 05 45 00  	addi	a0, a0, 4
80000054: e3 6c c5 fe  	bltu	a0, a2, 0x8000004c <.Ltmp1>

80000058 <.Ltmp0>:
80000058: f3 22 30 80  	csrr	t0, 2051
8000005c: 03 a3 02 00  	lw	t1, 0(t0)
80000060: 03 a5 42 00  	lw	a0, 4(t0)
80000064: 83 a3 02 03  	lw	t2, 48(t0)
80000068: 03 ae 42 03  	lw	t3, 52(t0)

8000006c <.Lpcrel_hi3>:
8000006c: 97 3e 00 00  	auipc	t4, 3
80000070: 93 8e 4e f9  	addi	t4, t4, -108

80000074 <.Lpcrel_hi4>:
80000074: 17 3f 00 00  	auipc	t5, 3
80000078: 13 0f 0f f9  	addi	t5, t5, -112
8000007c: 23 a0 7e 00  	sw	t2, 0(t4)
80000080: 23 20 cf 01  	sw	t3, 0(t5)

80000084 <.Lpcrel_hi5>:
80000084: 97 0f 00 00  	auipc	t6, 0
80000088: 93 8f 8f 01  	addi	t6, t6, 24
8000008c: 73 90 5f 30  	csrw	mtvec, t6
80000090: e7 00 03 00  	jalr	t1
80000094: 0b 40 00 00  	endprg	x0, x0, x0
80000098: 6f 00 40 00  	j	0x8000009c <spike_end>

8000009c <spike_end>:
8000009c: 13 03 10 00  	li	t1, 1

800000a0 <.Lpcrel_hi6>:
800000a0: 97 12 00 00  	auipc	t0, 1
800000a4: 93 82 02 f6  	addi	t0, t0, -160
800000a8: 23 a0 62 00  	sw	t1, 0(t0)

800000ac <maximum>:
800000ac: 17 03 00 00  	auipc	t1, 0
800000b0: 5b 30 43 03  	setrpc	zero, t1, 52
800000b4: 5b 5a 10 00  	vbge	v1, v0, 0x800000c8 <.LBB0_3>

800000b8 <.Lpcrel_hi1>:
800000b8: 17 03 00 00  	auipc	t1, 0
800000bc: 5b 30 83 02  	setrpc	zero, t1, 40
800000c0: 5b 5c 20 00  	vbge	v2, v0, 0x800000d8 <.LBB0_4>

800000c4 <.LBB0_2>:
800000c4: 6f 00 c0 01  	j	0x800000e0 <.LBB0_5>

800000c8 <.LBB0_3>:
800000c8: 57 40 10 02  	vadd.vx	v0, v1, zero

800000cc <.Lpcrel_hi2>:
800000cc: 17 03 00 00  	auipc	t1, 0
800000d0: 5b 30 43 01  	setrpc	zero, t1, 20
800000d4: db 48 20 fe  	vblt	v2, v0, 0x800000c4 <.LBB0_2>

800000d8 <.LBB0_4>:
800000d8: 57 40 20 02  	vadd.vx	v0, v2, zero
800000dc: 6f 00 40 00  	j	0x800000e0 <.LBB0_5>

800000e0 <.LBB0_5>:
800000e0: 5b 20 00 00  	join	zero, zero, 0
800000e4: 67 80 00 00  	ret

800000e8 <nw_kernel1>:
800000e8: 13 01 81 00  	addi	sp, sp, 8
800000ec: 13 02 42 02  	addi	tp, tp, 36
800000f0: 0b 20 10 00  	regext	zero, zero, 1
800000f4: 57 40 02 5e  	vmv.v.x	v0, tp
800000f8: 23 2c 11 fe  	sw	ra, -8(sp)
800000fc: 0b 20 80 04  	regext	zero, zero, 72
80000100: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
80000104: 0b 20 80 04  	regext	zero, zero, 72
80000108: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
8000010c: 0b 20 80 04  	regext	zero, zero, 72
80000110: 2b 2a 30 fe  	vsw.v	v3, -12(v0)
80000114: 0b 20 80 04  	regext	zero, zero, 72
80000118: 2b 28 40 fe  	vsw.v	v4, -16(v0)
8000011c: 0b 20 80 04  	regext	zero, zero, 72
80000120: 2b 26 50 fe  	vsw.v	v5, -20(v0)
80000124: 0b 20 80 04  	regext	zero, zero, 72
80000128: 2b 24 60 fe  	vsw.v	v6, -24(v0)
8000012c: 0b 20 80 04  	regext	zero, zero, 72
80000130: 2b 22 70 fe  	vsw.v	v7, -28(v0)
80000134: 0b 20 80 04  	regext	zero, zero, 72
80000138: 2b 20 80 fe  	vsw.v	v8, -32(v0)
8000013c: 0b 20 80 04  	regext	zero, zero, 72
80000140: 2b 2e 90 fc  	vsw.v	v9, -36(v0)
80000144: 83 22 85 01  	lw	t0, 24(a0)
80000148: 23 2e 51 fe  	sw	t0, -4(sp)
8000014c: 83 22 05 01  	lw	t0, 16(a0)
80000150: 03 23 c5 00  	lw	t1, 12(a0)
80000154: 83 23 45 00  	lw	t2, 4(a0)
80000158: 03 24 05 00  	lw	s0, 0(a0)
8000015c: 83 24 45 01  	lw	s1, 20(a0)
80000160: 83 25 c5 02  	lw	a1, 44(a0)
80000164: 03 26 85 02  	lw	a2, 40(a0)
80000168: 03 25 c5 01  	lw	a0, 28(a0)
8000016c: 0b 20 10 00  	regext	zero, zero, 1
80000170: d7 c3 05 5e  	vmv.v.x	v7, a1
80000174: 0b 20 10 00  	regext	zero, zero, 1
80000178: 57 43 06 5e  	vmv.v.x	v6, a2
8000017c: 0b 20 10 00  	regext	zero, zero, 1
80000180: 57 44 05 5e  	vmv.v.x	v8, a0
80000184: 0b 20 10 00  	regext	zero, zero, 1
80000188: d7 c2 04 5e  	vmv.v.x	v5, s1
8000018c: 0b 20 10 00  	regext	zero, zero, 1
80000190: 57 c2 02 5e  	vmv.v.x	v4, t0
80000194: 0b 20 10 00  	regext	zero, zero, 1
80000198: 57 41 03 5e  	vmv.v.x	v2, t1
8000019c: 0b 20 10 00  	regext	zero, zero, 1
800001a0: d7 c1 03 5e  	vmv.v.x	v3, t2
800001a4: 0b 20 10 00  	regext	zero, zero, 1
800001a8: d7 44 04 5e  	vmv.v.x	v9, s0
800001ac: 57 40 00 5e  	vmv.v.x	v0, zero
800001b0: ef 00 c0 79  	jal	0x8000094c <_Z12get_group_idj>
800001b4: 0b 20 10 00  	regext	zero, zero, 1
800001b8: d7 40 00 02  	vadd.vx	v1, v0, zero
800001bc: 57 40 00 5e  	vmv.v.x	v0, zero
800001c0: ef 00 80 7f  	jal	0x800009b8 <_Z12get_local_idj>
800001c4: d7 41 00 5e  	vmv.v.x	v3, zero
800001c8: 0b 20 00 04  	regext	zero, zero, 64
800001cc: d7 b0 1f 2e  	vnot.v	v1, v1
800001d0: 0b 20 80 00  	regext	zero, zero, 8
800001d4: d7 00 14 02  	vadd.vv	v1, v1, v8
800001d8: 57 31 12 96  	vsll.vi	v2, v1, 4
800001dc: 0b 20 00 04  	regext	zero, zero, 64
800001e0: d7 30 12 96  	vsll.vi	v1, v1, 4
800001e4: 0b 20 80 00  	regext	zero, zero, 8
800001e8: d7 02 23 02  	vadd.vv	v5, v2, v6
800001ec: 0b 20 80 00  	regext	zero, zero, 8
800001f0: 57 81 13 02  	vadd.vv	v2, v1, v7
800001f4: 0b 20 80 00  	regext	zero, zero, 8
800001f8: d7 a2 22 a6  	vmadd.vv	v5, v5, v2
800001fc: 57 01 50 02  	vadd.vv	v2, v5, v0

80000200 <.Lpcrel_hi3>:
80000200: 17 03 00 00  	auipc	t1, 0
80000204: d7 41 03 5e  	vmv.v.x	v3, t1
80000208: 5b 30 c3 02  	setrpc	zero, t1, 44
8000020c: 5b 90 01 02  	vbne	v0, v3, 0x8000022c <.LBB1_2>
80000210: d7 41 03 5e  	vmv.v.x	v3, t1
80000214: d7 31 21 96  	vsll.vi	v3, v2, 2
80000218: 0b 20 00 04  	regext	zero, zero, 64
8000021c: d7 81 31 02  	vadd.vv	v3, v3, v3
80000220: fb a1 01 00  	vlw12.v	v3, 0(v3)
80000224: 0b 20 80 00  	regext	zero, zero, 8
80000228: 7b 60 31 00  	vsw12.v	v3, 0(v2)

8000022c <.LBB1_2>:
8000022c: 5b 20 00 00  	join	zero, zero, 0
80000230: 93 02 00 00  	li	t0, 0
80000234: 03 23 c1 ff  	lw	t1, -4(sp)
80000238: 57 b3 20 02  	vadd.vi	v6, v2, 1
8000023c: 0b c0 00 04  	barrier	x0, x0, 1
80000240: 57 31 01 96  	vsll.vi	v2, v0, 2
80000244: 0b 20 00 04  	regext	zero, zero, 64
80000248: d7 03 41 02  	vadd.vv	v7, v4, v2
8000024c: 0b 20 00 04  	regext	zero, zero, 64
80000250: 57 32 13 96  	vsll.vi	v4, v1, 6
80000254: 0b 20 80 00  	regext	zero, zero, 8
80000258: 57 84 03 02  	vadd.vv	v8, v0, v7
8000025c: 0b 20 00 04  	regext	zero, zero, 64
80000260: d7 34 82 96  	vsll.vi	v9, v8, 4
80000264: 0b 20 00 04  	regext	zero, zero, 64
80000268: d7 84 64 02  	vadd.vv	v9, v6, v9
8000026c: d7 80 90 0a  	vsub.vv	v1, v9, v1
80000270: 8b 90 f0 00  	vsub12.vi	v1, v1, 15
80000274: 0b 20 00 04  	regext	zero, zero, 64
80000278: d7 44 50 02  	vadd.vx	v9, v5, zero
8000027c: d7 a4 80 a6  	vmadd.vv	v9, v1, v8
80000280: d7 30 91 96  	vsll.vi	v1, v9, 2
80000284: 57 82 40 02  	vadd.vv	v4, v4, v1
80000288: 0b 20 80 00  	regext	zero, zero, 8
8000028c: d7 80 44 02  	vadd.vv	v1, v4, v9
80000290: 57 34 12 02  	vadd.vi	v8, v1, 4
80000294: 0b 20 00 04  	regext	zero, zero, 64
80000298: d7 30 51 96  	vsll.vi	v1, v5, 2
8000029c: 13 03 00 40  	li	t1, 1024

800002a0 <.LBB1_3>:
800002a0: fb 24 04 00  	vlw12.v	v9, 0(v8)
800002a4: 57 c5 72 02  	vadd.vx	v10, v7, t0
800002a8: 7b 60 95 00  	vsw12.v	v9, 0(v10)
800002ac: 93 82 02 04  	addi	t0, t0, 64
800002b0: 57 84 80 02  	vadd.vv	v8, v8, v1
800002b4: e3 96 62 fe  	bne	t0, t1, 0x800002a0 <.LBB1_3>
800002b8: 93 02 00 00  	li	t0, 0
800002bc: 0b c0 00 04  	barrier	x0, x0, 1
800002c0: d7 b3 00 02  	vadd.vi	v7, v0, 1
800002c4: 57 44 70 02  	vadd.vx	v8, v7, zero
800002c8: d7 34 71 96  	vsll.vi	v9, v7, 2
800002cc: 0b 20 80 00  	regext	zero, zero, 8
800002d0: d7 a3 52 a6  	vmadd.vv	v7, v5, v5
800002d4: d7 32 71 96  	vsll.vi	v5, v7, 2
800002d8: 0b 20 00 04  	regext	zero, zero, 64
800002dc: d7 82 32 02  	vadd.vv	v5, v3, v5
800002e0: fb a2 02 00  	vlw12.v	v5, 0(v5)
800002e4: 13 03 40 04  	li	t1, 68
800002e8: 0b 20 00 04  	regext	zero, zero, 64
800002ec: 57 64 23 a6  	vmadd.vx	v8, t1, v2
800002f0: 7b 60 54 00  	vsw12.v	v5, 0(v8)
800002f4: 0b c0 00 04  	barrier	x0, x0, 1
800002f8: d7 32 61 96  	vsll.vi	v5, v6, 2
800002fc: 0b 20 00 04  	regext	zero, zero, 64
80000300: d7 82 32 02  	vadd.vv	v5, v3, v5
80000304: fb a2 02 00  	vlw12.v	v5, 0(v5)
80000308: 0b 20 00 04  	regext	zero, zero, 64
8000030c: 57 83 24 02  	vadd.vv	v6, v2, v9
80000310: 7b 60 53 00  	vsw12.v	v5, 0(v6)
80000314: 0b c0 00 04  	barrier	x0, x0, 1
80000318: 13 03 40 fc  	li	t1, -60
8000031c: d7 42 00 02  	vadd.vx	v5, v0, zero
80000320: 0b 20 00 04  	regext	zero, zero, 64
80000324: d7 62 43 a6  	vmadd.vx	v5, t1, v4
80000328: 57 33 03 96  	vsll.vi	v6, v0, 6
8000032c: 0b 20 00 04  	regext	zero, zero, 64
80000330: 57 03 23 0a  	vsub.vv	v6, v2, v6
80000334: 8b 03 83 04  	vadd12.vi	v7, v6, 72
80000338: 93 03 00 01  	li	t2, 16
8000033c: 6f 00 40 02  	j	0x80000360 <.LBB1_7>

80000340 <.LBB1_5>:
80000340: 5b 20 00 00  	join	zero, zero, 0
80000344: 7b e0 83 00  	vsw12.v	v8, 0(v7)

80000348 <.LBB1_6>:
80000348: 5b 20 00 00  	join	zero, zero, 0
8000034c: 0b c0 00 04  	barrier	x0, x0, 1
80000350: 93 82 12 00  	addi	t0, t0, 1
80000354: 8b 82 02 04  	vadd12.vi	v5, v5, 64
80000358: 8b 83 43 04  	vadd12.vi	v7, v7, 68
8000035c: 63 82 72 06  	beq	t0, t2, 0x800003c0 <.LBB1_12>

80000360 <.LBB1_7>:
80000360: 57 c4 02 5e  	vmv.v.x	v8, t0

80000364 <.Lpcrel_hi4>:
80000364: 17 03 00 00  	auipc	t1, 0
80000368: 5b 30 43 fe  	setrpc	zero, t1, -28
8000036c: db 4e 80 fc  	vblt	v8, v0, 0x80000348 <.LBB1_6>
80000370: 0b 94 83 04  	vsub12.vi	v8, v7, 72
80000374: 7b 24 04 00  	vlw12.v	v8, 0(v8)
80000378: fb a4 02 00  	vlw12.v	v9, 0(v5)
8000037c: 0b 95 43 00  	vsub12.vi	v10, v7, 4
80000380: 7b 25 05 00  	vlw12.v	v10, 0(v10)
80000384: 57 04 94 02  	vadd.vv	v8, v9, v8
80000388: d7 84 a1 0a  	vsub.vv	v9, v10, v3

8000038c <.Lpcrel_hi5>:
8000038c: 17 03 00 00  	auipc	t1, 0
80000390: 5b 30 03 01  	setrpc	zero, t1, 16
80000394: 5b 44 94 00  	vblt	v9, v8, 0x8000039c <.LBB1_10>
80000398: 57 44 90 02  	vadd.vx	v8, v9, zero

8000039c <.LBB1_10>:
8000039c: 5b 20 00 00  	join	zero, zero, 0
800003a0: 8b 94 43 04  	vsub12.vi	v9, v7, 68
800003a4: fb a4 04 00  	vlw12.v	v9, 0(v9)
800003a8: d7 84 91 0a  	vsub.vv	v9, v9, v3

800003ac <.Lpcrel_hi6>:
800003ac: 17 03 00 00  	auipc	t1, 0
800003b0: 5b 30 43 f9  	setrpc	zero, t1, -108
800003b4: db 46 94 f8  	vblt	v9, v8, 0x80000340 <.LBB1_5>
800003b8: 57 44 90 02  	vadd.vx	v8, v9, zero
800003bc: 6f f0 5f f8  	j	0x80000340 <.LBB1_5>

800003c0 <.LBB1_12>:
800003c0: 0b c0 00 04  	barrier	x0, x0, 1
800003c4: 93 02 c0 03  	li	t0, 60
800003c8: d7 42 00 02  	vadd.vx	v5, v0, zero
800003cc: 0b 20 00 04  	regext	zero, zero, 64
800003d0: d7 e2 42 ae  	vnmsub.vx	v5, t0, v4
800003d4: 8b 82 42 3c  	vadd12.vi	v5, v5, 964
800003d8: 0b 03 83 44  	vadd12.vi	v6, v6, 1096
800003dc: 93 02 e0 00  	li	t0, 14
800003e0: 93 03 10 00  	li	t2, 1
800003e4: 13 04 f0 ff  	li	s0, -1
800003e8: 6f 00 40 02  	j	0x8000040c <.LBB1_15>

800003ec <.LBB1_13>:
800003ec: 5b 20 00 00  	join	zero, zero, 0
800003f0: 7b 60 73 00  	vsw12.v	v7, 0(v6)

800003f4 <.LBB1_14>:
800003f4: 5b 20 00 00  	join	zero, zero, 0
800003f8: 0b c0 00 04  	barrier	x0, x0, 1
800003fc: b3 82 72 40  	sub	t0, t0, t2
80000400: d7 32 52 02  	vadd.vi	v5, v5, 4
80000404: 57 33 62 02  	vadd.vi	v6, v6, 4
80000408: 63 82 82 06  	beq	t0, s0, 0x8000046c <.LBB1_20>

8000040c <.LBB1_15>:
8000040c: d7 c3 02 5e  	vmv.v.x	v7, t0

80000410 <.Lpcrel_hi7>:
80000410: 17 03 00 00  	auipc	t1, 0
80000414: 5b 30 43 fe  	setrpc	zero, t1, -28
80000418: db 4e 70 fc  	vblt	v7, v0, 0x800003f4 <.LBB1_14>
8000041c: 8b 13 83 04  	vsub12.vi	v7, v6, 72
80000420: fb a3 03 00  	vlw12.v	v7, 0(v7)
80000424: 7b a4 02 00  	vlw12.v	v8, 0(v5)
80000428: 8b 14 43 00  	vsub12.vi	v9, v6, 4
8000042c: fb a4 04 00  	vlw12.v	v9, 0(v9)
80000430: d7 83 83 02  	vadd.vv	v7, v8, v7
80000434: 57 84 91 0a  	vsub.vv	v8, v9, v3

80000438 <.Lpcrel_hi8>:
80000438: 17 03 00 00  	auipc	t1, 0
8000043c: 5b 30 03 01  	setrpc	zero, t1, 16
80000440: 5b c4 83 00  	vblt	v8, v7, 0x80000448 <.LBB1_18>
80000444: d7 43 80 02  	vadd.vx	v7, v8, zero

80000448 <.LBB1_18>:
80000448: 5b 20 00 00  	join	zero, zero, 0
8000044c: 0b 14 43 04  	vsub12.vi	v8, v6, 68
80000450: 7b 24 04 00  	vlw12.v	v8, 0(v8)
80000454: 57 84 81 0a  	vsub.vv	v8, v8, v3

80000458 <.Lpcrel_hi9>:
80000458: 17 03 00 00  	auipc	t1, 0
8000045c: 5b 30 43 f9  	setrpc	zero, t1, -108
80000460: db c6 83 f8  	vblt	v8, v7, 0x800003ec <.LBB1_13>
80000464: d7 43 80 02  	vadd.vx	v7, v8, zero
80000468: 6f f0 5f f8  	j	0x800003ec <.LBB1_13>

8000046c <.LBB1_20>:
8000046c: 0b 20 80 00  	regext	zero, zero, 8
80000470: 57 80 41 02  	vadd.vv	v0, v4, v3
80000474: 57 30 02 02  	vadd.vi	v0, v0, 4
80000478: 0b 20 00 04  	regext	zero, zero, 64
8000047c: 57 01 21 02  	vadd.vv	v2, v2, v2
80000480: 93 02 80 04  	li	t0, 72
80000484: 13 03 80 48  	li	t1, 1160

80000488 <.LBB1_21>:
80000488: d7 c1 22 02  	vadd.vx	v3, v2, t0
8000048c: fb a1 01 00  	vlw12.v	v3, 0(v3)
80000490: 7b 60 30 00  	vsw12.v	v3, 0(v0)
80000494: 93 82 42 04  	addi	t0, t0, 68
80000498: 57 80 00 02  	vadd.vv	v0, v0, v1
8000049c: e3 96 62 fe  	bne	t0, t1, 0x80000488 <.LBB1_21>
800004a0: 83 20 81 ff  	lw	ra, -8(sp)
800004a4: 0b 20 90 00  	regext	zero, zero, 9
800004a8: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800004ac: 0b 20 90 00  	regext	zero, zero, 9
800004b0: 2b 21 80 7f  	vlw.v	v2, -8(v0)
800004b4: 0b 20 90 00  	regext	zero, zero, 9
800004b8: ab 21 40 7f  	vlw.v	v3, -12(v0)
800004bc: 0b 20 90 00  	regext	zero, zero, 9
800004c0: 2b 22 00 7f  	vlw.v	v4, -16(v0)
800004c4: 0b 20 90 00  	regext	zero, zero, 9
800004c8: ab 22 c0 7e  	vlw.v	v5, -20(v0)
800004cc: 0b 20 90 00  	regext	zero, zero, 9
800004d0: 2b 23 80 7e  	vlw.v	v6, -24(v0)
800004d4: 0b 20 90 00  	regext	zero, zero, 9
800004d8: ab 23 40 7e  	vlw.v	v7, -28(v0)
800004dc: 0b 20 90 00  	regext	zero, zero, 9
800004e0: 2b 24 00 7e  	vlw.v	v8, -32(v0)
800004e4: 0b 20 90 00  	regext	zero, zero, 9
800004e8: ab 24 c0 7d  	vlw.v	v9, -36(v0)
800004ec: 13 01 81 ff  	addi	sp, sp, -8
800004f0: 13 02 c2 fd  	addi	tp, tp, -36
800004f4: 67 80 00 00  	ret

800004f8 <nw_kernel2>:
800004f8: 13 01 01 01  	addi	sp, sp, 16
800004fc: 13 02 82 02  	addi	tp, tp, 40
80000500: 0b 20 10 00  	regext	zero, zero, 1
80000504: 57 40 02 5e  	vmv.v.x	v0, tp
80000508: 23 28 11 fe  	sw	ra, -16(sp)
8000050c: 0b 20 80 04  	regext	zero, zero, 72
80000510: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
80000514: 0b 20 80 04  	regext	zero, zero, 72
80000518: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
8000051c: 0b 20 80 04  	regext	zero, zero, 72
80000520: 2b 2a 30 fe  	vsw.v	v3, -12(v0)
80000524: 0b 20 80 04  	regext	zero, zero, 72
80000528: 2b 28 40 fe  	vsw.v	v4, -16(v0)
8000052c: 0b 20 80 04  	regext	zero, zero, 72
80000530: 2b 26 50 fe  	vsw.v	v5, -20(v0)
80000534: 0b 20 80 04  	regext	zero, zero, 72
80000538: 2b 24 60 fe  	vsw.v	v6, -24(v0)
8000053c: 0b 20 80 04  	regext	zero, zero, 72
80000540: 2b 22 70 fe  	vsw.v	v7, -28(v0)
80000544: 0b 20 80 04  	regext	zero, zero, 72
80000548: 2b 20 80 fe  	vsw.v	v8, -32(v0)
8000054c: 0b 20 80 04  	regext	zero, zero, 72
80000550: 2b 2e 90 fc  	vsw.v	v9, -36(v0)
80000554: 0b 20 80 04  	regext	zero, zero, 72
80000558: 2b 2c a0 fc  	vsw.v	v10, -40(v0)
8000055c: 83 22 85 01  	lw	t0, 24(a0)
80000560: 23 2e 51 fe  	sw	t0, -4(sp)
80000564: 83 22 05 01  	lw	t0, 16(a0)
80000568: 03 23 c5 00  	lw	t1, 12(a0)
8000056c: 83 23 45 00  	lw	t2, 4(a0)
80000570: 03 24 05 00  	lw	s0, 0(a0)
80000574: 83 24 45 01  	lw	s1, 20(a0)
80000578: 83 25 c5 02  	lw	a1, 44(a0)
8000057c: 03 26 85 02  	lw	a2, 40(a0)
80000580: 83 26 05 02  	lw	a3, 32(a0)
80000584: 23 2c d1 fe  	sw	a3, -8(sp)
80000588: 03 25 c5 01  	lw	a0, 28(a0)
8000058c: 23 2a a1 fe  	sw	a0, -12(sp)
80000590: 0b 20 10 00  	regext	zero, zero, 1
80000594: 57 c4 05 5e  	vmv.v.x	v8, a1
80000598: 0b 20 10 00  	regext	zero, zero, 1
8000059c: d7 43 06 5e  	vmv.v.x	v7, a2
800005a0: 0b 20 10 00  	regext	zero, zero, 1
800005a4: d7 c4 06 5e  	vmv.v.x	v9, a3
800005a8: 0b 20 10 00  	regext	zero, zero, 1
800005ac: 57 43 05 5e  	vmv.v.x	v6, a0
800005b0: 0b 20 10 00  	regext	zero, zero, 1
800005b4: d7 c2 04 5e  	vmv.v.x	v5, s1
800005b8: 0b 20 10 00  	regext	zero, zero, 1
800005bc: 57 c2 02 5e  	vmv.v.x	v4, t0
800005c0: 0b 20 10 00  	regext	zero, zero, 1
800005c4: 57 41 03 5e  	vmv.v.x	v2, t1
800005c8: 0b 20 10 00  	regext	zero, zero, 1
800005cc: d7 c1 03 5e  	vmv.v.x	v3, t2
800005d0: 0b 20 10 00  	regext	zero, zero, 1
800005d4: 57 45 04 5e  	vmv.v.x	v10, s0
800005d8: 57 40 00 5e  	vmv.v.x	v0, zero
800005dc: ef 00 00 37  	jal	0x8000094c <_Z12get_group_idj>
800005e0: 0b 20 10 00  	regext	zero, zero, 1
800005e4: d7 40 00 02  	vadd.vx	v1, v0, zero
800005e8: 57 40 00 5e  	vmv.v.x	v0, zero
800005ec: ef 00 c0 3c  	jal	0x800009b8 <_Z12get_local_idj>
800005f0: 57 41 00 5e  	vmv.v.x	v2, zero
800005f4: 83 22 81 ff  	lw	t0, -8(sp)
800005f8: 03 23 41 ff  	lw	t1, -12(sp)
800005fc: b3 82 62 40  	sub	t0, t0, t1
80000600: 0b 20 00 04  	regext	zero, zero, 64
80000604: d7 c0 12 02  	vadd.vx	v1, v1, t0
80000608: 0b 20 00 04  	regext	zero, zero, 64
8000060c: d7 b1 1f 2e  	vnot.v	v3, v1
80000610: 0b 20 80 00  	regext	zero, zero, 8
80000614: d7 81 34 02  	vadd.vv	v3, v3, v9
80000618: d7 31 32 96  	vsll.vi	v3, v3, 4
8000061c: d7 30 12 96  	vsll.vi	v1, v1, 4
80000620: 0b 20 80 00  	regext	zero, zero, 8
80000624: d7 82 33 02  	vadd.vv	v5, v3, v7
80000628: 0b 20 80 00  	regext	zero, zero, 8
8000062c: d7 00 14 02  	vadd.vv	v1, v1, v8
80000630: 0b 20 80 00  	regext	zero, zero, 8
80000634: d7 a2 12 a6  	vmadd.vv	v5, v5, v1
80000638: d7 00 50 02  	vadd.vv	v1, v5, v0

8000063c <.Lpcrel_hi10>:
8000063c: 17 03 00 00  	auipc	t1, 0
80000640: d7 41 03 5e  	vmv.v.x	v3, t1
80000644: 5b 30 c3 02  	setrpc	zero, t1, 44
80000648: 5b 10 01 02  	vbne	v0, v2, 0x80000668 <.LBB2_2>
8000064c: d7 41 03 5e  	vmv.v.x	v3, t1
80000650: 57 31 51 96  	vsll.vi	v2, v5, 2
80000654: 0b 20 00 04  	regext	zero, zero, 64
80000658: 57 01 31 02  	vadd.vv	v2, v3, v2
8000065c: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000660: 0b 20 80 00  	regext	zero, zero, 8
80000664: 7b 60 21 00  	vsw12.v	v2, 0(v2)

80000668 <.LBB2_2>:
80000668: 5b 20 00 00  	join	zero, zero, 0
8000066c: 93 02 00 00  	li	t0, 0
80000670: 03 23 c1 ff  	lw	t1, -4(sp)
80000674: 57 b3 10 02  	vadd.vi	v6, v1, 1
80000678: 57 31 01 96  	vsll.vi	v2, v0, 2
8000067c: 0b 20 00 04  	regext	zero, zero, 64
80000680: d7 03 41 02  	vadd.vv	v7, v4, v2
80000684: 0b 20 80 04  	regext	zero, zero, 72
80000688: d7 80 14 02  	vadd.vv	v1, v1, v9
8000068c: d7 30 13 96  	vsll.vi	v1, v1, 6
80000690: 0b 20 80 00  	regext	zero, zero, 8
80000694: 57 02 04 02  	vadd.vv	v4, v0, v8
80000698: 0b 20 00 04  	regext	zero, zero, 64
8000069c: 57 34 92 96  	vsll.vi	v8, v9, 4
800006a0: 0b 20 00 04  	regext	zero, zero, 64
800006a4: 57 04 74 02  	vadd.vv	v8, v7, v8
800006a8: 0b 20 00 04  	regext	zero, zero, 64
800006ac: d7 34 12 96  	vsll.vi	v9, v1, 4
800006b0: 57 84 84 0a  	vsub.vv	v8, v8, v9
800006b4: 0b 14 f4 00  	vsub12.vi	v8, v8, 15
800006b8: 0b 20 00 04  	regext	zero, zero, 64
800006bc: d7 44 50 02  	vadd.vx	v9, v5, zero
800006c0: d7 24 44 a6  	vmadd.vv	v9, v8, v4
800006c4: 57 32 91 96  	vsll.vi	v4, v9, 2
800006c8: d7 00 12 02  	vadd.vv	v1, v1, v4
800006cc: 0b 20 00 04  	regext	zero, zero, 64
800006d0: 57 32 63 96  	vsll.vi	v4, v6, 6
800006d4: 57 02 12 0a  	vsub.vv	v4, v1, v4
800006d8: 0b 20 80 00  	regext	zero, zero, 8
800006dc: d7 00 45 02  	vadd.vv	v1, v4, v10
800006e0: 57 34 12 02  	vadd.vi	v8, v1, 4
800006e4: 0b 20 00 04  	regext	zero, zero, 64
800006e8: d7 30 51 96  	vsll.vi	v1, v5, 2
800006ec: 13 03 00 40  	li	t1, 1024

800006f0 <.LBB2_3>:
800006f0: fb 24 04 00  	vlw12.v	v9, 0(v8)
800006f4: 57 c5 72 02  	vadd.vx	v10, v7, t0
800006f8: 7b 60 95 00  	vsw12.v	v9, 0(v10)
800006fc: 93 82 02 04  	addi	t0, t0, 64
80000700: 57 84 80 02  	vadd.vv	v8, v8, v1
80000704: e3 96 62 fe  	bne	t0, t1, 0x800006f0 <.LBB2_3>
80000708: 93 02 00 00  	li	t0, 0
8000070c: 0b c0 00 04  	barrier	x0, x0, 1
80000710: d7 b3 00 02  	vadd.vi	v7, v0, 1
80000714: 57 44 70 02  	vadd.vx	v8, v7, zero
80000718: d7 34 71 96  	vsll.vi	v9, v7, 2
8000071c: 0b 20 80 00  	regext	zero, zero, 8
80000720: d7 a3 52 a6  	vmadd.vv	v7, v5, v5
80000724: d7 32 71 96  	vsll.vi	v5, v7, 2
80000728: 0b 20 00 04  	regext	zero, zero, 64
8000072c: d7 82 32 02  	vadd.vv	v5, v3, v5
80000730: fb a2 02 00  	vlw12.v	v5, 0(v5)
80000734: 13 03 40 04  	li	t1, 68
80000738: 0b 20 00 04  	regext	zero, zero, 64
8000073c: 57 64 23 a6  	vmadd.vx	v8, t1, v2
80000740: 7b 60 54 00  	vsw12.v	v5, 0(v8)
80000744: 0b c0 00 04  	barrier	x0, x0, 1
80000748: d7 32 61 96  	vsll.vi	v5, v6, 2
8000074c: 0b 20 00 04  	regext	zero, zero, 64
80000750: d7 82 32 02  	vadd.vv	v5, v3, v5
80000754: fb a2 02 00  	vlw12.v	v5, 0(v5)
80000758: 0b 20 00 04  	regext	zero, zero, 64
8000075c: 57 83 24 02  	vadd.vv	v6, v2, v9
80000760: 7b 60 53 00  	vsw12.v	v5, 0(v6)
80000764: 0b c0 00 04  	barrier	x0, x0, 1
80000768: 13 03 40 fc  	li	t1, -60
8000076c: d7 42 00 02  	vadd.vx	v5, v0, zero
80000770: 0b 20 00 04  	regext	zero, zero, 64
80000774: d7 62 43 a6  	vmadd.vx	v5, t1, v4
80000778: 57 33 03 96  	vsll.vi	v6, v0, 6
8000077c: 0b 20 00 04  	regext	zero, zero, 64
80000780: 57 03 23 0a  	vsub.vv	v6, v2, v6
80000784: 8b 03 83 04  	vadd12.vi	v7, v6, 72
80000788: 93 03 00 01  	li	t2, 16
8000078c: 6f 00 40 02  	j	0x800007b0 <.LBB2_7>

80000790 <.LBB2_5>:
80000790: 5b 20 00 00  	join	zero, zero, 0
80000794: 7b e0 83 00  	vsw12.v	v8, 0(v7)

80000798 <.LBB2_6>:
80000798: 5b 20 00 00  	join	zero, zero, 0
8000079c: 0b c0 00 04  	barrier	x0, x0, 1
800007a0: 93 82 12 00  	addi	t0, t0, 1
800007a4: 8b 82 02 04  	vadd12.vi	v5, v5, 64
800007a8: 8b 83 43 04  	vadd12.vi	v7, v7, 68
800007ac: 63 82 72 06  	beq	t0, t2, 0x80000810 <.LBB2_12>

800007b0 <.LBB2_7>:
800007b0: 57 c4 02 5e  	vmv.v.x	v8, t0

800007b4 <.Lpcrel_hi11>:
800007b4: 17 03 00 00  	auipc	t1, 0
800007b8: 5b 30 43 fe  	setrpc	zero, t1, -28
800007bc: db 4e 80 fc  	vblt	v8, v0, 0x80000798 <.LBB2_6>
800007c0: 0b 94 83 04  	vsub12.vi	v8, v7, 72
800007c4: 7b 24 04 00  	vlw12.v	v8, 0(v8)
800007c8: fb a4 02 00  	vlw12.v	v9, 0(v5)
800007cc: 0b 95 43 00  	vsub12.vi	v10, v7, 4
800007d0: 7b 25 05 00  	vlw12.v	v10, 0(v10)
800007d4: 57 04 94 02  	vadd.vv	v8, v9, v8
800007d8: d7 84 a1 0a  	vsub.vv	v9, v10, v3

800007dc <.Lpcrel_hi12>:
800007dc: 17 03 00 00  	auipc	t1, 0
800007e0: 5b 30 03 01  	setrpc	zero, t1, 16
800007e4: 5b 44 94 00  	vblt	v9, v8, 0x800007ec <.LBB2_10>
800007e8: 57 44 90 02  	vadd.vx	v8, v9, zero

800007ec <.LBB2_10>:
800007ec: 5b 20 00 00  	join	zero, zero, 0
800007f0: 8b 94 43 04  	vsub12.vi	v9, v7, 68
800007f4: fb a4 04 00  	vlw12.v	v9, 0(v9)
800007f8: d7 84 91 0a  	vsub.vv	v9, v9, v3

800007fc <.Lpcrel_hi13>:
800007fc: 17 03 00 00  	auipc	t1, 0
80000800: 5b 30 43 f9  	setrpc	zero, t1, -108
80000804: db 46 94 f8  	vblt	v9, v8, 0x80000790 <.LBB2_5>
80000808: 57 44 90 02  	vadd.vx	v8, v9, zero
8000080c: 6f f0 5f f8  	j	0x80000790 <.LBB2_5>

80000810 <.LBB2_12>:
80000810: 93 02 c0 03  	li	t0, 60
80000814: d7 42 00 02  	vadd.vx	v5, v0, zero
80000818: 0b 20 00 04  	regext	zero, zero, 64
8000081c: d7 e2 42 ae  	vnmsub.vx	v5, t0, v4
80000820: 8b 82 42 3c  	vadd12.vi	v5, v5, 964
80000824: 0b 03 83 44  	vadd12.vi	v6, v6, 1096
80000828: 93 02 e0 00  	li	t0, 14
8000082c: 93 03 10 00  	li	t2, 1
80000830: 13 04 f0 ff  	li	s0, -1
80000834: 6f 00 40 02  	j	0x80000858 <.LBB2_15>

80000838 <.LBB2_13>:
80000838: 5b 20 00 00  	join	zero, zero, 0
8000083c: 7b 60 73 00  	vsw12.v	v7, 0(v6)

80000840 <.LBB2_14>:
80000840: 5b 20 00 00  	join	zero, zero, 0
80000844: 0b c0 00 04  	barrier	x0, x0, 1
80000848: b3 82 72 40  	sub	t0, t0, t2
8000084c: d7 32 52 02  	vadd.vi	v5, v5, 4
80000850: 57 33 62 02  	vadd.vi	v6, v6, 4
80000854: 63 82 82 06  	beq	t0, s0, 0x800008b8 <.LBB2_20>

80000858 <.LBB2_15>:
80000858: d7 c3 02 5e  	vmv.v.x	v7, t0

8000085c <.Lpcrel_hi14>:
8000085c: 17 03 00 00  	auipc	t1, 0
80000860: 5b 30 43 fe  	setrpc	zero, t1, -28
80000864: db 4e 70 fc  	vblt	v7, v0, 0x80000840 <.LBB2_14>
80000868: 8b 13 83 04  	vsub12.vi	v7, v6, 72
8000086c: fb a3 03 00  	vlw12.v	v7, 0(v7)
80000870: 7b a4 02 00  	vlw12.v	v8, 0(v5)
80000874: 8b 14 43 00  	vsub12.vi	v9, v6, 4
80000878: fb a4 04 00  	vlw12.v	v9, 0(v9)
8000087c: d7 83 83 02  	vadd.vv	v7, v8, v7
80000880: 57 84 91 0a  	vsub.vv	v8, v9, v3

80000884 <.Lpcrel_hi15>:
80000884: 17 03 00 00  	auipc	t1, 0
80000888: 5b 30 03 01  	setrpc	zero, t1, 16
8000088c: 5b c4 83 00  	vblt	v8, v7, 0x80000894 <.LBB2_18>
80000890: d7 43 80 02  	vadd.vx	v7, v8, zero

80000894 <.LBB2_18>:
80000894: 5b 20 00 00  	join	zero, zero, 0
80000898: 0b 14 43 04  	vsub12.vi	v8, v6, 68
8000089c: 7b 24 04 00  	vlw12.v	v8, 0(v8)
800008a0: 57 84 81 0a  	vsub.vv	v8, v8, v3

800008a4 <.Lpcrel_hi16>:
800008a4: 17 03 00 00  	auipc	t1, 0
800008a8: 5b 30 43 f9  	setrpc	zero, t1, -108
800008ac: db c6 83 f8  	vblt	v8, v7, 0x80000838 <.LBB2_13>
800008b0: d7 43 80 02  	vadd.vx	v7, v8, zero
800008b4: 6f f0 5f f8  	j	0x80000838 <.LBB2_13>

800008b8 <.LBB2_20>:
800008b8: 0b 20 80 00  	regext	zero, zero, 8
800008bc: 57 80 41 02  	vadd.vv	v0, v4, v3
800008c0: 57 30 02 02  	vadd.vi	v0, v0, 4
800008c4: 0b 20 00 04  	regext	zero, zero, 64
800008c8: 57 01 21 02  	vadd.vv	v2, v2, v2
800008cc: 93 02 80 04  	li	t0, 72
800008d0: 13 03 80 48  	li	t1, 1160

800008d4 <.LBB2_21>:
800008d4: d7 c1 22 02  	vadd.vx	v3, v2, t0
800008d8: fb a1 01 00  	vlw12.v	v3, 0(v3)
800008dc: 7b 60 30 00  	vsw12.v	v3, 0(v0)
800008e0: 93 82 42 04  	addi	t0, t0, 68
800008e4: 57 80 00 02  	vadd.vv	v0, v0, v1
800008e8: e3 96 62 fe  	bne	t0, t1, 0x800008d4 <.LBB2_21>
800008ec: 83 20 01 ff  	lw	ra, -16(sp)
800008f0: 0b 20 90 00  	regext	zero, zero, 9
800008f4: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800008f8: 0b 20 90 00  	regext	zero, zero, 9
800008fc: 2b 21 80 7f  	vlw.v	v2, -8(v0)
80000900: 0b 20 90 00  	regext	zero, zero, 9
80000904: ab 21 40 7f  	vlw.v	v3, -12(v0)
80000908: 0b 20 90 00  	regext	zero, zero, 9
8000090c: 2b 22 00 7f  	vlw.v	v4, -16(v0)
80000910: 0b 20 90 00  	regext	zero, zero, 9
80000914: ab 22 c0 7e  	vlw.v	v5, -20(v0)
80000918: 0b 20 90 00  	regext	zero, zero, 9
8000091c: 2b 23 80 7e  	vlw.v	v6, -24(v0)
80000920: 0b 20 90 00  	regext	zero, zero, 9
80000924: ab 23 40 7e  	vlw.v	v7, -28(v0)
80000928: 0b 20 90 00  	regext	zero, zero, 9
8000092c: 2b 24 00 7e  	vlw.v	v8, -32(v0)
80000930: 0b 20 90 00  	regext	zero, zero, 9
80000934: ab 24 c0 7d  	vlw.v	v9, -36(v0)
80000938: 0b 20 90 00  	regext	zero, zero, 9
8000093c: 2b 25 80 7d  	vlw.v	v10, -40(v0)
80000940: 13 01 01 ff  	addi	sp, sp, -16
80000944: 13 02 82 fd  	addi	tp, tp, -40
80000948: 67 80 00 00  	ret

8000094c <_Z12get_group_idj>:
8000094c: 13 01 41 00  	addi	sp, sp, 4
80000950: 23 2e 11 fe  	sw	ra, -4(sp)
80000954: 93 02 20 00  	li	t0, 2
80000958: d7 c0 02 5e  	vmv.v.x	v1, t0

8000095c <.Lpcrel_hi0>:
8000095c: 17 03 00 00  	auipc	t1, 0
80000960: 5b 30 c3 04  	setrpc	zero, t1, 76
80000964: 5b 88 00 02  	vbeq	v0, v1, 0x80000994 <.LBB0_4>
80000968: 93 02 10 00  	li	t0, 1
8000096c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000970 <.Lpcrel_hi1>:
80000970: 17 03 00 00  	auipc	t1, 0
80000974: 5b 30 83 03  	setrpc	zero, t1, 56
80000978: 5b 82 00 02  	vbeq	v0, v1, 0x8000099c <.LBB0_5>
8000097c: d7 40 00 5e  	vmv.v.x	v1, zero

80000980 <.Lpcrel_hi2>:
80000980: 17 03 00 00  	auipc	t1, 0
80000984: 5b 30 83 02  	setrpc	zero, t1, 40
80000988: 5b 9e 00 00  	vbne	v0, v1, 0x800009a4 <.LBB0_6>
8000098c: ef 00 c0 10  	jal	0x80000a98 <__builtin_riscv_workgroup_id_x>
80000990: 6f 00 80 01  	j	0x800009a8 <.LBB0_7>

80000994 <.LBB0_4>:
80000994: ef 00 c0 11  	jal	0x80000ab0 <__builtin_riscv_workgroup_id_z>
80000998: 6f 00 00 01  	j	0x800009a8 <.LBB0_7>

8000099c <.LBB0_5>:
8000099c: ef 00 80 10  	jal	0x80000aa4 <__builtin_riscv_workgroup_id_y>
800009a0: 6f 00 80 00  	j	0x800009a8 <.LBB0_7>

800009a4 <.LBB0_6>:
800009a4: 57 40 00 5e  	vmv.v.x	v0, zero

800009a8 <.LBB0_7>:
800009a8: 5b 20 00 00  	join	zero, zero, 0
800009ac: 83 20 c1 ff  	lw	ra, -4(sp)
800009b0: 13 01 c1 ff  	addi	sp, sp, -4
800009b4: 67 80 00 00  	ret

800009b8 <_Z12get_local_idj>:
800009b8: 13 01 41 00  	addi	sp, sp, 4
800009bc: 23 2e 11 fe  	sw	ra, -4(sp)
800009c0: 93 02 20 00  	li	t0, 2
800009c4: d7 c0 02 5e  	vmv.v.x	v1, t0

800009c8 <.Lpcrel_hi0>:
800009c8: 17 03 00 00  	auipc	t1, 0
800009cc: 5b 30 c3 04  	setrpc	zero, t1, 76
800009d0: 5b 88 00 02  	vbeq	v0, v1, 0x80000a00 <.LBB0_4>
800009d4: 93 02 10 00  	li	t0, 1
800009d8: d7 c0 02 5e  	vmv.v.x	v1, t0

800009dc <.Lpcrel_hi1>:
800009dc: 17 03 00 00  	auipc	t1, 0
800009e0: 5b 30 83 03  	setrpc	zero, t1, 56
800009e4: 5b 82 00 02  	vbeq	v0, v1, 0x80000a08 <.LBB0_5>
800009e8: d7 40 00 5e  	vmv.v.x	v1, zero

800009ec <.Lpcrel_hi2>:
800009ec: 17 03 00 00  	auipc	t1, 0
800009f0: 5b 30 83 02  	setrpc	zero, t1, 40
800009f4: 5b 9e 00 00  	vbne	v0, v1, 0x80000a10 <.LBB0_6>
800009f8: ef 00 40 0c  	jal	0x80000abc <__builtin_riscv_workitem_id_x>
800009fc: 6f 00 80 01  	j	0x80000a14 <.LBB0_7>

80000a00 <.LBB0_4>:
80000a00: ef 00 80 12  	jal	0x80000b28 <__builtin_riscv_workitem_id_z>
80000a04: 6f 00 00 01  	j	0x80000a14 <.LBB0_7>

80000a08 <.LBB0_5>:
80000a08: ef 00 40 0e  	jal	0x80000aec <__builtin_riscv_workitem_id_y>
80000a0c: 6f 00 80 00  	j	0x80000a14 <.LBB0_7>

80000a10 <.LBB0_6>:
80000a10: 57 40 00 5e  	vmv.v.x	v0, zero

80000a14 <.LBB0_7>:
80000a14: 5b 20 00 00  	join	zero, zero, 0
80000a18: 83 20 c1 ff  	lw	ra, -4(sp)
80000a1c: 13 01 c1 ff  	addi	sp, sp, -4
80000a20: 67 80 00 00  	ret

80000a24 <__builtin_riscv_global_linear_id>:
80000a24: 13 01 41 00  	addi	sp, sp, 4
80000a28: 23 2e 11 fe  	sw	ra, -4(sp)
80000a2c: f3 26 30 80  	csrr	a3, 2051
80000a30: 83 a2 86 00  	lw	t0, 8(a3)
80000a34: ef 00 80 12  	jal	0x80000b5c <__builtin_riscv_global_id_x>
80000a38: 83 ae 46 02  	lw	t4, 36(a3)
80000a3c: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000a40: 13 0f 10 00  	li	t5, 1
80000a44: 63 82 e2 05  	beq	t0, t5, 0x80000a88 <.GLR>

80000a48 <.GL_2DIM>:
80000a48: ef 00 80 14  	jal	0x80000b90 <__builtin_riscv_global_id_y>
80000a4c: 83 af c6 00  	lw	t6, 12(a3)
80000a50: 03 af 86 02  	lw	t5, 40(a3)
80000a54: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000a58: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000a5c: d7 02 53 02  	vadd.vv	v5, v5, v6
80000a60: 13 0f 20 00  	li	t5, 2
80000a64: 63 82 e2 03  	beq	t0, t5, 0x80000a88 <.GLR>

80000a68 <.GL_3DIM>:
80000a68: ef 00 80 15  	jal	0x80000bc0 <__builtin_riscv_global_id_z>
80000a6c: 83 af c6 00  	lw	t6, 12(a3)
80000a70: 03 a3 06 01  	lw	t1, 16(a3)
80000a74: 03 af c6 02  	lw	t5, 44(a3)
80000a78: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000a7c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000a80: 57 63 63 96  	vmul.vx	v6, v6, t1
80000a84: d7 02 53 02  	vadd.vv	v5, v5, v6

80000a88 <.GLR>:
80000a88: 57 40 50 02  	vadd.vx	v0, v5, zero
80000a8c: 83 20 c1 ff  	lw	ra, -4(sp)
80000a90: 13 01 c1 ff  	addi	sp, sp, -4
80000a94: 67 80 00 00  	ret

80000a98 <__builtin_riscv_workgroup_id_x>:
80000a98: 73 25 80 80  	csrr	a0, 2056
80000a9c: 57 40 05 5e  	vmv.v.x	v0, a0
80000aa0: 67 80 00 00  	ret

80000aa4 <__builtin_riscv_workgroup_id_y>:
80000aa4: 73 25 90 80  	csrr	a0, 2057
80000aa8: 57 40 05 5e  	vmv.v.x	v0, a0
80000aac: 67 80 00 00  	ret

80000ab0 <__builtin_riscv_workgroup_id_z>:
80000ab0: 73 25 a0 80  	csrr	a0, 2058
80000ab4: 57 40 05 5e  	vmv.v.x	v0, a0
80000ab8: 67 80 00 00  	ret

80000abc <__builtin_riscv_workitem_id_x>:
80000abc: 13 01 41 00  	addi	sp, sp, 4
80000ac0: 23 2e 11 fe  	sw	ra, -4(sp)
80000ac4: 73 25 30 80  	csrr	a0, 2051
80000ac8: 83 22 85 00  	lw	t0, 8(a0)
80000acc: 73 23 00 80  	csrr	t1, 2048
80000ad0: 57 a1 08 52  	vid.v	v2
80000ad4: 57 40 23 02  	vadd.vx	v0, v2, t1
80000ad8: 03 2e 85 01  	lw	t3, 24(a0)
80000adc: 57 60 0e 8a  	vremu.vx	v0, v0, t3
80000ae0: 83 20 c1 ff  	lw	ra, -4(sp)
80000ae4: 13 01 c1 ff  	addi	sp, sp, -4
80000ae8: 67 80 00 00  	ret

80000aec <__builtin_riscv_workitem_id_y>:
80000aec: 13 01 41 00  	addi	sp, sp, 4
80000af0: 23 2e 11 fe  	sw	ra, -4(sp)
80000af4: 73 25 30 80  	csrr	a0, 2051
80000af8: 83 22 85 00  	lw	t0, 8(a0)
80000afc: 73 23 00 80  	csrr	t1, 2048
80000b00: 57 a1 08 52  	vid.v	v2
80000b04: 57 40 23 02  	vadd.vx	v0, v2, t1
80000b08: 03 2e 85 01  	lw	t3, 24(a0)
80000b0c: 83 2e c5 01  	lw	t4, 28(a0)
80000b10: b3 8e ce 03  	mul	t4, t4, t3
80000b14: 57 e0 0e 8a  	vremu.vx	v0, v0, t4
80000b18: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000b1c: 83 20 c1 ff  	lw	ra, -4(sp)
80000b20: 13 01 c1 ff  	addi	sp, sp, -4
80000b24: 67 80 00 00  	ret

80000b28 <__builtin_riscv_workitem_id_z>:
80000b28: 13 01 41 00  	addi	sp, sp, 4
80000b2c: 23 2e 11 fe  	sw	ra, -4(sp)
80000b30: 73 25 30 80  	csrr	a0, 2051
80000b34: 73 23 00 80  	csrr	t1, 2048
80000b38: 57 a1 08 52  	vid.v	v2
80000b3c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000b40: 03 2e 85 01  	lw	t3, 24(a0)
80000b44: 83 2e c5 01  	lw	t4, 28(a0)
80000b48: b3 8e ce 03  	mul	t4, t4, t3
80000b4c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000b50: 83 20 c1 ff  	lw	ra, -4(sp)
80000b54: 13 01 c1 ff  	addi	sp, sp, -4
80000b58: 67 80 00 00  	ret

80000b5c <__builtin_riscv_global_id_x>:
80000b5c: 13 01 41 00  	addi	sp, sp, 4
80000b60: 23 2e 11 fe  	sw	ra, -4(sp)
80000b64: ef f0 9f f5  	jal	0x80000abc <__builtin_riscv_workitem_id_x>
80000b68: 73 25 30 80  	csrr	a0, 2051
80000b6c: 73 23 80 80  	csrr	t1, 2056
80000b70: 03 2e 85 01  	lw	t3, 24(a0)
80000b74: 83 2e 45 02  	lw	t4, 36(a0)
80000b78: b3 0f c3 03  	mul	t6, t1, t3
80000b7c: b3 8f df 01  	add	t6, t6, t4
80000b80: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000b84: 83 20 c1 ff  	lw	ra, -4(sp)
80000b88: 13 01 c1 ff  	addi	sp, sp, -4
80000b8c: 67 80 00 00  	ret

80000b90 <__builtin_riscv_global_id_y>:
80000b90: 13 01 41 00  	addi	sp, sp, 4
80000b94: 23 2e 11 fe  	sw	ra, -4(sp)
80000b98: ef f0 5f f5  	jal	0x80000aec <__builtin_riscv_workitem_id_y>
80000b9c: 73 23 90 80  	csrr	t1, 2057
80000ba0: 83 23 c5 01  	lw	t2, 28(a0)
80000ba4: 83 2e 85 02  	lw	t4, 40(a0)
80000ba8: 33 0e 73 02  	mul	t3, t1, t2
80000bac: 33 0e de 01  	add	t3, t3, t4
80000bb0: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000bb4: 83 20 c1 ff  	lw	ra, -4(sp)
80000bb8: 13 01 c1 ff  	addi	sp, sp, -4
80000bbc: 67 80 00 00  	ret

80000bc0 <__builtin_riscv_global_id_z>:
80000bc0: 13 01 41 00  	addi	sp, sp, 4
80000bc4: 23 2e 11 fe  	sw	ra, -4(sp)
80000bc8: ef f0 1f f6  	jal	0x80000b28 <__builtin_riscv_workitem_id_z>
80000bcc: 73 25 30 80  	csrr	a0, 2051
80000bd0: 73 23 a0 80  	csrr	t1, 2058
80000bd4: 83 23 05 02  	lw	t2, 32(a0)
80000bd8: 03 2e c5 02  	lw	t3, 44(a0)
80000bdc: b3 83 63 02  	mul	t2, t2, t1
80000be0: b3 83 c3 01  	add	t2, t2, t3
80000be4: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000be8: 83 20 c1 ff  	lw	ra, -4(sp)
80000bec: 13 01 c1 ff  	addi	sp, sp, -4
80000bf0: 67 80 00 00  	ret

80000bf4 <__builtin_riscv_local_size_x>:
80000bf4: 73 25 30 80  	csrr	a0, 2051
80000bf8: 83 22 85 01  	lw	t0, 24(a0)
80000bfc: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c00: 67 80 00 00  	ret

80000c04 <__builtin_riscv_local_size_y>:
80000c04: 73 25 30 80  	csrr	a0, 2051
80000c08: 83 22 c5 01  	lw	t0, 28(a0)
80000c0c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c10: 67 80 00 00  	ret

80000c14 <__builtin_riscv_local_size_z>:
80000c14: 73 25 30 80  	csrr	a0, 2051
80000c18: 83 22 05 02  	lw	t0, 32(a0)
80000c1c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c20: 67 80 00 00  	ret

80000c24 <__builtin_riscv_global_size_x>:
80000c24: 73 25 30 80  	csrr	a0, 2051
80000c28: 83 22 c5 00  	lw	t0, 12(a0)
80000c2c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c30: 67 80 00 00  	ret

80000c34 <__builtin_riscv_global_size_y>:
80000c34: 73 25 30 80  	csrr	a0, 2051
80000c38: 83 22 05 01  	lw	t0, 16(a0)
80000c3c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c40: 67 80 00 00  	ret

80000c44 <__builtin_riscv_global_size_z>:
80000c44: 73 25 30 80  	csrr	a0, 2051
80000c48: 83 22 45 01  	lw	t0, 20(a0)
80000c4c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c50: 67 80 00 00  	ret

80000c54 <__builtin_riscv_global_offset_x>:
80000c54: 73 25 30 80  	csrr	a0, 2051
80000c58: 83 22 45 02  	lw	t0, 36(a0)
80000c5c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c60: 67 80 00 00  	ret

80000c64 <__builtin_riscv_global_offset_y>:
80000c64: 73 25 30 80  	csrr	a0, 2051
80000c68: 83 22 85 02  	lw	t0, 40(a0)
80000c6c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c70: 67 80 00 00  	ret

80000c74 <__builtin_riscv_global_offset_z>:
80000c74: 73 25 30 80  	csrr	a0, 2051
80000c78: 83 22 c5 02  	lw	t0, 44(a0)
80000c7c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c80: 67 80 00 00  	ret

80000c84 <__builtin_riscv_num_groups_x>:
80000c84: 73 25 30 80  	csrr	a0, 2051
80000c88: 03 23 c5 00  	lw	t1, 12(a0)
80000c8c: 83 22 85 01  	lw	t0, 24(a0)
80000c90: 33 53 53 02  	divu	t1, t1, t0
80000c94: 57 40 03 5e  	vmv.v.x	v0, t1
80000c98: 67 80 00 00  	ret

80000c9c <__builtin_riscv_num_groups_y>:
80000c9c: 73 25 30 80  	csrr	a0, 2051
80000ca0: 03 23 05 01  	lw	t1, 16(a0)
80000ca4: 83 22 c5 01  	lw	t0, 28(a0)
80000ca8: 33 53 53 02  	divu	t1, t1, t0
80000cac: 57 40 03 5e  	vmv.v.x	v0, t1
80000cb0: 67 80 00 00  	ret

80000cb4 <__builtin_riscv_num_groups_z>:
80000cb4: 73 25 30 80  	csrr	a0, 2051
80000cb8: 03 23 45 01  	lw	t1, 20(a0)
80000cbc: 83 23 05 02  	lw	t2, 32(a0)
80000cc0: 33 53 73 02  	divu	t1, t1, t2
80000cc4: 57 40 03 5e  	vmv.v.x	v0, t1
80000cc8: 67 80 00 00  	ret

80000ccc <__builtin_riscv_work_dim>:
80000ccc: 73 25 30 80  	csrr	a0, 2051
80000cd0: 83 22 85 00  	lw	t0, 8(a0)
80000cd4: 57 c0 02 5e  	vmv.v.x	v0, t0
80000cd8: 67 80 00 00  	ret
