# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/ALU.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/ALUDataMUX.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/AddressMUX.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/Computer.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/Controler.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/DataMemory.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/EXMEM.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/IDEX.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/IFID.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/IMem.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/ImmGen.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/MEMWB.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/PC.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/PCPlusOffset.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/PCPlusOneAddress.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/RegisterFile.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/WriteBackMUX.v" \
"../../../../CPU-BasicPipeline.srcs/sources_1/new/seg7x16.v" \
"../../../../CPU-BasicPipeline.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
