INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/VRAM/sim/VRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCLK_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.gen/sources_1/ip/PCLK/PCLK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCLK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDataProcessing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayScanTiming
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DU_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DU_test_tb
