/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [32:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [31:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = _00_ ? celloutsig_0_2z : in_data[78];
  assign celloutsig_0_1z = ~in_data[14];
  assign celloutsig_0_10z = celloutsig_0_7z | ~(_02_);
  assign celloutsig_1_11z = _03_ | ~(celloutsig_1_2z[19]);
  assign celloutsig_1_18z = celloutsig_1_7z | ~(celloutsig_1_4z[3]);
  assign celloutsig_1_7z = celloutsig_1_3z[8] ^ celloutsig_1_2z[11];
  reg [7:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 8'h00;
    else _12_ <= in_data[52:45];
  assign { _04_[7:6], _02_, _04_[4:1], _00_ } = _12_;
  reg [10:0] _13_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 11'h000;
    else _13_ <= { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z };
  assign { _01_, _05_[9:6], _03_, _05_[4:0] } = _13_;
  assign celloutsig_1_0z = in_data[190:188] < in_data[113:111];
  assign celloutsig_1_6z = { celloutsig_1_4z[3:2], celloutsig_1_1z } < { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_4z = { _04_[4:1], _00_, celloutsig_0_1z } % { 1'h1, in_data[16:12] };
  assign celloutsig_0_9z = { in_data[33:5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, in_data[47:33], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[186:178] % { 1'h1, in_data[142:135] };
  assign celloutsig_1_4z = { in_data[127:109], celloutsig_1_1z } % { 1'h1, in_data[125:108], in_data[96] };
  assign celloutsig_1_19z = celloutsig_1_4z[6:3] % { 1'h1, celloutsig_1_4z[12:11], celloutsig_1_11z };
  assign celloutsig_0_6z = | { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, _04_[7:6], _02_, _04_[4:1], _00_, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_1z & in_data[17];
  assign celloutsig_0_3z = ~^ _04_[4:2];
  assign celloutsig_0_7z = ~^ { celloutsig_0_2z, celloutsig_0_5z, _04_[7:6], _02_, _04_[4:1], _00_ };
  assign celloutsig_1_1z = ~^ in_data[109:105];
  assign celloutsig_1_5z = ~^ celloutsig_1_2z[7:3];
  assign celloutsig_1_2z = { in_data[185:158], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> { in_data[153:123], celloutsig_1_0z };
  assign { _04_[5], _04_[0] } = { _02_, _00_ };
  assign { _05_[10], _05_[5] } = { _01_, _03_ };
  assign { out_data[128], out_data[99:96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z[32:1], celloutsig_0_10z };
endmodule
