Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Oct 16 15:49:47 2019
| Host         : omareldash-localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file zynq_wrapper_control_sets_placed.rpt
| Design       : zynq_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   172 |
| Unused register locations in slices containing registers |   396 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1149 |          277 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1753 |          445 |
| Yes          | No                    | No                     |             515 |          144 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3587 |         1089 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                             Enable Signal                                                                            |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | axi_slave_i/wr_addr0_v_reg                                                                                                                                           |                1 |              1 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/p_0_in_0                                                                                                               | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                1 |              3 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/rd_pointer0                                                                                                            | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                1 |              3 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0] | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[3]          |                2 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/serializer_counter/rd_pointer_reg[0]_0[0]                                                                                        |                                                                                                                                                                      |                1 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/fifo_count[3]_i_1__13_n_0                                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0] | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3]          |                3 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/layer_params[171]_i_1_n_0                                                                                                                   | accelerator/u_controller/l_counter/layer_params_reg[74]                                                                                                              |                3 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/pu_obuf_rd_counter/pu_obuf_rd_inc                                                                                  | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/p_0_in__1                                                                                        | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                1 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/E[0]                                                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awlen[3]_i_1_n_0                                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/p_0_in__0__0                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/fifo_pop                                                                              |                                                                                                                                                                      |                1 |              4 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/p_0_in                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/kw_counter/E[0]                                                                                                                             |                                                                                                                                                                      |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/ic_counter/FSM_onehot_state_reg[0][0]                                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/fifo_count[4]_i_1__12_n_0                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/p_0_in__2                                                                                               | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/fifo_count[4]_i_1__1_n_0                                                                         | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer[3]_i_1__0_n_0                                                                         |                                                                                                                                                                      |                1 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/p_0_in                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pu_ctrl_delay/wr_pointer_reg[0][0]                                                                                                        | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/sipo_output/push_delay/E[0]                                                                                                      | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | axi_slave_i/axi_arready_i_1_n_0                                                                                                                                      | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | axi_slave_i/axi_awready_i_1_n_0                                                                                                                                      | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | mem_ctrl_top/u_mem_ctrl/next_rd_state                                                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | zynq_i/rst_processing_system7_1_50M/U0/EXT_LPF/lpf_int                                                                                                               |                2 |              5 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                  | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0 |                3 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/axi_rd_buffer/axi_rd_buffer_push                                                                                                            | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                  | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0 |                3 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/fifo_count_reg[5][0]                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/fifo_count[5]_i_1__8_n_0                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/fifo_count[5]_i_1__7_n_0                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/rst_processing_system7_1_50M/U0/SEQ/seq_cnt_en                                                                                                                | zynq_i/rst_processing_system7_1_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                2 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/fifo_count[5]_i_1__9_n_0                                                                                               | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/fifo_count[5]_i_1__10_n_0                                                                                               | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/wlen_count_reg[5][0]                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              6 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/mem_reg[0]                                                                                                                 | accelerator/u_controller/wb_write_addr_reg[0][0]                                                                                                                     |                2 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_read_info/rvalid_counter/fifo_count_reg[6][0]                                                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/sel                                                                                                                                         | accelerator/u_controller/wait_timer[6]_i_1_n_0                                                                                                                       |                3 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/STREAM_PU_GEN[0].packer/E[0]                                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/row_fifo/p_0_in                                                                                                                  | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/E[0]                                                                                                        | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/p_0_in                                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pe_fifo_push_delay/E[0]                                                                                                                     | accelerator/u_controller/scratch_read_addr[6]_i_1_n_0                                                                                                                |                2 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pe_fifo_pop_delay/E[0]                                                                                                                      | accelerator/u_controller/scratch_read_addr[6]_i_1_n_0                                                                                                                |                2 |              7 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]             |                                                                                                                                                                      |                3 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                            |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                 |                                                                                                                                                                      |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]             |                                                                                                                                                                      |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/p_0_in__0__0                                                                          |                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pool_ih_counter/E[0]                                                                                                                        | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | accelerator/mem_ctrl_top/u_mem_ctrl/read_idx_counter/D[5]                                                                                                            |                6 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/layer_params[171]_i_1_n_0                                                                                                                   | accelerator/u_controller/l_counter/layer_params_reg[170]                                                                                                             |                5 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/layer_params[171]_i_1_n_0                                                                                                                   | accelerator/u_controller/l_counter/layer_params_reg[132]                                                                                                             |                3 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wchannel_req_buf/fifo_buffer/fifo_pop                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                |                                                                                                                                                                      |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/rd_pointer[3]_i_1__0_n_0                                                                         | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                  |                                                                                                                                                                      |                4 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                |                                                                                                                                                                      |                2 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/row_fifo/fifo_count[7]_i_1__3_n_0                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/fifo_count[7]_i_1__2_n_0                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/sipo_output/push_delay/E[0]                                                                                                      |                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/fifo_count[7]_i_1__0_n_0                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/awchannel_req_buf/p_0_in__1                                                                                        |                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                  |                                                                                                                                                                      |                4 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/stream_fifo/p_0_in                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                    | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                |                5 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | accelerator/PU_GEN[0].u_PU/pu_ctrl_delay/enable_d_reg                                                                                                                |                8 |              8 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | accelerator/mem_ctrl_top/u_mem_ctrl/write_idx_counter/write_cfg_reg[98]                                                                                              |                7 |              9 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/wb_read_req_delay/E[0]                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |              9 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/stream_fifo/fifo_count[8]_i_1_n_0                                                                                                           | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |              9 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/fifo_pop                                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pe_sel_counter/COUNT_reg[9][0]                                                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/scratch_sw_wr_delay/E[0]                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_owidth/fifo_buffer/fifo_pop                                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/packer/pe_neuron_write_addr_reg[0][0]                                                                                                     | accelerator/PU_GEN[0].u_PU/packer/SR[0]                                                                                                                              |                4 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0_i_1__2_n_0                                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/buffer_read/p_0_in                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/serializer_counter/rd_pointer_reg[0]_0[0]                                                                                        | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/ic_counter/COUNT_reg[9]_0[0]                                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                7 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_read_info/rvalid_counter/rd_pointer_reg[0]                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/kw_counter/p_65_in                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                6 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/kw_counter/result_read_pad_offset_reg[0]_0[0]                                                                                               | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/iw_counter/din_delay_reg[0][0]                                                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                6 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pool_iw_counter/p_32_in                                                                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pool_iw_counter/pool_ih_inc                                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/pool_iw_counter/pool_iw_inc                                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/out_sel_delay/E[0]                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                6 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/scratch_sw_rd_delay/scratch_switch_write                                                                                                    | accelerator/u_controller/wr_addr_clear_delay/result_write_addr_reg[9][0]                                                                                             |                3 |             10 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/buffer_read/fifo_count[10]_i_1_n_0                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                6 |             11 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_read_info/rvalid_counter/mem_reg[0]                                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             12 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0] |                                                                                                                                                                      |                6 |             12 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0] |                                                                                                                                                                      |                6 |             12 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/rd_req_size[16]_i_1_n_0                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             13 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                        |                                                                                                                                                                      |                5 |             13 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_1__2_n_0                       |                                                                                                                                                                      |                5 |             14 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/data_out_reg[0][0]                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |             14 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                             |                                                                                                                                                                      |                4 |             14 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/mem_reg_0_0                                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                3 |             14 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/row_fifo/mem_reg_i_2_n_0                                                                                                         | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                6 |             14 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/buffer_read_last                                                                                            | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/bias_v                                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/bias_reg[0]_0[0]                                                                                                           | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                2 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/WBURST_COUNTER_GEN[0].wburst_C/write_count[15]_i_1_n_0                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | accelerator/mem_ctrl_top/u_mem_ctrl/read_idx_counter/D[0]                                                                                                            |                6 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/stream_read_loop_1/stream_rd_loop1_addr_reg[4]_0                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                4 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/stream_read_loop_2/stream_rd_loop2_addr_reg[27]                                                                                  | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                5 |             16 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | accelerator/mem_ctrl_top/u_mem_ctrl/read_idx_counter/D[2]                                                                                                            |                5 |             17 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/kw_counter/wb_addr_reg[0]__0[0]                                                                                                             | accelerator/u_controller/wb_addr[8]_i_1_n_0                                                                                                                          |                5 |             18 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/rvalid_inc                                                                                                                                  | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                7 |             20 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_read_info/read_info_fifo/p_7_in                                                                                                           | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                7 |             20 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/data_out_reg[0][0]                                                                                                                          |                                                                                                                                                                      |                8 |             21 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/out19[0]                                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                9 |             22 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/layer_params[171]_i_1_n_0                                                                                                                   |                                                                                                                                                                      |               12 |             23 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_read_info/rvalid_counter/rd_pointer_reg[0]                                                                                                |                                                                                                                                                                      |                4 |             23 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                              |                                                                                                                                                                      |                9 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/stream_read_loop_0/buffer_read_address_reg[31]                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/stream_read_loop_0/stream_read_address_reg[31]                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg_64_127_0_2_i_1_n_0                                                                                  |                                                                                                                                                                      |                7 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/read_info_fifo/mem_reg_0_63_0_2_i_1_n_0                                                                                    |                                                                                                                                                                      |                7 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/rd_addr[31]_i_1_n_0                                                                                                              | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wr_addr_reg[31][0]                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                              |                                                                                                                                                                      |                8 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                            |                                                                                                                                                                      |                5 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/WBURST_COUNTER_GEN[0].wburst_C/pu_axi_wr_ready                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                            |                                                                                                                                                                      |                5 |             28 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wr_addr3_reg[0][0]                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                9 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/COUNT_reg[0]                                                                                            | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               10 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/write_idx_counter/done_count_reg[31]                                                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/stream_write_counter/wr_req                                                                                                      | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               11 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/COUNT_reg[31]                                                                                           | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               11 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/p_0_in__2                                                                                               |                                                                                                                                                                      |                4 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_mem_ctrl/stream_read_loop_1/p_8_in                                                                                                        | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               10 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/COUNT_reg[0]_0[0]                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               14 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | axi_slave_i/start                                                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | axi_slave_i/slv_reg_rden__0                                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               15 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/axi_rd_buffer/read_count0                                                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/cfg_fifo/push                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_count0                                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/ic_counter/E[0]                                                                                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               10 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wr_addr1_reg[0][0]                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |                8 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/wr_addr2_reg[0][0]                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               12 |             32 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/ih_counter/COUNT_reg[31][0]                                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               12 |             33 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0  |                                                                                                                                                                      |               10 |             34 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/araddr_offset                                                                                                      | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               12 |             40 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                             |                                                                                                                                                                      |                9 |             47 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[46]_i_1__1_n_0                       |                                                                                                                                                                      |               15 |             47 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/vecgen/rd_pointer_reg[7]                                                                                                                                 | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               11 |             48 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/pu_writes_remaining                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               18 |             48 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/rd_req_buf_pop                                                                                          |                                                                                                                                                                      |                9 |             52 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/mem_reg_0                                                                                                                                   | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               16 |             52 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                      |               18 |             59 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/E[0]                                                                                                               | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               21 |             64 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | zynq_i/processing_system7_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]                  |                                                                                                                                                                      |               15 |             64 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/rd_req_buf/data_out_reg[49]_0                                                                                      |                                                                                                                                                                      |                9 |             72 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PE_GENBLK[0].u_PE/pe_buffer_read_req                                                                                                                     | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               12 |             80 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/u_controller/tid_inc_d                                                                                                                                   | accelerator/u_controller/ih_counter/p_1_out                                                                                                                          |               32 |            104 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].d_unpacker/m_unpacked_write_req0                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               34 |            128 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/pool_valid                                                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               38 |            128 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/pool_DUT/shifter_data[127]_i_2_n_0                                                                                                        | accelerator/PU_GEN[0].u_PU/pool_DUT/shifter_data[127]_i_1_n_0                                                                                                        |               33 |            128 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/vecgen/STRIDE_DATA_GEN[3].stride_data[511]_i_1_n_0                                                                                                       | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               22 |            128 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/serializer_counter/E[0]                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               44 |            128 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/u_serdes/serial_data_v                                                                                                                    | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               27 |            128 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_buffer_counter/data_reg[0][0]                                                                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               34 |            129 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/mem_ctrl_top/u_read_info/E[0]                                                                                                                            | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               22 |            129 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/PU_GEN[0].u_PU/packer/wr_addr_reg[9]_0[0]                                                                                                                | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               59 |            208 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/vecgen/padded_data[639]_i_1_n_0                                                                                                                          | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               84 |            256 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 | accelerator/vecgen/out_data[255]_i_1_n_0                                                                                                                             | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |               83 |            256 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                                                      |              284 |           1167 |
|  zynq_i/processing_system7_1/inst/FCLK_CLK0 |                                                                                                                                                                      | accelerator/PU_GEN[0].u_PU/u_serdes/sipo_output/push_delay/SR[0]                                                                                                     |              390 |           1622 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     2 |
| 4      |                    11 |
| 5      |                    14 |
| 6      |                    10 |
| 7      |                     9 |
| 8      |                    23 |
| 9      |                     3 |
| 10     |                    18 |
| 11     |                     1 |
| 12     |                     3 |
| 13     |                     2 |
| 14     |                     5 |
| 16+    |                    70 |
+--------+-----------------------+


