<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1887" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1887{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1887{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1887{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1887{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1887{left:70px;bottom:1088px;letter-spacing:-0.13px;}
#t6_1887{left:70px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t7_1887{left:70px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8_1887{left:70px;bottom:1010px;letter-spacing:-0.11px;}
#t9_1887{left:70px;bottom:991px;letter-spacing:-0.11px;}
#ta_1887{left:133px;bottom:991px;letter-spacing:0.05px;}
#tb_1887{left:148px;bottom:991px;letter-spacing:-0.12px;}
#tc_1887{left:70px;bottom:955px;letter-spacing:-0.11px;}
#td_1887{left:70px;bottom:936px;letter-spacing:-0.13px;}
#te_1887{left:294px;bottom:936px;letter-spacing:0.14px;}
#tf_1887{left:309px;bottom:936px;}
#tg_1887{left:70px;bottom:918px;letter-spacing:-0.13px;}
#th_1887{left:294px;bottom:917px;letter-spacing:0.14px;}
#ti_1887{left:309px;bottom:918px;}
#tj_1887{left:70px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tk_1887{left:104px;bottom:881px;letter-spacing:0.05px;}
#tl_1887{left:119px;bottom:881px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_1887{left:91px;bottom:863px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tn_1887{left:125px;bottom:862px;letter-spacing:0.14px;}
#to_1887{left:140px;bottom:863px;letter-spacing:-0.11px;}
#tp_1887{left:118px;bottom:845px;letter-spacing:-0.1px;}
#tq_1887{left:158px;bottom:844px;letter-spacing:0.14px;}
#tr_1887{left:173px;bottom:845px;letter-spacing:-0.11px;}
#ts_1887{left:118px;bottom:826px;letter-spacing:-0.12px;}
#tt_1887{left:118px;bottom:808px;letter-spacing:-0.12px;}
#tu_1887{left:70px;bottom:771px;letter-spacing:-0.14px;}
#tv_1887{left:70px;bottom:753px;letter-spacing:-0.11px;}
#tw_1887{left:70px;bottom:716px;letter-spacing:-0.11px;}
#tx_1887{left:70px;bottom:698px;letter-spacing:-0.11px;}
#ty_1887{left:133px;bottom:697px;letter-spacing:0.05px;}
#tz_1887{left:148px;bottom:698px;letter-spacing:-0.12px;}
#t10_1887{left:70px;bottom:661px;letter-spacing:-0.11px;}
#t11_1887{left:70px;bottom:643px;letter-spacing:-0.13px;}
#t12_1887{left:294px;bottom:642px;letter-spacing:0.14px;}
#t13_1887{left:309px;bottom:643px;}
#t14_1887{left:70px;bottom:625px;letter-spacing:-0.13px;}
#t15_1887{left:294px;bottom:624px;letter-spacing:0.14px;}
#t16_1887{left:309px;bottom:625px;}
#t17_1887{left:70px;bottom:588px;letter-spacing:-0.11px;}
#t18_1887{left:91px;bottom:570px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t19_1887{left:118px;bottom:551px;letter-spacing:-0.1px;}
#t1a_1887{left:158px;bottom:551px;letter-spacing:0.14px;}
#t1b_1887{left:173px;bottom:551px;letter-spacing:-0.11px;}
#t1c_1887{left:118px;bottom:533px;letter-spacing:-0.11px;}
#t1d_1887{left:308px;bottom:533px;letter-spacing:-0.14px;}
#t1e_1887{left:118px;bottom:515px;letter-spacing:-0.11px;}
#t1f_1887{left:308px;bottom:515px;letter-spacing:-0.14px;}
#t1g_1887{left:70px;bottom:480px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1h_1887{left:70px;bottom:457px;letter-spacing:-0.13px;}
#t1i_1887{left:70px;bottom:438px;letter-spacing:-0.13px;}
#t1j_1887{left:70px;bottom:420px;letter-spacing:-0.13px;}
#t1k_1887{left:70px;bottom:402px;letter-spacing:-0.13px;}
#t1l_1887{left:70px;bottom:383px;letter-spacing:-0.13px;}
#t1m_1887{left:70px;bottom:365px;letter-spacing:-0.13px;}
#t1n_1887{left:70px;bottom:330px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1o_1887{left:70px;bottom:307px;letter-spacing:-0.16px;}
#t1p_1887{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1q_1887{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.4px;}

.s1_1887{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1887{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1887{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1887{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s5_1887{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_1887{font-size:15px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1887{font-size:14px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1887" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1887Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1887" style="-webkit-user-select: none;"><object width="935" height="1210" data="1887/1887.svg" type="image/svg+xml" id="pdf1887" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1887" class="t s1_1887">VP2INTERSECTD/VP2INTERSECTQ—Compute Intersection Between DWORDS/QUADWORDS to a Pair of Mask Registers </span>
<span id="t2_1887" class="t s2_1887">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1887" class="t s1_1887">Vol. 2C </span><span id="t4_1887" class="t s1_1887">5-411 </span>
<span id="t5_1887" class="t s3_1887">Operation </span>
<span id="t6_1887" class="t s4_1887">VP2INTERSECTD destmask, src1, src2 </span>
<span id="t7_1887" class="t s5_1887">(KL, VL) = (4, 128), (8, 256), (16, 512) </span>
<span id="t8_1887" class="t s5_1887">// dest_mask_reg_id is the register id specified in the instruction for destmask </span>
<span id="t9_1887" class="t s5_1887">dest_base </span><span id="ta_1887" class="t s6_1887">:= </span><span id="tb_1887" class="t s5_1887">dest_mask_reg_id &amp; ~1 </span>
<span id="tc_1887" class="t s5_1887">// maskregs[ ] is an array representing the mask registers </span>
<span id="td_1887" class="t s5_1887">maskregs[dest_base+0][MAX_KL-1:0] </span><span id="te_1887" class="t s6_1887">:= </span><span id="tf_1887" class="t s5_1887">0 </span>
<span id="tg_1887" class="t s5_1887">maskregs[dest_base+1][MAX_KL-1:0] </span><span id="th_1887" class="t s6_1887">:= </span><span id="ti_1887" class="t s5_1887">0 </span>
<span id="tj_1887" class="t s5_1887">FOR i </span><span id="tk_1887" class="t s6_1887">:= </span><span id="tl_1887" class="t s5_1887">0 to KL-1: </span>
<span id="tm_1887" class="t s5_1887">FOR j </span><span id="tn_1887" class="t s6_1887">:= </span><span id="to_1887" class="t s5_1887">0 to KL-1: </span>
<span id="tp_1887" class="t s5_1887">match </span><span id="tq_1887" class="t s6_1887">:= </span><span id="tr_1887" class="t s5_1887">(src1.dword[i] == src2.dword[j]) </span>
<span id="ts_1887" class="t s5_1887">maskregs[dest_base+0].bit[i] |= match </span>
<span id="tt_1887" class="t s5_1887">maskregs[dest_base+1].bit[j] |= match </span>
<span id="tu_1887" class="t s4_1887">VP2INTERSECTQ destmask, src1, src2 </span>
<span id="tv_1887" class="t s5_1887">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="tw_1887" class="t s5_1887">// dest_mask_reg_id is the register id specified in the instruction for destmask </span>
<span id="tx_1887" class="t s5_1887">dest_base </span><span id="ty_1887" class="t s6_1887">:= </span><span id="tz_1887" class="t s5_1887">dest_mask_reg_id &amp; ~1 </span>
<span id="t10_1887" class="t s5_1887">// maskregs[ ] is an array representing the mask registers </span>
<span id="t11_1887" class="t s5_1887">maskregs[dest_base+0][MAX_KL-1:0] </span><span id="t12_1887" class="t s6_1887">:= </span><span id="t13_1887" class="t s5_1887">0 </span>
<span id="t14_1887" class="t s5_1887">maskregs[dest_base+1][MAX_KL-1:0] </span><span id="t15_1887" class="t s6_1887">:= </span><span id="t16_1887" class="t s5_1887">0 </span>
<span id="t17_1887" class="t s5_1887">FOR i = 0 to KL-1: </span>
<span id="t18_1887" class="t s5_1887">FOR j = 0 to KL-1: </span>
<span id="t19_1887" class="t s5_1887">match </span><span id="t1a_1887" class="t s6_1887">:= </span><span id="t1b_1887" class="t s5_1887">(src1.qword[i] == src2.qword[j]) </span>
<span id="t1c_1887" class="t s5_1887">maskregs[dest_base+0].bit[i] |= </span><span id="t1d_1887" class="t s5_1887">match </span>
<span id="t1e_1887" class="t s5_1887">maskregs[dest_base+1].bit[j] |= </span><span id="t1f_1887" class="t s5_1887">match </span>
<span id="t1g_1887" class="t s3_1887">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t1h_1887" class="t s5_1887">VP2INTERSECTD void _mm_2intersect_epi32(__m128i, __m128i, __mmask8 *, __mmask8 *); </span>
<span id="t1i_1887" class="t s5_1887">VP2INTERSECTD void _mm256_2intersect_epi32(__m256i, __m256i, __mmask8 *, __mmask8 *); </span>
<span id="t1j_1887" class="t s5_1887">VP2INTERSECTD void _mm512_2intersect_epi32(__m512i, __m512i, __mmask16 *, __mmask16 *); </span>
<span id="t1k_1887" class="t s5_1887">VP2INTERSECTQ void _mm_2intersect_epi64(__m128i, __m128i, __mmask8 *, __mmask8 *); </span>
<span id="t1l_1887" class="t s5_1887">VP2INTERSECTQ void _mm256_2intersect_epi64(__m256i, __m256i, __mmask8 *, __mmask8 *); </span>
<span id="t1m_1887" class="t s5_1887">VP2INTERSECTQ void _mm512_2intersect_epi64(__m512i, __m512i, __mmask8 *, __mmask8 *); </span>
<span id="t1n_1887" class="t s3_1887">SIMD Floating-Point Exceptions </span>
<span id="t1o_1887" class="t s7_1887">None. </span>
<span id="t1p_1887" class="t s3_1887">Other Exceptions </span>
<span id="t1q_1887" class="t s7_1887">See Table 2-50, “Type E4NF Class Exception Conditions.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
