================================================================================ 
Commit: 63ba962b10f415ca3767e80c7ef604886d7cb2bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update Bios ID to 3192

Hsd-es-id: N/A
Original commit date: Tue May 3 10:40:18 2022 -0700
Change-Id: Ia394c82fa450873ef887b44d30f9c65271160ad5
Original commit hash: 1ee4c898608e5483c9a8a3b9a05a708b0138b8f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3c9aca8cf3e1bebcb8264f5014df4971efee71cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:39 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Include amending value for BIOS Read Access for HSTI testing

Added BIOS Region Read Access Value for Padding Region 9 for Boot Firmware Media Protection HSTI testing

Hsd-es-id: 22014946994
Original commit date: Tue Apr 19 13:35:20 2022 -0700
Change-Id: I46734c5fbf5f0e6b29ac9eb6d83889f941d714c3
Original commit hash: 547d6f98734d3d4c1fb666920b5f8e43ee170303

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 0d7100be2ee09fb2bfe0f659e94980e6d2e27b37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:37 2022 +0530 
-------------------------------------------------------------------------------- 
Fix ADLS build error

Hsd-es-id: NA
Original commit date: Tue May 3 00:58:32 2022 +0530
Change-Id: I41e5a893ed84ae151dd0f26f84102b5630cbd086
Original commit hash: c5eb9c1da122a5b2d3225f1f0637a98b06b1e302

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e1ed003db7c0d41d6883a5692d2207a084695cea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:34 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] QuickSPI UEFI driver Zero out some THC Registers

- Updated QuickSpi SetFrequency function
- Fixed QuickSpiLibCleanUp and moved to Field based cleanup

Hsd-es-id: 22014968859
Original commit date: Wed Apr 20 16:42:26 2022 -0700
Change-Id: Icef959f42ee25102f219af2021bdfbba54d20fc9
Original commit hash: 2f3c8e5cce372a7f2f70d7015318fcb905516948

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: cff5961d2db5596e8e7714e8addac53e1d001df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:32 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][SMBus] SUT boot failed with recovery BSoD when disabling SMBus controller

Change : Removed not required depex that caused this issue.

Hsd-es-id: 16016533723
Original commit date: Fri Apr 29 10:52:08 2022 +0530
Change-Id: Ia39894391edc6da8af52bd3ce7fee0aa3118269d
Original commit hash: 6638433736d51328c4f14c2b03b856072fb0753a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 17cf2db6575d8aa639c1d35f3096bb7ea1549e6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:30 2022 +0530 
-------------------------------------------------------------------------------- 
[RPE] RPE feature should be enabled for ADL-M

1. PcdIsRpeSupported follows PcdRemotePlatformErase in default
2. PcdIsRpeSupported will be disabled if the configuration is ADLS native and not contain ADL SBGA.

Hsd-es-id: 15011026662
Original commit date: Fri Apr 8 14:44:48 2022 +0800
Change-Id: I91994cce990a98c7d6804de1e9f71d7cef699b88
Original commit hash: 7c233394f840b812dafff58e6c2a2b5f31d82adc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 126c45dabb85ca65d3b9c06b49ce11e22c4c6150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:27 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Modifing a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130 -Part2

Modifing platform PCD check to set profile sync PCD to true for RPL-S CPU + ADL-S PCH platform.

Hsd-es-id: 16016045574
Original commit date: Mon Mar 28 19:59:10 2022 +0800
Change-Id: I843ce9b50e22285f505bcb8df426186ed3d52be6
Original commit hash: 8741295e9d58cff752f2e16941167444b4fb7020

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 214ad3110ad1bf287d7ac03570b5c9592ffe8541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:25 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Modifing a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

Modifing platform PCD check to only set profile sync PCD to true for ADLP. ADLSBGA. RPLS and RPLP platform.

Hsd-es-id: 16016045574
Original commit date: Fri Mar 25 17:09:49 2022 +0800
Change-Id: I83969a334a058e9c471f369bc46b8e3bdd821aab
Original commit hash: ab726d86fef5cb7f521ed71de20a1722f1c86f92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ccc016de4f5efcf6b89325ff95b2e23280f2ff9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.228

Sat Apr 30 03:01:56 2022 +0000
Original commit date: Sat Apr 30 03:01:56 2022 +0000
Original commit hash: 8c0d89f76c4fae79b484335b32c6e19c276fa3fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 959fda74798695d123b0b5af27176f50066b14a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.227

Fri Apr 29 08:52:10 2022 +0000
Original commit date: Fri Apr 29 08:52:10 2022 +0000
Original commit hash: 7c1a578782830d99caddedf4e2770a5cbd0d9838

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99dbf73acdf71b5df511ace92fbf2793c8f09de9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011132158][ALL]: CTE updates and fixes

[Feature Description]
CTE updates and fixes

[Resolution]
1, fix log message in GetVrefOffsetLimits
2, fix marginByte for RcvEna during CTE
3, lower RxIoTclInit for bgmode in CTE to shorten rdlvl training time.
4, fix CTE build issue
5, fix CTE postsim error on Wcksecondconfig for Ddr5

Hsd-es-id: 15011132158
Original commit date: Mon Apr 18 12:39:36 2022 +0800
Change-Id: I25b497314fb298175baa4522e1d35016034a9784
Original commit hash: 2dd6641dcd6fe08ddbf73ae59fdf85b81cc7f3a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e61a3d7393c8c68d5c5695a4ee8581a411fdc225 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.226

Fri Apr 29 02:10:57 2022 +0000
Original commit date: Fri Apr 29 02:10:57 2022 +0000
Original commit hash: 607e2f1e8afb85372603a67250677d5fbb429b32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a555fa852b1b7f00a5e123153c2f095d5a884e44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011138300][ADLN | LPDDR5] VDDQ=0.8V for 2400G4 and enable DCM

[Feature Description]
VDDQ=0.8V for 2400G4 and enable DCM

[Resolution]
VDDQ=0.8V for 2400G4 and enable DCM

[Impacted Area]
LPDDR5 VDDQ

[Register Impacted]
PHY

Hsd-es-id: 15011138300
Original commit date: Mon Feb 28 10:03:46 2022 +0800
Change-Id: Ia9618246532f05daca51d6201d582ea14ea4c44c
Original commit hash: ae19adf902b8a3188aa4e2ccb582ad105607cdee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 24d6752953346f071b4874d535a9f2b5f2c8b02e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.225

Wed Apr 27 10:01:24 2022 +0000
Original commit date: Wed Apr 27 10:01:24 2022 +0000
Original commit hash: 2c985bb9465fe626d12d3e436eba5871a5a8ad32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f719d5e849439ffc6756794e577935e6e9d68738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011122323][ADL-S ADL-P ADL-M | DDR5] Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.
[Feature Description]
Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.

[Resolution]
Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.
1. Make the MR address to UINT16.
2. Set the perrank filed in MRS FSM control CR for MPCs that target MR32, MR33 and MR34.
It's to solve the issue that the MR33/MR34 in D1 may have incorrect value after SAGV toggling or fast boot with DDR5 2DPC configuration when D0 and D1 are set with different value in MR33 and MR34.

[Impacted Area]
DDR5 ODT

[Register Impacted]
DRAM

Hsd-es-id: 15011122323
Original commit date: Sun Apr 24 23:20:33 2022 +0800
Change-Id: Ic9f9d4520f18a4fbe4411452e3f0ed0ff8aaabc1
Original commit hash: acc65d336fbb4e0fa8f540a6cd244bf31c65cd23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: a3b973461d177ae36cfee2aa9ca4c6c8ccff3c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.224

Tue Apr 26 16:22:24 2022 +0000
Original commit date: Tue Apr 26 16:22:24 2022 +0000
Original commit hash: 9a90986645e02f031cfee40c31cd58f66a8b082e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad82c9e40446699e37152a194e05a1b67768a51e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:05:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5] Less RMT margins observed at higher frequency points on customer systems.

[Issue Description]
RMT margins were couple of ticks off from baseline for 5200G4 frequency point with mrc ver3.128.

[Resolution]
- Disable RxDFE Tap2

 Additional improvements that helps for higher speed (6000G4) as well:
- Update RCOMP target values for LP5 high frequencies.
- Set InitialFwdClkOffsetPs to 96 ps.
- Set DRAM SoC ODT to 48 Ohms.
- Run PerBit RdTP/RdTN during 'Weak Read Timing Centering' for frequencies > 5200 MHz.

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [] Phy [X] Both []

Hsd-es-id: 22014725442
Original commit date: Tue Apr 26 19:03:09 2022 +0530
Change-Id: I51b34e80bbcf6da4b31b44c67ab784ee395d8efa
Original commit hash: ed5bcb230497096df2ed553ef10e97e7a328a2bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2c4b5a46ffcaff47357dd458bc415000e463ca47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.223

Tue Apr 26 14:33:01 2022 +0000
Original commit date: Tue Apr 26 14:33:01 2022 +0000
Original commit hash: 3b49702c12439bdfa314f92361322e61ae090975

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a207144304a677f0f06644dcb404d543bac765e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.222

Fri Apr 22 09:31:51 2022 +0000
Original commit date: Fri Apr 22 09:31:51 2022 +0000
Original commit hash: b34b9d01eea65c49d1753ef7ff1ce5a34303aafa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0eda7e54acda134b204770935abf78f0f34b0cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.221

Fri Apr 22 07:42:03 2022 +0000
Original commit date: Fri Apr 22 07:42:03 2022 +0000
Original commit hash: cf8c26b97539e0deca5b57fa91efaa63c1a0a155

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f90ff49141536ac9564b6deb10503e8c0eec52b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011107629][All] tMRR and tMRRMRW update

[Feature Description]
tMRR and tMRRMRW update

[Resolution]
tMRR and tMRRMRW update

[Impacted Area]
tMRR and tMRRMRW

[Register Impacted]
MC

Hsd-es-id: 15011107629
Original commit date: Fri Apr 22 14:31:52 2022 +0800
Change-Id: If1fe2a51f218904e4219455b3da540ab7116363c
Original commit hash: 6be3c67fae3aef0673e85baee3ad7656ccc7bba1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: dc31d4d83ae786f3a170f88d7bf3bd0f4d07c254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.220

Fri Apr 22 03:22:13 2022 +0000
Original commit date: Fri Apr 22 03:22:13 2022 +0000
Original commit hash: 87c99edab1846603aebef4b5aa19e20ea5bbab07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce3bf0888b8d0511ed5006ea266d71e79eeef672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011104000][All] CSR save and restore update

[Feature Description]
CSR save and restore update

[Resolution]
CSR save and restore update

[Impacted Area]
MC CSR save and restore

[Register Impacted]
MC

Hsd-es-id: 15011104000
Original commit date: Sun Apr 17 22:21:48 2022 +0800
Change-Id: Ia36242a96c305df96d952430de307a48f775b1f6
Original commit hash: 09839810b785fedc2d6cf0ea014a8c23d2a1ea09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf

================================================================================ 
Commit: c53ab59cee42f4ee74bf5965a1d577c53bba3443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.219

Thu Apr 21 05:14:03 2022 +0000
Original commit date: Thu Apr 21 05:14:03 2022 +0000
Original commit hash: 4b03531e7d8d33bd2cdae7eb4713687f67ceff58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38d7fa81545812f615c74aa96f466cb589b52a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.218

Wed Apr 20 05:44:38 2022 +0000
Original commit date: Wed Apr 20 05:44:38 2022 +0000
Original commit hash: d241ed9583dfe18efdb9b121b366b9a61786e8cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fce3154caac72096a96d430ec392eec9005c150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011085282][All]: Fix build error with -Werror

[Issue]
Build Error with -Werror

[Change]
Fix -Werror build error.

[Impacted]
Build

Hsd-es-id: 15011085282
Original commit date: Wed Apr 20 09:56:13 2022 +0800
Change-Id: If77b974ef364a28f909c3d4b019927d997001095
Original commit hash: a3ff707bd98702167aeeee9e4ff7d969b1e8eee6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4faaaea8fdd9e3f23f6094f3f2cfdd4c440aa5b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.217

Tue Apr 19 14:49:24 2022 +0000
Original commit date: Tue Apr 19 14:49:24 2022 +0000
Original commit hash: 9a8a07e8c6f2f4710c60d2cfecc5d276ac877560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a482c77f1ad70b13a1efbadfdfd17dc3cb4ed38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011036591][DDR5] Enable the early DIMM DFE training for DDR5 5200 or above.

[Feature Description]
Enable the early DIMM DFE training for DDR5 5200 or above.

[Resolution]
Enable the early DIMM DFE training for DDR5 5200 or above.

[Impacted Area]
DDR5 5200 or above

[Register Impacted]
PHY

Hsd-es-id: 15011036591
Original commit date: Wed Apr 6 14:44:30 2022 +0800
Change-Id: Ib2d937563853bdf290aa04df66ad0725893806f4
Original commit hash: 034ad63d6b9e00093df6541bb222d929f465a3f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 7e8c1a6cbc27f6239a3dcebb3c6a7ae0388f4d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.216

Mon Apr 18 08:33:33 2022 +0000
Original commit date: Mon Apr 18 08:33:33 2022 +0000
Original commit hash: fb6662da93800399d84b062d94cad7f353de1355

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f6039122de75abc2f9621d02608f5763c98c908c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.215

Wed Apr 13 16:39:05 2022 +0000
Original commit date: Wed Apr 13 16:39:05 2022 +0000
Original commit hash: aa2d710a7d863850d0d2f4e45f5329ec0199b890

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ca4a98f8098899e88751f4a6723042bb6cfa5c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.214

Wed Apr 13 01:22:58 2022 +0000
Original commit date: Wed Apr 13 01:22:58 2022 +0000
Original commit hash: e4226986b3a05dfb44274502fd532a0b560f5f79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e82acc133aa80373f5966a12292708b0842a748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:21 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL]Remove obsolete TGPH Board IDs

Reclaim Board ID resource to reuse for RPL.

Hsd-es-id: 15010950812
Original commit date: Mon Apr 11 10:06:46 2022 +0800
Change-Id: I0e050c890cfd09ca4b96b817c58affc88b3a5d18
Original commit hash: c015553ff9e13079970a208d53c655516ee5d1c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: b0a89cd933e296d757d9a028b05e6b61c8337c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.213

Mon Apr 11 14:33:38 2022 +0000
Original commit date: Mon Apr 11 14:33:38 2022 +0000
Original commit hash: ee356f765ddac59dfb571d4eb26446dba25468a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12cfa21e332570a4e5f4421859a252eed9a79e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.212

Mon Apr 11 13:27:36 2022 +0000
Original commit date: Mon Apr 11 13:27:36 2022 +0000
Original commit hash: ac99b43857a4ae061541e0cf4cc67331af3016e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45fab4d4e8c5aeeb8d528cc6632bfc7cfa002af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011038936][ADL-S ADL-P M | DDR5] WA to fix  x16 DRAM 2x refresh rate issue

[Feature Description]
WA to fix  x16 DRAM 2x refresh rate issue

[Resolution]
WA to fix  x16 DRAM 2x refresh rate issue
The MC DESWIZZLE register low byte and high byte are programmed mapping to DRAM low byte for DDR5 x16 DRAM.

[Impacted Area]
DDR5 refresh rate

[Register Impacted]
MC

Hsd-es-id: 15011038936
Original commit date: Mon Mar 28 00:16:08 2022 -0700
Change-Id: I2ace333378e2675d56cb87cb7b50844e3dc38b4c
Original commit hash: 876724152329d5a8b0d2ccf3b1e530670428928a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 6db25f9addf9e37b73790604feceed3deef5cd2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.211

Mon Apr 11 09:26:26 2022 +0000
Original commit date: Mon Apr 11 09:26:26 2022 +0000
Original commit hash: 07b46dab4e9ef5cc090fed1adac7c714a816e64e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b8f7b218c1716dd2619ef2122969166791ee1583 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011036951][ADL-N|DDR4]: Remove ddr4 Sagv safe config

[Feature/Issue]
Remove ddr4 Sagv safe config

[Changes]
Remove ddr4 Sagv safe config

[Impacted]
Adl-N Ddr4

Hsd-es-id: 15011036951
Original commit date: Thu Apr 7 14:56:39 2022 +0800
Change-Id: I56a82d164c2c31a0bf5d5267b210d82c24a3a671
Original commit hash: 455adc0f8b4fbaacb7b5c7a49f8a21287910088a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 189a4ed0c0f7bc11bcf618da773bf8b9e7484823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.210

Fri Apr 8 04:30:40 2022 +0000
Original commit date: Fri Apr 8 04:30:40 2022 +0000
Original commit hash: c77b00604f1cc18d303797ea6b92650da676f11c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b9906fc58b68654b8319568e8df2e039f42da52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.209

Fri Apr 8 03:12:46 2022 +0000
Original commit date: Fri Apr 8 03:12:46 2022 +0000
Original commit hash: 7fdafaf91a99867c66ee9b631d98aadb8f5c919f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85626188767d7b194428da35cdfff933e910881e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:04:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011023725][LPDDR5] Write0 feature is Disabled for BG mode or 16B mode with SAGV enabled.

[Feature Description]
Write0 feature is Disabled for BG mode or 16B mode with SAGV enabled

[Resolution]
Write0 feature is Disabled for BG mode or 16B mode with SAGV enabled

[Impacted Area]
MC and PHY LP5 write 0 feature in BG and 16B mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15011023725
Original commit date: Fri Apr 8 00:08:48 2022 +0800
Change-Id: Ie60adc2fe4c3d9aa7549ed4edc35a6a4b26bf788
Original commit hash: c11c4c9467c8bf0a80dd40310b44867bc89b1885

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 04db6baf7e4f8dbb69e04ee071d775783bc99c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.208

Thu Apr 7 14:36:02 2022 +0000
Original commit date: Thu Apr 7 14:36:02 2022 +0000
Original commit hash: 06dc4d4babbf69cc09b291ebadbc51423dac05a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfb483b57ad987fb86ac78f1a0fec3efe27adcdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011023423][LP5] Update the WCK register when issuing the fast sync command.

[Feature Description]
Update the WCK register when issuing the fast sync command.

[Resolution]
Update the WCK register when issuing the fast sync command.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15011023423
Original commit date: Thu Apr 7 01:40:10 2022 +0800
Change-Id: Ic9e892307a26f7836f3ce49092d508d86e613d82
Original commit hash: db2315b2189d23862ad07817657aeffc56406bcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: fdb95be472b5e219a645088d81e51f6a71552e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.207

Thu Apr 7 02:58:01 2022 +0000
Original commit date: Thu Apr 7 02:58:01 2022 +0000
Original commit hash: 9eb2f9a8b7ff77739adb5f7cbe3958dade20a3e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 723534db7aa89fb26afddf845d158f48c5c43ceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:52 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][15010978386] KW issues on 3107_00_108 - MRC

[Feature Description]
fix KW issues on 3107_00_108 - MRC

[Resolution]
remove unneeded code

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15010978386
Original commit date: Fri Apr 1 15:43:26 2022 +0800
Change-Id: I73bda85bc6bbcca92ae349ba13b1480fa6094d31
Original commit hash: cdaa35029ae5a43f2b224cc6fb05283f9e0c35f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 5fcaee0324a680315211576e32121bdad9c27ae7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.206

Wed Apr 6 02:07:16 2022 +0000
Original commit date: Wed Apr 6 02:07:16 2022 +0000
Original commit hash: f7549ad77c8de68024b55c1afa3f9641f26e97a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c539b74b7e22a39468327c7d445e8ea6256bddc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011009050][LP5] Place the receive enable signal at the right place at the beginning of read leveling training for LP5 BG mode.

[Feature Description]
Place the receive enable signal at the right place at the beginning of read leveling training for LP5 BG mode.

[Resolution]
Place the receive enable signal at the right place at the beginning of read leveling training for LP5 BG mode.
Decrease the RxIoTclInit by 5.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
PHY

Hsd-es-id: 15011009050
Original commit date: Tue Apr 5 22:18:50 2022 +0800
Change-Id: I55ffa8a28b4cdfa2939f69e3db9f45e936bd12c0
Original commit hash: c8408f9acf7157ca034f68f49208f1ce9be3f4d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 02954739751848b9e75164bfca5722b48f9ebf82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.205

Sun Apr 3 04:28:38 2022 +0000
Original commit date: Sun Apr 3 04:28:38 2022 +0000
Original commit hash: ee68db70fd6e4015c7704b497d366bc9b5dd4202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 700ba19f323d9b1aebd40814af24f3a1e455f010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-S ADL-P ADL-M][15010991747][All] Pass the SLE and HSLE build

[Feature Description]
Pass the SLE and HSLE build

[Resolution]
Pass the SLE and HSLE build

[Impacted Area]
SLE and HSLE

[Register Impacted]
NA

Hsd-es-id: 15010991747
Original commit date: Sun Apr 3 10:39:53 2022 +0800
Change-Id: Ia3e5e623da9315a4d3f03cd9dd587afb65497aa3
Original commit hash: 1295a345437a622e51c6ea01a864c2e149521396

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8058f08fb4d30b72681fb153a1acbac3e1ddc25d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.204

Sat Apr 2 13:25:02 2022 +0000
Original commit date: Sat Apr 2 13:25:02 2022 +0000
Original commit hash: 227c4c8b105db82fd00ce770ad733bc4b134ad0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cc47a0c4b50a5d94563720946f9d4a002af98de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010988887][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Adaptive VCC DLL flow

[Feature Description]
Adaptive VCC DLL flow instead of the static table.

[Resolution]
Adaptive VCC DLL flow

Use the original VCCDLL target table
1. VCCDLL target = Initial VCCDLL target - 25MV
2. Run BeSelCal, InitDCC, DwSelCal2, Locl All DLL
3. Check the MDLL Lock status
4. If not locked, increase the VCCDLL target by 25MV and to back to step 2.
5. If locked and the guardband is met, continue.

[Impacted Area]
VccDll

[Register Impacted]
PHY

Hsd-es-id: 15010988887
Original commit date: Thu Feb 10 23:11:05 2022 +0800
Change-Id: Ie705a2813ee5664bfbdda9ea431616a7af4473fe
Original commit hash: 487873c43b76850c74dd2617f56575a829ce2915

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: edd9b5c38b515c0306a98b7616fa709315e4aaae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.203

Fri Apr 1 15:35:09 2022 +0000
Original commit date: Fri Apr 1 15:35:09 2022 +0000
Original commit hash: 05b6a7ee1cdeee14b2b347cecf16dd910473a796

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd855549265e7074a16c73dafc611302007a346f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.202

Fri Apr 1 14:50:33 2022 +0000
Original commit date: Fri Apr 1 14:50:33 2022 +0000
Original commit hash: 6403397e588849a51225ccff49ec12a542907b63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0abdcb38d49c5f718c5b9f6717b4dc4d4ca7690a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010986603][Lp5]: fix bgmode error in CTE

[Issues]
some errors in CTE for bgmode

[Changes]
1, Lp5 2400g4 static time for passing gate
2, save tRDRDsg and TcBubbleInj before training, and restore them after trainig finish.

[Impact]
CTE, bgmode

Hsd-es-id: 15010986603
Original commit date: Fri Apr 1 09:09:21 2022 +0800
Change-Id: Ia9636879ef493b7a1c61cd3b341ec375bfd90820
Original commit hash: de700e2351e5cb36a904723a3bc1e786c1b6c9bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: b886252d0531008568d4dcb8c2120309712555ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.201

Fri Apr 1 06:52:45 2022 +0000
Original commit date: Fri Apr 1 06:52:45 2022 +0000
Original commit hash: e8d40c40f176e478b31670fb3681d85faeb86b81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4dcaf1ddd243fbceead62e28cb1f5fec0b5546ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14016231938][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Enable Individual Row Test During PPR Execution

[Feature Description]
1. Add functionality to test rows immediately before and after PPR execution
2. Provide immediate feedback on whether a row repair was successful, before the full MATS memtest retry

Additional changes:
1. Fixed function header formatting

[Impacted Area/Platform]
DDR5/DDR4/LP5/LP4 with PPR enabled only

Registers impacted: CPGC

Hsd-es-id: 14016231938
Original commit date: Thu Feb 17 17:41:52 2022 -0800
Change-Id: Ic1b45e6a53158858ffab20a3e4d5e0300ac8d4bd
Original commit hash: 9c24694534e1098741b79000c30bf3ca9c276cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: cc19403aa51979f994f3b677d0d078ba97f8c01c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.200

Fri Apr 1 03:20:17 2022 +0000
Original commit date: Fri Apr 1 03:20:17 2022 +0000
Original commit hash: 55766905404ac3a78f945b0156cc1213ac464675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 658dfbccb3186c6944f71c3c4729a5007160a0f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010947326][ADL-S] Enable margin with functional test in full BIOS of ADL-S DDR4 and DDR5

[Feature Description]
enable CMOS with full BIOS to offset Timing and Vref for DQ and CA per CH

[Resolution]
Implement the MrcApplyMcRegOffsets, controled by CMOS

[Impacted Area]
COMS

[Register Impacted]
NA

Hsd-es-id: 15010947326
Original commit date: Sun Jan 31 23:58:21 2021 +0200
Change-Id: Id718b3ad4d08bc267dbe8df69ace87950649d392
Original commit hash: 4dcfba1e00cf22ebf67c541beafacdc327113814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 2e232374d366f015b69052aa3bd9e885bc51a68f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.199

Fri Apr 1 02:11:34 2022 +0000
Original commit date: Fri Apr 1 02:11:34 2022 +0000
Original commit hash: 2b7c90fc9e145f334f7c2eeb03934655e5beb699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af86ff917e19ebb4ebd318797b38fd3a9186c2fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22014377567][ADL-P ADL-M | LP5] Follow JEDEC values for tRFMpb

[Feature Description]
tRFMpb set based on tRFCpb, needs to be updated to follow JEDEC values

[Resolution]
Program tRFMpb based on JEDEC values

[Impacted Area]
LP5 Rowhammer Refresh Management (RFM)

[Register Impacted]
MC

Hsd-es-id: 22014377567
Original commit date: Mon Dec 20 15:42:22 2021 -0800
Change-Id: I7dec52281adba5265773374104220eb07502b9e1
Original commit hash: 7a119c5c5b4a547edb1aa2cea681ea7f27aecc72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h

================================================================================ 
Commit: 4268b87ca5172908fc16e158bded66ef8508b256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.198

Thu Mar 31 13:03:57 2022 +0000
Original commit date: Thu Mar 31 13:03:57 2022 +0000
Original commit hash: 52a6a6c712fef6f544da606de06d0f007c472a1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5cd5e991bfc4d1ace4928efb10369fe2bc6c9af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Change PprEnable input policy to only execute in MRC once when it is requested
[Issue/Feature Description]
Adding dynamic setup option for PprEnable so that it is only run once by MRC when the policy is requested by SaSetup.
PprEnable input policy controls the execution of MRC's Memory Testing and Post Package Repair sequence, but the PprEnable policy should not be kept across multple boots.

[Resolution]
To reduce the impact of PprEnable on MRC execution, the Input policy will only be used once when it is requested and on subsequent boot flows, the PprEnable will not be set unless it is manually requested again.

Hsd-es-id: 14016388838
Original commit date: Tue Mar 29 15:02:44 2022 -0700
Change-Id: I3c4269dea6d027756b70fcc972a19aea771bdb20
Original commit hash: 3a943a1b367b091ec03bb6d2c52c3488debd9754

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 4a84c7cb16a111bf8fbe4cadc2bc41914afecdd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.197

Thu Mar 31 11:25:43 2022 +0000
Original commit date: Thu Mar 31 11:25:43 2022 +0000
Original commit hash: 8b640d90c5264e2cb78a31e4449b14e938793f2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f526523f72b974dac825f1b20d786d8426d2c967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010980575][LPDDR5] Enable EBH for LP5 BG mode.

[Feature Description]
Enable EBH for LP5 BG mode.

[Resolution]
Enable EBH for LP5 BG mode.
The previous encode/decode fail was caused by the RTL model checker code, not caused by MRC. The model fix is updated in the latest CTE model.

[Impacted Area]
LP5 BG Mode EBH

[Register Impacted]
MC

Hsd-es-id: 15010980575
Original commit date: Thu Mar 31 14:03:13 2022 +0800
Change-Id: I353a6cf8d40972f43ad2339d7dd4956a1463a029
Original commit hash: 972a84a3d7883b55c159e73b3315ea549cba8058

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: f46dd4b077093ecb6ce60a721477444a98431187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.196

Thu Mar 31 08:01:47 2022 +0000
Original commit date: Thu Mar 31 08:01:47 2022 +0000
Original commit hash: bb50cb468607b89c7a737b2dd2d979b038a8de69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f202d84c09fa4dc46bb81337087344db4cc80df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:03:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.195

Thu Mar 31 03:05:36 2022 +0000
Original commit date: Thu Mar 31 03:05:36 2022 +0000
Original commit hash: ee894adad8d5ad94305bf2a7f663f17b003fb3b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11b35e49673f4c361e76efbe3bedcd13c869f538 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.194

Wed Mar 30 08:04:33 2022 +0000
Original commit date: Wed Mar 30 08:04:33 2022 +0000
Original commit hash: b59aa55d78e30b9f4dd5f63ea07f14f6e4d3a35d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 567bd42ef14d583fc8bb13e4ec45b6894e11059b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:57 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16016236189][ADL P ADL M | LP4] System fails to boot with MC0 disabled on LP4

[Issue Description]
  With MC0 disabled system fails to boot on LP4 with FastBoot enabled.
  In MRC FastBoot flow, Jedec Reset is called after 'Static South Spine Gating' is enabled.
  Changing PHY registers after 'Static South Spine Gating' enabled causing system hang.
  This issue happens only in LP4 since during Jedec Reset MRC switch to low frequency and
  as part this flow MRC does Save/Restore of registers between low frequency and high frequency.

[Resolution]
  Disable 'Static South Spine Gating' during Jedec Reset in MRC FastBoot flow.

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16016236189
Original commit date: Tue Mar 29 15:54:04 2022 +0530
Change-Id: I6d8182e1e6a05de4afd910c5d6bb195da9dd9e4a
Original commit hash: 3c276db132a43a7d5aff4b47e9853500e5a50536

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: ce9d157f9c0f2e15a779c0a8c0cc43a358094155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.193

Mon Mar 28 07:02:42 2022 +0000
Original commit date: Mon Mar 28 07:02:42 2022 +0000
Original commit hash: bacf80e82be09fe8e09f592d8d7a25c449d9ce94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87b6a6b3531c5125d863463dc60b9e4cf9cee99f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.192

Mon Mar 28 06:09:42 2022 +0000
Original commit date: Mon Mar 28 06:09:42 2022 +0000
Original commit hash: 7b9b6db785798f7b9111e741062b444ac01c20d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b51630df099dc047a105baa980905457ab42e870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010943165][RPL][LP5][Port from MTL]Read Leveling support for BG Mode

[Issue/Feature Description]
    Due to hardware limitations read leveling cannot generate B2B traffic when in LP5 BG Mode
    ReadLeveling trainig requires B2B traffic and current CPGC setup will not work with MC BG Mode scheduler

[Resolution]
    Map CPGC logical banks to different physical Bank Groups to ensure that bank transitions will iterate
through Bank groups.
    Fix Read Leveling CPGC logical to physical bank mapping for BG mode to generate a unique pattern
of reads to same/different bank groups. By doing this, this will create gaps between read bursts which will
allow enough time for RecEn to toggle as expected.
    Read to Read same Rank TAT timing should be increased for BG mode in read leveling training
to create gaps between read transactions to allow RecEn to toggle.

[Impacted Platform]
    RPL bgmode

Registers impacted: MC [ ] Phy [ ] Both [ ]

Hsd-es-id: 15010943165
Original commit date: Mon Jan 17 18:07:24 2022 +0800
Change-Id: I18f83ce1cb70e1ba977507f8bdd6cebc4192850a
Original commit hash: 1c10f7ccc22f99108ff87133eab02300f9c96568

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c3380d74a2f994e4e088fe46dad852f87f2d835d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.191

Sat Mar 26 13:57:06 2022 +0000
Original commit date: Sat Mar 26 13:57:06 2022 +0000
Original commit hash: b39ec5b26fbb2e763c56b871559e566a3ece9bd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 583d47c636da7c2e914b9df3f3e769040ea30305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010947853][LPDDR5] Disable EBH for LP5 BG mode.

[Feature Description]
Disable EBH for LP5 BG mode.

[Resolution]
Disable EBH for LP5 BG mode. MrcEnableExtendedBankHashing returns false for LP5 BG mode.

[Impacted Area]
LPDDR5

[Register Impacted]
MC, EBH

Hsd-es-id: 15010947853
Original commit date: Sat Mar 26 16:26:27 2022 +0800
Change-Id: Ia07215a162eb55a88b89dbc16a7de4477075ff98
Original commit hash: 47a37870ea949bc743d458f9e3b5a4daca513a3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: f9a357cf00404fb03ec7d5147d8543a6a202f1b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.190

Fri Mar 25 13:28:40 2022 +0000
Original commit date: Fri Mar 25 13:28:40 2022 +0000
Original commit hash: 352c3a0fcd2635d58830e6944ff6b9d2016a48a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcb0d3da6dbbd26757dd36fa2f7dd3361a9643fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010923808][LPDDR5] TaT update for Lp5 bank group mode.

[Features]
Support TaT for Lpddr5 bgmode.

[Changes]
1, update tCCD_S tCCD_L for bgmode
2, update tWTR_S tWTR_L for bgmode
3, update Bgmode same bank group timing using BLn_max.
4, update Bgmode different bank group timing using BLn_min.
5. update timing MAX values according to Spec.
6. remove TaT for CTE, after relax MAX values.
7, some additional CTE fix for bg mode.

[Impacted Area]
Bgmode TaT

[Register Impacted]
MC

Hsd-es-id: 15010923808
Original commit date: Tue Mar 15 16:01:36 2022 +0800
Change-Id: Icc52df10bc8bdaff4bd50e3023eee476775480b7
Original commit hash: e31c1c18a2dffc528a70b46950f4e52e2834c4f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0fcc90b08fff6eaf2eb6a8fb1d16c414af5d8e8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.189

Fri Mar 25 11:49:23 2022 +0000
Original commit date: Fri Mar 25 11:49:23 2022 +0000
Original commit hash: 2c047ce5e3ad40f2973e9d1d1804009e4841b089

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2180f9f7ed1ad9d43bed0d086a13cf8e948f60bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.188

Fri Mar 25 10:23:30 2022 +0000
Original commit date: Fri Mar 25 10:23:30 2022 +0000
Original commit hash: fe73ed50b8f416bb9096f51b938a7ad5c43b7894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0388ccc8877fd9dd1532e430b303c1e9bb13125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri May 13 13:02:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010927281][RPL-P][LP5][Port from MTL] Fix early rdmpr 2D issue in LP5 BGmode

[Feature Description]
Prior early rdmpr 2D training start, need to move MC to 16B mode.
After training is over, need to move MC back to BG mode

[Resolution]
Prior early rdmpr 2D training start, move MC to 16B mode.
After training is over, move MC back to BG mode

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC

Hsd-es-id: 15010927281
Original commit date: Wed Mar 23 15:26:00 2022 +0800
Change-Id: I1b89269322246110f36217662d0e9ae4f0c85f46
Original commit hash: 07d058dc9fd0f06dff7b1e90314442e93defb391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
