Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/triangular/test-fpga.prj/components/triangular/triangular.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/triangular/test-fpga.prj/components/triangular/triangular --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: triangular: "Transforming system: triangular"
Info: triangular: "Naming system components in system: triangular"
Info: triangular: "Processing generation queue"
Info: triangular: "Generating: triangular"
Info: triangular: "Generating: triangular_internal"
Info: triangular: Done "triangular" with 2 modules, 218 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/triangular/test-fpga.prj/components/triangular/triangular.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/triangular/test-fpga.prj/components/triangular/triangular --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: Finished: IP-XACT
