Determining the location of the ModelSim executable...

Using: D:\Quartus\modelsim_ase\win32aloem\

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation --vector_source="D:/temp_desktop/Graduate/Design/FPGA/Waveform.vwf" --testbench_file="D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Apr 24 10:16:49 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation --vector_source=D:/temp_desktop/Graduate/Design/FPGA/Waveform.vwf --testbench_file=D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/Waveform.vwf.vt

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/" Design_Of_Graduation -c Design_Of_Graduation

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Apr 24 10:16:52 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/ Design_Of_Graduation -c Design_Of_Graduation
Info (204019): Generated file Design_Of_Graduation.vo in folder "D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Sat Apr 24 10:16:55 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/Design_Of_Graduation.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/Quartus/modelsim_ase/win32aloem//vsim -c -do Design_Of_Graduation.do

Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b

# do Design_Of_Graduation.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:56 on Apr 24,2021
# vlog -work work Design_Of_Graduation.vo 
# -- Compiling module Design_Of_Graduation

# 
# Top level modules:
# 	Design_Of_Graduation
# End time: 10:16:56 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:16:57 on Apr 24,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Design_Of_Graduation_vlg_vec_tst
# 
# Top level modules:
# 	Design_Of_Graduation_vlg_vec_tst
# End time: 10:16:57 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Design_Of_Graduation_vlg_vec_tst 
# Start time: 10:16:57 on Apr 24,2021
# Loading work.Design_Of_Graduation_vlg_vec_tst
# Loading work.Design_Of_Graduation
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(43): [TFMPC] - Too few port connections. Expected 12, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /Design_Of_Graduation_vlg_vec_tst/i1 File: Design_Of_Graduation.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(43): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform.vwf.vt(56)
#    Time: 10 us  Iteration: 0  Instance: /Design_Of_Graduation_vlg_vec_tst
# End time: 10:16:57 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/temp_desktop/Graduate/Design/FPGA/Waveform.vwf...

Reading D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/Design_Of_Graduation.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/temp_desktop/Graduate/Design/FPGA/simulation/qsim/Design_Of_Graduation_20210424101658.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.