vhdl xil_defaultlib  \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_proc_sys_reset_0_0/sim/run_cam_lcd_proc_sys_reset_0_0.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_0_0/sim/run_cam_lcd_axi_gpio_0_0.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_1_0/sim/run_cam_lcd_axi_gpio_1_0.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_bram_ctrl_1_0/sim/run_cam_lcd_axi_bram_ctrl_1_0.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_bram_ctrl_0_1/sim/run_cam_lcd_axi_bram_ctrl_0_1.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_2_0/sim/run_cam_lcd_axi_gpio_2_0.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_uartlite_0_0/sim/run_cam_lcd_axi_uartlite_0_0.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_0_1/sim/run_cam_lcd_axi_gpio_0_1.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_0_2/sim/run_cam_lcd_axi_gpio_0_2.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_0_4/sim/run_cam_lcd_axi_gpio_0_4.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_gpio_0_5/sim/run_cam_lcd_axi_gpio_0_5.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_axi_vdma_0_1/sim/run_cam_lcd_axi_vdma_0_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/run_cam_lcd/ipshared/fded/hdl/ip/binary_ap_dadd_0_full_dsp_64.vhd" \
"../../../../project_1.srcs/sources_1/bd/run_cam_lcd/ipshared/fded/hdl/ip/binary_ap_sitodp_0_no_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/run_cam_lcd/ipshared/fded/hdl/ip/binary_ap_dmul_0_max_dsp_64.vhd" \
"../../../bd/run_cam_lcd/ip/run_cam_lcd_binary_0_0/sim/run_cam_lcd_binary_0_0.vhd" \

nosort
