<?xml version="1.0" encoding="utf-8"?>
<Events ProcessorName="CLX" ProjectNumberInTACT="40" EventsRevision="2" >
 <Uncore>
  <ProcessorArea name="CBO">
   <Event code="128" internal="False" type="PMON" cluster="CHA" name="CMS_AG0_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="130" internal="False" type="PMON" cluster="CHA" name="CMS_AG0_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="136" internal="False" type="PMON" cluster="CHA" name="CMS_AG0_BL_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="138" internal="False" type="PMON" cluster="CHA" name="CMS_AG0_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="132" internal="False" type="PMON" cluster="CHA" name="CMS_AG1_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="134" internal="False" type="PMON" cluster="CHA" name="CMS_AG1_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="142" internal="False" type="PMON" cluster="CHA" name="CMS_AG1_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="140" internal="False" type="PMON" cluster="CHA" name="CMS_AG1_BL_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="157" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   </Event>
   <Event code="159" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="150" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="151" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="149" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="153" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="148" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="155" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_HORZ_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="174" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_ORDERING" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Down" name="IV_SNOOPGO_DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up" name="IV_SNOOPGO_UP" filter="False" />
   </Event>
   <Event code="156" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   </Event>
   <Event code="158" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 1" name="IV_AG1" filter="False" />
   </Event>
   <Event code="146" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="147" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="145" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="152" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="144" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="154" internal="False" type="PMON" cluster="CHA" name="CMS_EGRESS_VERT_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="164" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="CHA"  description="CMS_PMON_EGRESS_SRC_THRTL" maskbit="bxxxxxxxx" name="CMS_RING_SRC_THRTL" />
   <Event code="165" internal="False" type="PMON" cluster="CHA" name="CMS_FAST_ASSERTED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="CMS_PMON_MASK_RING_VERT" name="VERT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CMS_PMON_MASK_RING_HORZ" name="HORZ" filter="False" />
   </Event>
   <Event code="167" internal="False" type="PMON" cluster="CHA" name="CMS_HORZ_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="169" internal="False" type="PMON" cluster="CHA" name="CMS_HORZ_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="171" internal="False" type="PMON" cluster="CHA" name="CMS_HORZ_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="173" internal="False" type="PMON" cluster="CHA" name="CMS_HORZ_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left" name="LEFT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right" name="RIGHT" filter="False" />
   </Event>
   <Event code="161" internal="False" type="PMON" cluster="CHA" name="CMS_RING_BOUNCES_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="160" internal="False" type="PMON" cluster="CHA" name="CMS_RING_BOUNCES_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="163" internal="False" type="PMON" cluster="CHA" name="CMS_RING_SINK_STARVED_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Acknowledgements to Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV" filter="False" />
   </Event>
   <Event code="162" internal="False" type="PMON" cluster="CHA" name="CMS_RING_SINK_STARVED_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="180" internal="False" type="PMON" cluster="CHA" name="CMS_RxR_BUSY_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   </Event>
   <Event code="178" internal="False" type="PMON" cluster="CHA" name="CMS_RxR_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="179" internal="False" type="PMON" cluster="CHA" name="CMS_RxR_CRD_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IFV" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="177" internal="False" type="PMON" cluster="CHA" name="CMS_RxR_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="176" internal="False" type="PMON" cluster="CHA" name="CMS_RxR_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="208" internal="False" type="PMON" cluster="CHA" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="210" internal="False" type="PMON" cluster="CHA" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="212" internal="False" type="PMON" cluster="CHA" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="214" internal="False" type="PMON" cluster="CHA" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="166" internal="False" type="PMON" cluster="CHA" name="CMS_VERT_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="168" internal="False" type="PMON" cluster="CHA" name="CMS_VERT_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="170" internal="False" type="PMON" cluster="CHA" name="CMS_VERT_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="172" internal="False" type="PMON" cluster="CHA" name="CMS_VERT_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down" name="DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up" name="UP" filter="False" />
   </Event>
   <Event code="192" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="CMS Clockticks" maskbit="bxxxxxxxx" name="CMS_CLOCK" />
   <Event code="193" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="Debug - Event 1" maskbit="bxxxxxxxx" name="CMS_DBG_EV1" />
   <Event code="194" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="Debug - Event 2" maskbit="bxxxxxxxx" name="CMS_DBG_EV2" />
   <Event code="195" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="Debug - Event 3" maskbit="bxxxxxxxx" name="CMS_DBG_EV3" />
   <Event code="196" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="Debug - Event 4" maskbit="bxxxxxxxx" name="CMS_DBG_EV4" />
   <Event code="197" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="Debug - Event 5" maskbit="bxxxxxxxx" name="CMS_DBG_EV5" />

  <Event code="100" internal="False" type="PMON" cluster="CHA" name="2LM_NM_SETCONFLICTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="Counts the number of times CHA saw NM Set conflict in IODC" name="IODC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Counts the number of times CHA saw NM Set conflict in SF/LLC" name="LLC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Counts the number of times CHA saw NM Set conflict in SF/LLC" name="SF" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Counts the number of times CHA saw NM Set conflict in TOR" name="TOR" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Counts the number of times CHA saw NM Set conflict in TOR and the transaction was rejected" name="TOR_REJECT" filter="False" />
   </Event>
   <Event code="87" internal="False" type="PMON" cluster="CHA" name="BYPASS_CHA_IMC" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Intermediate bypass Taken" name="INTERMEDIATE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Not Taken" name="NOT_TAKEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Taken" name="TAKEN" filter="False" />
   </Event>
   <Event code="0x33" internal="False" type="PMON" cluster="CHA" name="SNP_REQ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="One snoop sent" name="SnpOne" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="More than one snoop sent" name="SnpGtOne" filter="False" />
   </Event>
   <Event code="0x32" internal="False" type="PMON" cluster="CHA" name="SNP_RSP" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="RspHitFSE" name="RspHitFSE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="RspHitFSE" name="RspSFwdFE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="RspHitFSE" name="RspIFwdFE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="RspHitFSE" name="RspSFwdM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="RspHitFSE" name="RspIFwdM" filter="False" />
   </Event>
   <Event code="0" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="CHA"  description="Uncore Clocks" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="31" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="20" filter="F" cluster="CHA"  description="Counter 0 Occupancy" maskbit="bxxxxxxxx" name="COUNTER0_OCCUPANCY" />
   <Event code="26" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="CHA"  description="" maskbit="0" name="DEBUG_CBREGS" />
   <Event code="48" internal="True" type="PMON" cluster="CHA" name="DEBUG_PIPE" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="True" maskbit="1" description="" name="DFX_TRIGGER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="True" maskbit="0" description="" name="VALID" filter="False" />
   </Event>
   <Event code="65" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="" maskbit="bxxxxxxxx" name="DEGRADE_MODE_CYCLES" />
   <Event code="64" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="" maskbit="bxxxxxxxx" name="DEGRADE_MODE_ENTER" />
   <Event code="83" internal="False" type="PMON" cluster="CHA" name="DIR_LOOKUP" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Snoop Not Needed" name="NO_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Snoop Needed" name="SNP" filter="False" />
   </Event>
   <Event code="84" internal="False" type="PMON" cluster="CHA" name="DIR_UPDATE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Directory Updated memory write from HA pipe" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Directory Updated memory write from TOR pipe" name="TOR" filter="False" />
   </Event>
   <Event code="95" internal="False" type="PMON" cluster="CHA" name="HITME_HIT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Exclusive hit and op is RdCode, RdData, RdDataMigratory, RdCur, RdInv*, Inv*" name="EX_RDS_bugeco_304399" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Shared hit and op is RdCode, RdData, RdDataMigratory, RdCur" name="SHARED_NONOWNREQ_bugeco_304399" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Shared hit and op is RdInvOwn, RdInv, Inv*" name="SHARED_OWNREQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="op is WbMtoE" name="WBMTOE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="op is WbMtoI, WbPushMtoI, WbFlush, or WbMtoS" name="WBMTOI_OR_S" filter="False" />
   </Event>
   <Event code="94" internal="False" type="PMON" cluster="CHA" name="HITME_LOOKUP" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="op is RdCode, RdData, RdDataMigratory, RdCur, RdInvOwn, RdInv, Inv*" name="READ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="op is WbMtoE, WbMtoI, WbPushMtoI, WbFlush, or WbMtoS" name="WRITE" filter="False" />
   </Event>
   <Event code="96" internal="False" type="PMON" cluster="CHA" name="HITME_MISS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="No SF/LLC HitS/F and op is RdInvOwn" name="NOTSHARED_RDINVOWN_bugeco_304399" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="op is RdCode, RdData, RdDataMigratory, RdCur, RdInv, Inv*" name="READ_OR_INV" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="SF/LLC HitS/F and op is RdInvOwn" name="SHARED_RDINVOWN_bugeco_304399" filter="False" />
   </Event>
   <Event code="97" internal="False" type="PMON" cluster="CHA" name="HITME_UPDATE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Deallocate HtiME Reads without RspFwdI*" name="DEALLOCATE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="op is RspIFwd or RspIFwdWb for a local request" name="DEALLOCATE_RSPFWDI_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Update HitMe Cache on RdInvOwn even if not RspFwdI*" name="RDINVOWN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="op is RspIFwd or RspIFwdWb for a remote request" name="RSPFWDI_REM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Update HitMe Cache to SHARed" name="SHARED" filter="False" />
   </Event>
   <Event code="89" internal="False" type="PMON" cluster="CHA" name="IMC_READS_COUNT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Normal Priority" name="NORMAL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="ISoch Priority" name="PRIORITY" filter="False" />
   </Event>
   <Event code="91" internal="False" type="PMON" cluster="CHA" name="IMC_WRITES_COUNT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="MC0_SMI0" name="FULL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="EDC2_SMI4" name="FULL_MIG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="EDC0_SMI2" name="FULL_PRIORITY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="MC1_SMI1" name="PARTIAL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="EDC3_SMI5" name="PARTIAL_MIG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="EDC1_SMI3" name="PARTIAL_PRIORITY" filter="False" />
   </Event>
   <Event code="98" internal="False" type="PMON" cluster="CHA" name="IODC_ALLOC" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Number of IODC allocations" name="INVITOM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Number of IODC allocations dropped due to IODC Full" name="IODCFULL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Number of IDOC allocation dropped due to OSB gate" name="OSBGATED" filter="False" />
   </Event>
   <Event code="99" internal="False" type="PMON" cluster="CHA" name="IODC_DEALLOC" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="IODC deallocated due to any reason" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IODC deallocated due to conflicting transaction" name="SNPOUT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="IODC deallocated due to WbMtoE" name="WBMTOE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="IODC deallocated due to WbMtoI" name="WBMTOI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="IODC deallocated due to WbPushMtoI" name="WBPUSHMTOI" filter="False" />
   </Event>
   <Event code="55" internal="False" type="PMON" cluster="CHA" name="LLC_VICTIMS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Lines in E state" name="E_STATE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="F_STATE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="LOCAL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Lines in M state" name="M_STATE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="REMOTE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Lines in S State" name="S_STATE" filter="False" />
   </Event>
   <Event code="61" internal="False" type="PMON" cluster="CHA" name="SF_VICTIMS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Lines in E state" name="E_STATE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Lines in M state" name="M_STATE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Lines in S State" name="S_STATE" filter="False" />
   </Event>
   <Event code="57" internal="False" type="PMON" cluster="CHA" name="MISC" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="RFO HitS" name="RFO_HIT_S" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Silent Snoop Eviction" name="RSPI_WAS_FSE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="STARTED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Write Combining Aliasing" name="WC_ALIASING" filter="False" />
   </Event>
   <Event code="66" internal="False" type="PMON" cluster="CHA" name="MONITOR_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="FULL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="MON0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="MON1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="MON2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="MON3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="MON4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="MON5" filter="False" />
   </Event>
   <Event code="85" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="OSB Snoop Broadcast" maskbit="0" name="OSB" />
   <Event code="88" internal="False" type="PMON" cluster="CHA" name="READ_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="EDC0_SMI2" name="EDC0_SMI2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="EDC1_SMI3" name="EDC1_SMI3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="EDC2_SMI4" name="EDC2_SMI4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="EDC3_SMI5" name="EDC3_SMI5" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="MC0_SMI0" name="MC0_SMI0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="MC1_SMI1" name="MC1_SMI1" filter="False" />
   </Event>
   <Event code="80" internal="False" type="PMON" cluster="CHA" name="REQUESTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="INVITOE_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="INVITOE_REM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="RD_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="RD_REM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="WR_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="WR_REM" filter="False" />
   </Event>
   <Event code="80" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="CHA"  description="Read and Write Requests -- " maskbit="b00000011" name="REQUESTS.RD" />
   <Event code="80" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="CHA"  description="Read and Write Requests -- " maskbit="b00001100" name="REQUESTS.WR" />
   <Event code="44" internal="False" type="PMON" cluster="CHA" name="RXR_ISMQ0_RETRY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="45" internal="False" type="PMON" cluster="CHA" name="RXR_ISMQ1_RETRY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   </Event>
   <Event code="46" internal="False" type="PMON" cluster="CHA" name="RXR_OTHER0_RETRY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="47" internal="False" type="PMON" cluster="CHA" name="RXR_OTHER1_RETRY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="42" internal="False" type="PMON" cluster="CHA" name="RXR_REQ_Q0_RETRY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="43" internal="False" type="PMON" cluster="CHA" name="RXR_REQ_Q1_RETRY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="19" internal="False" type="PMON" cluster="CHA" name="RxR_INSERTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="IPQ" name="IPQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="IRQ" name="IRQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="IRQ Rejected" name="IRQ_REJ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="PRQ" name="PRQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="PRQ" name="PRQ_REJ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="RRQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="WBQ" filter="False" />
   </Event>
   <Event code="20" internal="False" type="PMON" cluster="CHA" name="RxR_INT_STARVED" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="IPQ" name="IPQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="IRQ" name="IRQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="ISMQ" name="ISMQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="PRQ" name="PRQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="RRQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="WBQ" filter="False" />
   </Event>
   <Event code="34" internal="False" type="PMON" cluster="CHA" name="RxR_IPQ0_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="35" internal="False" type="PMON" cluster="CHA" name="RxR_IPQ1_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY_IPQ0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="24" internal="False" type="PMON" cluster="CHA" name="RxR_IRQ0_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="25" internal="False" type="PMON" cluster="CHA" name="RxR_IRQ1_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY_REJECT_IRQ0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="36" internal="False" type="PMON" cluster="CHA" name="RxR_ISMQ0_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="37" internal="False" type="PMON" cluster="CHA" name="RxR_ISMQ1_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY_ISMQ0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   </Event>
   <Event code="17" internal="False" type="PMON" cluster="CHA" name="RxR_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="IPQ" name="IPQ" filter="False" />
   	<SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="IRQ" name="IRQ" filter="False" />
   	<SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="IRQ Rejected" name="IRQ_REJECTED" filter="False" />
   	<SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="PRQ Rejects" name="PRQ_REJ" filter="False" />
   	<SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="RRQ" filter="False" />
   	<SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="WBQ" filter="False" />
   </Event>
   <Event code="32" internal="False" type="PMON" cluster="CHA" name="RxR_PRQ0_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="33" internal="False" type="PMON" cluster="CHA" name="RxR_PRQ1_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY_PRQ0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="38" internal="False" type="PMON" cluster="CHA" name="RxR_RRQ0_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="39" internal="False" type="PMON" cluster="CHA" name="RxR_RRQ1_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY_RRQ0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="40" internal="False" type="PMON" cluster="CHA" name="RxR_WBQ0_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_REQ_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AK_NON_KTI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_NCB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_NCS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_RSP_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_WB_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IV_NON_KTI" filter="False" />
   </Event>
   <Event code="41" internal="False" type="PMON" cluster="CHA" name="RxR_WBQ1_REJECT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="ALLOW_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="This should match if ANY of the events encoded in the REJECT_*0 version of this same event match, so we can use REJECT_*1 with sub-event 0xFF to track ALL rejects in one event." name="ANY_WBQ0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Merging these two together to make room for ANY_REJECT_*0" name="LLC_OR_SF_WAY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LLC_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PA_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="SF_VICTIM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VICTIM" filter="False" />
   </Event>
   <Event code="56" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="" maskbit="bxxxxxxxx" name="KTI_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VNA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_NCB" filter="False" />
   </Event>
   <Event code="57" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="" maskbit="bxxxxxxxx" name="KTI_CREDIT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VNA_AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VNA_BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_NCB" filter="False" />
   </Event>
   <Event code="81" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="CHA"  description="Snoops Sent" maskbit="bxxxxxxxx" name="SNOOPS_SENT_inaccurate_bugeco_304399" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="SNOOPS_SENT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="REQ_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="REQ_REM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="BCST_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BCST_REM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="DIRECT_LOC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="DIRECT_REM" filter="False" />
   </Event>
   <Event code="92" internal="False" type="PMON" cluster="CHA" name="SNP_RSP_RCV" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="RSPCNFLCT*" name="RSPCNFLCTS_bugeco_303357" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="RspFwd" name="RSPFWD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="RspI" name="RSPI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="RspIFwd" name="RSPIFWD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="RspS" name="RSPS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="RspSFwd" name="RSPSFWD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Rsp*Fwd*WB" name="RSP_FWD_WB_bugeco_303357" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Rsp*WB" name="RSP_WBWB" filter="False" />
   </Event>
   <Event code="93" internal="False" type="PMON" cluster="CHA" name="SNP_RSP_RCV_LOCAL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="RspCnflct" name="RSPCNFLCT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="RspFwd" name="RSPFWD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="RspI" name="RSPI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="RspIFwd" name="RSPIFWD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="RspS" name="RSPS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="RspSFwd" name="RSPSFWD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Rsp*FWD*WB" name="RSP_FWD_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Rsp*WB" name="RSP_WB" filter="False" />
   </Event>
   <Event code="53" internal="False" type="PMON" cluster="CHA" name="TOR_INSERTS" >
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00110010" description="SF/LLC Evictions" name="EVICT"    filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="4"         description="Hit (Not a Miss)" name="HIT"      filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00111000" description="IPQ"              name="IPQ"      filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00110001" description="IRQ or PRQ"       name="IRQ"      filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="5"         description="Miss"             name="MISS"     filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b10010000" description="WBQ hit"          name="WBQ HIT"  filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00011000" description="IPQ hit"          name="IPQ HIT"  filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00010001" description="IRQ or PRQ hit"   name="IRQ HIT"  filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b10100000" description="WBQ miss"         name="WBQ MISS" filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00101000" description="IPQ miss"         name="IPQ MISS" filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b00100001" description="IRQ or PRQ miss"  name="IRQ MISS" filter="False" />
        <SubEvent Inc_per_cycle="1"  CounterRestrictions="0,1,2,3" internal="False" maskbit="b10111111" description="ANY"              name="ANY"      filter="False" />
   </Event>
   <Event code="54" internal="False" type="PMON" cluster="CHA" name="TOR_OCCUPANCY" >
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00110010" description="SF/LLC Evictions" name="EVICT"    filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="4"         description="Hit (Not a Miss)" name="HIT"      filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00011000" description="IPQ HIT"          name="IPQ HIT"  filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00101000" description="IPQ MISS"         name="IPQ MISS" filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00010001" description="IRQ or ?PRQ HIT"  name="IRQ HIT"  filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00100001" description="IRQ or ?PRQ MISS" name="IRQ MISS" filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="5"         description="Miss"             name="MISS"     filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00010100" description="PRQ HIT"          name="PRQ"      filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b00100100" description="PRQ MISS"         name="PRQ"      filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b01010000" description="RRQ HIT"          name="RRQ_inaccurate_bugeco_304349" filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b01100000" description="RRQ MISS"         name="RRQ_inaccurate_bugeco_304349" filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b10010000" description="WBQ HIT"          name="WBQ"      filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b10100000" description="WBQ MISS"         name="WBQ"      filter="False" />
        <SubEvent Inc_per_cycle="20" CounterRestrictions="0,1,2,3" internal="False" maskbit="b10111111" description="ANY"              name="ANY"      filter="False" />
   </Event>
   <Event code="86" internal="False" type="PMON" cluster="CHA" name="WB_PUSH_MTOI" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Deallocated IODC entry" name="IODC_DEALLOC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Pushed to LLC" name="LLC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Pushed to Memory" name="MEM_bugeco_304399" filter="False" />
   </Event>
   <Event code="90" internal="False" type="PMON" cluster="CHA" name="WRITE_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="EDC0_SMI2" name="EDC0_SMI2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="EDC1_SMI3" name="EDC1_SMI3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="EDC2_SMI4" name="EDC2_SMI4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="EDC3_SMI5" name="EDC3_SMI5" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="MC0_SMI0" name="MC0_SMI0_bugeco_304399" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="MC1_SMI1" name="MC1_SMI1_bugeco_304399" filter="False" />
   </Event>
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="UBOX">
   <Event code="66" internal="False" type="PMON" cluster="UBOX" name="EVENT_MSG" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="" name="MSI_RCVD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="0" description="" name="VLW_RCVD" filter="False" />
   </Event>
   <Event code="65" internal="False" type="PMON" cluster="UBOX" name="FILTER_MATCH" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="" name="DISABLE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="3" description="" name="U2C_DISABLE" filter="False" />
   </Event>
   <Event code="68" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="UBOX"  description="IDI Lock/SplitLock Cycles" maskbit="b00000001" name="LOCK_CYCLES" />
   <Event code="69" internal="False" type="PMON" cluster="UBOX" name="PHOLD_CYCLES" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="0" description="Assert to ACK" name="ASSERT_TO_ACK" filter="False" />
   </Event>
   <Event code="76" internal="False" type="PMON" cluster="UBOX" name="RACU_DRNG" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="PFTCH_BUF_EMPTY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="RDRAND" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="RDSEED" filter="False" />
   </Event>
   <Event code="70" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="UBOX"  description="RACU Request" maskbit="bxxxxxxxx" name="RACU_REQUESTS" />
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="KTI LL">
   <Event code="1" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Number of kfclks" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="16" internal="False" type="PMON" cluster="KTI LL" name="CTO_COUNT" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Cluster Trigger 0" name="CTO_0" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Cluster Trigger 1" name="CTO_1" filter="False" />
   </Event>
   <Event code="18" internal="False" type="PMON" cluster="KTI LL" name="DIRECT_ATTEMPTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="D2C" name="D2C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="D2K" name="D2K" filter="False" />
   </Event>
   <Event code="24" internal="False" type="PMON" cluster="KTI LL" name="FLOWQ_NO_VNA_CRD" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_VNA_EQ0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="AD_VNA_EQ1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AD_VNA_EQ2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="AD_VNA_EQ3" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AK_VNA_EQ0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_VNA_EQ0" filter="False" />
   </Event>
   <Event code="33" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles in L1" maskbit="bxxxxxxxx" name="L1_POWER_CYCLES" />
   <Event code="20" internal="False" type="PMON" cluster="KTI LL" name="M3_BYP_BLOCKED" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BGF_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="FLOWQ_AD_VNA_LE2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="FLOWQ_AK_VNA_LE3" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="FLOWQ_BL_VNA_EQ0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="GV_BLOCK" filter="False" />
   </Event>
   <Event code="22" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="" maskbit="bxxxxxxxx" name="M3_CRD_RETURN_BLOCKED" />
   <Event code="21" internal="False" type="PMON" cluster="KTI LL" name="M3_RXQ_BLOCKED" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BGF_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="FLOWQ_AD_VNA_BTW_2_THRESH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="FLOWQ_AD_VNA_LE2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="FLOWQ_AK_VNA_LE3" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="FLOWQ_BL_VNA_BTW_0_THRESH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="FLOWQ_BL_VNA_EQ0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="GV_BLOCK" filter="False" />
   </Event>
   <Event code="32" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles where phy is not in L0, L0c, L0p, L1" maskbit="bxxxxxxxx" name="PHY_INIT_CYCLES" />
   <Event code="35" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="L1 Req Nack" maskbit="bxxxxxxxx" name="POWER_L1_NACK" />
   <Event code="34" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="L1 Req (same as L1 Ack)." maskbit="bxxxxxxxx" name="POWER_L1_REQ" />
   <Event code="70" internal="False" type="PMON" cluster="KTI LL" name="REQ_SLOT2_FROM_M3" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="ACK" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VN0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="VN1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VNA" filter="False" />
   </Event>
   <Event code="37" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles in L0p" maskbit="bxxxxxxxx" name="RxL0P_POWER_CYCLES" />
   <Event code="36" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles in L0" maskbit="bxxxxxxxx" name="RxL0_POWER_CYCLES" />
   <Event code="49" internal="False" type="PMON" cluster="KTI LL" name="RxL_BYPASSED" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0" name="SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 1" name="SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 2" name="SLOT2" filter="False" />
   </Event>
   <Event code="9" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles Spent in Link Layer Retry Mode" maskbit="bxxxxxxxx" name="RxL_CRC_CYCLES_IN_LLR" />
   <Event code="11" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="CRC Errors Detected" maskbit="bxxxxxxxx" name="RxL_CRC_ERRORS" />
   <Event code="8" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="LLR Requests Sent" maskbit="bxxxxxxxx" name="RxL_CRC_LLR_REQ_TRANSMIT" />
   <Event code="10" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Phy Reinitialization Initiated" maskbit="bxxxxxxxx" name="RxL_CRC_PHY_REINIT_INITIATED" />
   <Event code="57" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="VN0 Credit Consumed" maskbit="bxxxxxxxx" name="RxL_CREDITS_CONSUMED_VN0" />
   <Event code="58" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="VN1 Credit Consumed" maskbit="bxxxxxxxx" name="RxL_CREDITS_CONSUMED_VN1" />
   <Event code="56" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="VNA Credit Consumed" maskbit="bxxxxxxxx" name="RxL_CREDITS_CONSUMED_VNA" />
   <Event code="3" internal="False" type="PMON" cluster="KTI LL" name="RxL_FLITS" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Data" name="DATA" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="LLCRD Not Empty" name="LLCRD" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="LLCTRL" name="LLCTRL" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Slot NULL or LLCRD Empty" name="NULL" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="Protocol Header" name="PROT_HDR" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0" name="SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 1" name="SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 2" name="SLOT2" filter="False" />
   </Event>
   <Event code="5" internal="False" type="PMON" cluster="KTI LL" name="RxL_HDR_MATCH" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Non-Coherent Standard" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Request" name="REQ" filter="False" />
   </Event>
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Receive path of a KTI Port -- Non-Coherent Bypass" maskbit="bxxxx1100" name="RxL_HDR_MATCH.NCB" />
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Receive path of a KTI Port -- Response" maskbit="bxxxx1010" name="RxL_HDR_MATCH.RSP" />
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Receive path of a KTI Port -- Snoop" maskbit="bxxxx1001" name="RxL_HDR_MATCH.SNP" />
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Receive path of a KTI Port -- Writeback" maskbit="bxxxx1011" name="RxL_HDR_MATCH.WB" />
   <Event code="48" internal="False" type="PMON" cluster="KTI LL" name="RxL_INSERTS" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0" name="SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 1" name="SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 2" name="SLOT2" filter="False" />
   </Event>
   <Event code="50" internal="False" type="PMON" cluster="KTI LL" name="RxL_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0" name="SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 1" name="SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 2" name="SLOT2" filter="False" />
   </Event>
   <Event code="51" internal="False" type="PMON" cluster="KTI LL" name="RxL_SLOT_BYPASS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="S0_RXQ1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="S0_RXQ2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="S1_RXQ0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="S1_RXQ2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="S2_RXQ0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="S2_RXQ1" filter="False" />
   </Event>
   <Event code="42" internal="False" type="PMON" cluster="KTI LL" name="TxL0P_CLK_ACTIVE" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CFG_CTL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="DFX" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="RETRY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="RXQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="RXQ_BYPASS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="RXQ_CRED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="SPARE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="TXQ" filter="False" />
   </Event>
   <Event code="39" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles in L0p" maskbit="bxxxxxxxx" name="TxL0P_POWER_CYCLES" />
   <Event code="40" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="" maskbit="bxxxxxxxx" name="TxL0P_POWER_CYCLES_LL_ENTER" />
   <Event code="41" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="" maskbit="bxxxxxxxx" name="TxL0P_POWER_CYCLES_M3_EXIT" />
   <Event code="38" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles in L0" maskbit="bxxxxxxxx" name="TxL0_POWER_CYCLES" />
   <Event code="65" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Tx Flit Buffer Bypassed" maskbit="bxxxxxxxx" name="TxL_BYPASSED" />
   <Event code="13" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Cycles Spent in Link Layer Retry Mode" maskbit="bxxxxxxxx" name="TxL_CRC_CYCLES_IN_LLR" />
   <Event code="12" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Number of LLR Requests Received" maskbit="bxxxxxxxx" name="TxL_CRC_LLR_REQ_RECVD" />
   <Event code="14" internal="False" type="PMON" cluster="KTI LL" name="TxL_CRC_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="LLR is almost full" name="ALMOST_FULL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="LLR is full" name="FULL" filter="False" />
   </Event>
   <Event code="2" internal="False" type="PMON" cluster="KTI LL" name="TxL_FLITS" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Data" name="DATA" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="LLCRD Not Empty" name="LLCRD" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="LLCTRL" name="LLCTRL" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Slot NULL or LLCRD Empty" name="NULL" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="Protocol Header" name="PROT_HDR" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0" name="SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 1" name="SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 2" name="SLOT2" filter="False" />
   </Event>
   <Event code="4" internal="False" type="PMON" cluster="KTI LL" name="TxL_HDR_MATCH" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Non-Coherent Standard" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Request" name="REQ" filter="False" />
   </Event>
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Transmit path of a KTI Port -- Non-Coherent Bypass" maskbit="bxxxx1100" name="TxL_HDR_MATCH.NCB" />
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Transmit path of a KTI Port -- Response" maskbit="bxxxx1010" name="TxL_HDR_MATCH.RSP" />
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Transmit path of a KTI Port -- Snoop" maskbit="bxxxx1001" name="TxL_HDR_MATCH.SNP" />
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="3" filter="F" cluster="KTI LL"  description="Matches on Transmit path of a KTI Port -- Writeback" maskbit="bxxxx1011" name="TxL_HDR_MATCH.WB" />
   <Event code="64" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="Tx Flit Buffer Allocations" maskbit="bxxxxxxxx" name="TxL_INSERTS" />
   <Event code="66" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="32" filter="F" cluster="KTI LL"  description="Tx Flit Buffer Occupancy" maskbit="bxxxxxxxx" name="TxL_OCCUPANCY" />
   <Event code="69" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="KTI LL"  description="" maskbit="bxxxxxxxx" name="VNA_CREDIT_RETURN_BLOCKED_VN01" />
   <Event code="68" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="128" filter="F" cluster="KTI LL"  description="VNA Credits Pending Return - Occupancy" maskbit="bxxxxxxxx" name="VNA_CREDIT_RETURN_OCCUPANCY" />
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="M2PCIe">
   <Event code="128" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG0_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="130" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG0_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="136" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG0_BL_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="138" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG0_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="132" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG1_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="134" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG1_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="142" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG1_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="140" internal="False" type="PMON" cluster="M2PCIE" name="CMS_AG1_BL_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="157" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   </Event>
   <Event code="159" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="150" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="151" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="149" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="153" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="148" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="155" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_HORZ_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="174" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_ORDERING" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down" name="IV_SNOOPGO_DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up" name="IV_SNOOPGO_UP" filter="False" />
   </Event>
   <Event code="156" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   </Event>
   <Event code="158" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 1" name="IV_AG1" filter="False" />
   </Event>
   <Event code="146" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="147" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="145" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="152" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="144" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="154" internal="False" type="PMON" cluster="M2PCIE" name="CMS_EGRESS_VERT_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="164" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M2PCIE"  description="CMS_PMON_EGRESS_SRC_THRTL" maskbit="bxxxxxxxx" name="CMS_RING_SRC_THRTL" />
   <Event code="165" internal="False" type="PMON" cluster="M2PCIE" name="CMS_FAST_ASSERTED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="CMS_PMON_MASK_RING_VERT" name="VERT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CMS_PMON_MASK_RING_HORZ" name="HORZ" filter="False" />
   </Event>
   <Event code="167" internal="False" type="PMON" cluster="M2PCIE" name="CMS_HORZ_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="169" internal="False" type="PMON" cluster="M2PCIE" name="CMS_HORZ_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="171" internal="False" type="PMON" cluster="M2PCIE" name="CMS_HORZ_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="173" internal="False" type="PMON" cluster="M2PCIE" name="CMS_HORZ_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left" name="LEFT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right" name="RIGHT" filter="False" />
   </Event>
   <Event code="161" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RING_BOUNCES_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="160" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RING_BOUNCES_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="163" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RING_SINK_STARVED_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Acknowledgements to Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV" filter="False" />
   </Event>
   <Event code="162" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RING_SINK_STARVED_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="180" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RxR_BUSY_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   </Event>
   <Event code="178" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RxR_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="179" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RxR_CRD_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IFV" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="177" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RxR_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="176" internal="False" type="PMON" cluster="M2PCIE" name="CMS_RxR_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="208" internal="False" type="PMON" cluster="M2PCIE" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="210" internal="False" type="PMON" cluster="M2PCIE" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="212" internal="False" type="PMON" cluster="M2PCIE" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="214" internal="False" type="PMON" cluster="M2PCIE" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="166" internal="False" type="PMON" cluster="M2PCIE" name="CMS_VERT_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="168" internal="False" type="PMON" cluster="M2PCIE" name="CMS_VERT_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="170" internal="False" type="PMON" cluster="M2PCIE" name="CMS_VERT_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="172" internal="False" type="PMON" cluster="M2PCIE" name="CMS_VERT_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down" name="DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up" name="UP" filter="False" />
   </Event>
   <Event code="192" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2PCIE"  description="CMS Clockticks" maskbit="bxxxxxxxx" name="CMS_CLOCK" />
   <Event code="193" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2PCIE"  description="Debug - Event 1" maskbit="bxxxxxxxx" name="CMS_DBG_EV1" />
   <Event code="194" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2PCIE"  description="Debug - Event 2" maskbit="bxxxxxxxx" name="CMS_DBG_EV2" />
   <Event code="195" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2PCIE"  description="Debug - Event 3" maskbit="bxxxxxxxx" name="CMS_DBG_EV3" />
   <Event code="196" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2PCIE"  description="Debug - Event 4" maskbit="bxxxxxxxx" name="CMS_DBG_EV4" />
   <Event code="197" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2PCIE"  description="Debug - Event 5" maskbit="bxxxxxxxx" name="CMS_DBG_EV5" />
   <Event code="1" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M2PCIe"  description="Number of uclks in domain" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="51" internal="False" type="PMON" cluster="M2PCIe" name="IIO_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="DRS" name="DRS_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="DRS" name="DRS_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="NCB" name="NCB_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="NCB" name="NCB_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="NCS" name="NCS_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="NCS" name="NCS_1" filter="False" />
   </Event>
   <Event code="52" internal="False" type="PMON" cluster="M2PCIe" name="IIO_CREDITS_REJECT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="DRS" name="DRS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="NCB" name="NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="NCS" name="NCS" filter="False" />
   </Event>
   <Event code="50" internal="False" type="PMON" cluster="M2PCIe" name="IIO_CREDITS_USED" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="DRS to CMS Port 0" name="DRS_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="DRS to CMS Port 1" name="DRS_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="NCB to CMS Port 0" name="NCB_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="NCB to CMS Port 1" name="NCB_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="NCS to CMS Port 0" name="NCS_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="NCS to CMS Port 1" name="NCS_1" filter="False" />
   </Event>
   <Event code="11" internal="False" type="PMON" cluster="M2PCIe" name="IOT_BACKPRESSURE" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HUB" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="SAT" filter="False" />
   </Event>
   <Event code="13" internal="False" type="PMON" cluster="M2PCIe" name="IOT_CTS_HI" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CTS2" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CTS3" filter="False" />
   </Event>
   <Event code="12" internal="False" type="PMON" cluster="M2PCIe" name="IOT_CTS_LO" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CTS0" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CTS1" filter="False" />
   </Event>
   <Event code="16" internal="False" type="PMON" cluster="M2PCIe" name="RxR_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CBO_IDI" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CBO_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CBO_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="IIO_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="IIO_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="QPI_NCS" filter="False" />
   </Event>
   <Event code="17" internal="False" type="PMON" cluster="M2PCIe" name="RxR_INSERTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CBO_IDI" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CBO_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CBO_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="IIO_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="IIO_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="QPI_NCS" filter="False" />
   </Event>
   <Event code="19" internal="False" type="PMON" cluster="M2PCIe" name="RxR_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="7" description="" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="0" description="" name="CBO_IDI" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="1" description="" name="CBO_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="2" description="" name="CBO_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="5" description="" name="IIO_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="6" description="" name="IIO_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1" internal="False" maskbit="4" description="" name="QPI_NCS" filter="False" />
   </Event>
   <Event code="45" internal="False" type="PMON" cluster="M2PCIe" name="TxC_CREDITS" >
   	<SubEvent Inc_per_cycle="4" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="ISOCH_0" filter="False" />
   	<SubEvent Inc_per_cycle="4" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="ISOCH_1" filter="False" />
   	<SubEvent Inc_per_cycle="4" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="PRQ_0" filter="False" />
   	<SubEvent Inc_per_cycle="4" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="PRQ_1" filter="False" />
   </Event>
   <Event code="37" internal="False" type="PMON" cluster="M2PCIe" name="TxC_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="AD_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AK_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_1" filter="False" />
   </Event>
   <Event code="35" internal="False" type="PMON" cluster="M2PCIe" name="TxC_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="6" CounterRestrictions="0,1" internal="False" maskbit="0" description="" name="AD_0" filter="False" />
   	<SubEvent Inc_per_cycle="6" CounterRestrictions="0,1" internal="False" maskbit="3" description="" name="AD_1" filter="False" />
   	<SubEvent Inc_per_cycle="6" CounterRestrictions="0,1" internal="False" maskbit="1" description="" name="AK_0" filter="False" />
   	<SubEvent Inc_per_cycle="6" CounterRestrictions="0,1" internal="False" maskbit="4" description="" name="AK_1" filter="False" />
   	<SubEvent Inc_per_cycle="6" CounterRestrictions="0,1" internal="False" maskbit="2" description="" name="BL_0" filter="False" />
   	<SubEvent Inc_per_cycle="6" CounterRestrictions="0,1" internal="False" maskbit="5" description="" name="BL_1" filter="False" />
   </Event>
   <Event code="36" internal="False" type="PMON" cluster="M2PCIe" name="TxC_INSERTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="AK_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="AK_CRD_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="AK_CRD_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_1" filter="False" />
   </Event>
   <Event code="39" internal="False" type="PMON" cluster="M2PCIe" name="TxC_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="AD_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AK_1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BL_1" filter="False" />
   </Event>
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="M3KTI">
   <Event code="128" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG0_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="130" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG0_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="136" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG0_BL_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="138" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG0_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="132" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG1_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="134" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG1_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="142" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG1_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="140" internal="False" type="PMON" cluster="M3KTI" name="CMS_AG1_BL_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="157" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   </Event>
   <Event code="159" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="150" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="151" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="149" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="153" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="148" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="155" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_HORZ_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="174" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_ORDERING" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Down" name="IV_SNOOPGO_DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Up" name="IV_SNOOPGO_UP" filter="False" />
   </Event>
   <Event code="156" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   </Event>
   <Event code="158" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Agent 1" name="IV_AG1" filter="False" />
   </Event>
   <Event code="146" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="147" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="145" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="152" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="144" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="154" internal="False" type="PMON" cluster="M3KTI" name="CMS_EGRESS_VERT_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="164" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M3KTI"  description="CMS_PMON_EGRESS_SRC_THRTL" maskbit="bxxxxxxxx" name="CMS_RING_SRC_THRTL" />
   <Event code="165" internal="False" type="PMON" cluster="M3KTI" name="CMS_FAST_ASSERTED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="CMS_PMON_MASK_RING_VERT" name="VERT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CMS_PMON_MASK_RING_HORZ" name="HORZ" filter="False" />
   </Event>
   <Event code="167" internal="False" type="PMON" cluster="M3KTI" name="CMS_HORZ_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="169" internal="False" type="PMON" cluster="M3KTI" name="CMS_HORZ_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="171" internal="False" type="PMON" cluster="M3KTI" name="CMS_HORZ_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="173" internal="False" type="PMON" cluster="M3KTI" name="CMS_HORZ_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Left" name="LEFT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Right" name="RIGHT" filter="False" />
   </Event>
   <Event code="161" internal="False" type="PMON" cluster="M3KTI" name="CMS_RING_BOUNCES_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="AD" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="AK" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="BL" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="160" internal="False" type="PMON" cluster="M3KTI" name="CMS_RING_BOUNCES_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="163" internal="False" type="PMON" cluster="M3KTI" name="CMS_RING_SINK_STARVED_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="Acknowledgements to Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="" name="IV" filter="False" />
   </Event>
   <Event code="162" internal="False" type="PMON" cluster="M3KTI" name="CMS_RING_SINK_STARVED_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="180" internal="False" type="PMON" cluster="M3KTI" name="CMS_RxR_BUSY_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   </Event>
   <Event code="178" internal="False" type="PMON" cluster="M3KTI" name="CMS_RxR_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="179" internal="False" type="PMON" cluster="M3KTI" name="CMS_RxR_CRD_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="" name="IFV" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="177" internal="False" type="PMON" cluster="M3KTI" name="CMS_RxR_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="176" internal="False" type="PMON" cluster="M3KTI" name="CMS_RxR_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="208" internal="False" type="PMON" cluster="M3KTI" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="210" internal="False" type="PMON" cluster="M3KTI" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="212" internal="False" type="PMON" cluster="M3KTI" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="214" internal="False" type="PMON" cluster="M3KTI" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="166" internal="False" type="PMON" cluster="M3KTI" name="CMS_VERT_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="168" internal="False" type="PMON" cluster="M3KTI" name="CMS_VERT_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="170" internal="False" type="PMON" cluster="M3KTI" name="CMS_VERT_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="172" internal="False" type="PMON" cluster="M3KTI" name="CMS_VERT_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Down" name="DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Up" name="UP" filter="False" />
   </Event>
   <Event code="34" internal="False" type="PMON" cluster="M3KTI" name="CHA_AD_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Requests" name="REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops" name="SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VNA Messages" name="VNA" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Writebacks" name="WB" filter="False" />
   </Event>
   <Event code="192" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="CMS Clockticks" maskbit="bxxxxxxxx" name="CMS_CLOCK" />
   <Event code="193" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="Debug - Event 1" maskbit="bxxxxxxxx" name="CMS_DBG_EV1" />
   <Event code="194" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="Debug - Event 2" maskbit="bxxxxxxxx" name="CMS_DBG_EV2" />
   <Event code="195" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="Debug - Event 3" maskbit="bxxxxxxxx" name="CMS_DBG_EV3" />
   <Event code="196" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="Debug - Event 4" maskbit="bxxxxxxxx" name="CMS_DBG_EV4" />
   <Event code="197" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="Debug - Event 5" maskbit="bxxxxxxxx" name="CMS_DBG_EV5" />

   <Event code="1" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M3KTI"  description="Number of uclks in domain" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="43" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M3KTI"  description="D2C Sent" maskbit="bxxxxxxxx" name="D2C_SENT" />
   <Event code="42" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M3KTI"  description="D2K Sent" maskbit="bxxxxxxxx" name="D2K_SENT" />
   <Event code="11" internal="False" type="PMON" cluster="M3KTI" name="IOT_BACKPRESSURE" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HUB" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="SAT" filter="False" />
   </Event>
   <Event code="13" internal="False" type="PMON" cluster="M3KTI" name="IOT_CTS_HI" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CTS2" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CTS3" filter="False" />
   </Event>
   <Event code="12" internal="False" type="PMON" cluster="M3KTI" name="IOT_CTS_LO" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CTS0" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CTS1" filter="False" />
   </Event>
   <Event code="32" internal="False" type="PMON" cluster="M3KTI" name="KTI_PEER_AD_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="VN0 REQ Messages" name="VN0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="VN0 SNP Messages" name="VN0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="VN1 SNP Messages" name="VN1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VNA" name="VNA" filter="False" />
   </Event>
   <Event code="33" internal="False" type="PMON" cluster="M3KTI" name="KTI_PEER_BL_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="VN0 RSP Messages" name="VN0_NCS_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="VN0 REQ Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="VN0 SNP Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="VN1 RSP Messages" name="VN1_NCS_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="VN1 SNP Messages" name="VN1_WB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VNA" name="VNA" filter="False" />
   </Event>
   <Event code="41" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M3KTI"  description="FlowQ Generated Prefetch" maskbit="bxxxxxxxx" name="KTI_PREFETCH_SPAWN" />
   <Event code="35" internal="False" type="PMON" cluster="M3KTI" name="M2_BL_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="0" description="IIO0 and IIO1 share the same ring destination. (1 VN0 credit only)" name="IIO0_IIO1_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="1" description="IIO2" name="IIO2_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="2" description="IIO3" name="IIO3_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="3" description="IIO4" name="IIO4_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="4" description="IIO5" name="IIO5_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="5" description="All IIO targets for NCS are in single mask. ORs them together" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0" internal="False" maskbit="6" description="Selected M2p BL NCS credits" name="NCS_SEL" filter="False" />
   </Event>
   <Event code="58" internal="False" type="PMON" cluster="M3KTI" name="MULTI_SLOT_RCVD" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Slot 0" name="AD_SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AD - Slot 1" name="AD_SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="AD - Slot 2" name="AD_SLOT2" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AK - Slot 0" name="AK_SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Slot 2" name="AK_SLOT2" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="BL - Slot 0" name="BL_SLOT0" filter="False" />
   </Event>
   <Event code="75" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_LOST_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="76" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_LOST_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="77" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_MISC" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="AD, BL Parallel Win" name="ADBL_PARALLEL_WIN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="No Progress on Pending AD VN0" name="NO_PROG_AD_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="No Progress on Pending AD VN1" name="NO_PROG_AD_VN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="No Progress on Pending BL VN0" name="NO_PROG_BL_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="No Progress on Pending BL VN1" name="NO_PROG_BL_VN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Parallel Bias to VN0" name="PAR_BIAS_VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Parallel Bias to VN1" name="PAR_BIAS_VN1" filter="False" />
   </Event>
   <Event code="73" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_NOAD_REQ_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="74" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_NOAD_REQ_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="71" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_NOCRED_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="72" internal="False" type="PMON" cluster="M3KTI" name="RxR_ARB_NOCRED_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="64" internal="False" type="PMON" cluster="M3KTI" name="RxR_BYPASSED" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="AD to Slot 0 on BL Arb" name="AD_S0_BL_ARB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="AD to Slot 0 on Idle" name="AD_S0_IDLE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2" internal="False" maskbit="2" description="AD + BL to Slot 1" name="AD_S1_BL_SLOT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2" internal="False" maskbit="3" description="AD + BL to Slot 2" name="AD_S2_BL_SLOT" filter="False" />
   </Event>
   <Event code="80" internal="False" type="PMON" cluster="M3KTI" name="RxR_COLLISION_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="81" internal="False" type="PMON" cluster="M3KTI" name="RxR_COLLISION_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="96" internal="False" type="PMON" cluster="M3KTI" name="RxR_CRD_MISC" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Any In BGF FIFO" name="ANY_BGF_FIFO" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Any in BGF Path" name="ANY_BGF_PATH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="No D2K For Arb" name="NO_D2K_FOR_ARB" filter="False" />
   </Event>
   <Event code="97" internal="False" type="PMON" cluster="M3KTI" name="RxR_CRD_OCC" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="D2K Credits" name="D2K_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Packets in BGF FIFO" name="FLITS_IN_FIFO" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Packets in BGF Path" name="FLITS_IN_PATH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="P1P_FIFO" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="" name="P1P_TOTAL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Transmit Credits" name="TxQ_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VNA In Use" name="VNA_IN_USE" filter="False" />
   </Event>
   <Event code="67" internal="False" type="PMON" cluster="M3KTI" name="RxR_CYCLES_NE_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="68" internal="False" type="PMON" cluster="M3KTI" name="RxR_CYCLES_NE_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="87" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLITS_DATA_NOT_SENT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="All" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="No BGF Credits" name="NO_BGF" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="No TxQ Credits" name="NO_TXQ" filter="False" />
   </Event>
   <Event code="89" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLITS_GEN_BL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Wait on Pump 0" name="P0_WAIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="" name="P1P_AT_LIMIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="" name="P1P_BUSY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="" name="P1P_FIFO_FULL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="" name="P1P_HOLD_P0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="" name="P1P_TO_LIMBO" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Wait on Pump 1" name="P1_WAIT" filter="False" />
   </Event>
   <Event code="90" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M3KTI"  description="" maskbit="bxxxxxxxx" name="RxR_FLITS_MISC" />
   <Event code="86" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLITS_SENT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="One Message" name="1_MSG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="One Message in non-VNA" name="1_MSG_VNX" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Two Messages" name="2_MSGS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Three Messages" name="3_MSGS" filter="False" />
   </Event>
   <Event code="88" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLITS_SLOT_BL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="All" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Needs Data Flit" name="NEED_DATA" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Wait on Pump 0" name="P0_WAIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="Don't Need Pump 1" name="P1_NOT_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="Don't Need Pump 1 - Bubble" name="P1_NOT_REQ_BUT_BUBBLE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="Don't Need Pump 1 - Not Avail" name="P1_NOT_REQ_NOT_AVAIL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Wait on Pump 1" name="P1_WAIT" filter="False" />
   </Event>
   <Event code="83" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLIT_GEN_HDR1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Acumullate" name="ACCUM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Accumulate Ready" name="ACCUM_READ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Accumulate Wasted" name="ACCUM_WASTED" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Run-Ahead - Blocked" name="AHEAD_BLOCKED" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="Run-Ahead - Message" name="AHEAD_MSG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="Parallel Ok" name="PAR" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="Parallel Flit Finished" name="PAR_FLIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="Parallel Message" name="PAR_MSG" filter="False" />
   </Event>
   <Event code="84" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLIT_GEN_HDR2" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Rate-matching Stall" name="RMSTALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Rate-matching Stall - No Message" name="RMSTALL_NOMSG" filter="False" />
   </Event>
   <Event code="85" internal="False" type="PMON" cluster="M3KTI" name="RxR_FLIT_NOT_SENT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="All" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="No BGF Credits" name="NO_BGF_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="No BGF Credits + No Extra Message Slotted" name="NO_BGF_NO_MSG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="No TxQ Credits" name="NO_TXQ_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="No TxQ Credits + No Extra Message Slotted" name="NO_TXQ_NO_MSG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="Sent - One Slot Taken" name="ONE_TAKEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="Sent - Three Slots Taken" name="THREE_TAKEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="Sent - Two Slots Taken" name="TWO_TAKEN" filter="False" />
   </Event>
   <Event code="82" internal="False" type="PMON" cluster="M3KTI" name="RxR_HELD" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="6" description="Can't Slot AD" name="CANT_SLOT_AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="7" description="Can't Slot BL" name="CANT_SLOT_BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="4" description="Parallel AD Lost" name="PARALLEL_AD_LOST" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="2" description="Parallel Attempt" name="PARALLEL_ATTEMPT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="5" description="Parallel BL Lost" name="PARALLEL_BL_LOST" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="3" description="Parallel Success" name="PARALLEL_SUCCESS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="VN0" name="VN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="VN1" name="VN1" filter="False" />
   </Event>
   <Event code="65" internal="False" type="PMON" cluster="M3KTI" name="RxR_INSERTS_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="66" internal="False" type="PMON" cluster="M3KTI" name="RxR_INSERTS_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="69" internal="False" type="PMON" cluster="M3KTI" name="RxR_OCCUPANCY_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="70" internal="False" type="PMON" cluster="M3KTI" name="RxR_OCCUPANCY_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="78" internal="False" type="PMON" cluster="M3KTI" name="RxR_PACKING_MISS_VN0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="79" internal="False" type="PMON" cluster="M3KTI" name="RxR_PACKING_MISS_VN1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="REQ on AD" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="2" description="RSP on AD" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="SNP on AD" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="5" description="NCB on BL" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="6" description="NCS on BL" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="3" description="RSP on BL" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2" internal="False" maskbit="4" description="WB on BL" name="BL_WB" filter="False" />
   </Event>
   <Event code="98" internal="False" type="PMON" cluster="M3KTI" name="RxR_SMI3_PFTCH" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Lost Arbitration" name="ARB_LOST" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Arrived" name="ARRIVED" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Dropped - Old" name="DROP_OLD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="Dropped - Wrap" name="DROP_WRAP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Slotted" name="SLOTTED" filter="False" />
   </Event>
   <Event code="91" internal="False" type="PMON" cluster="M3KTI" name="RxR_VNA_CRD" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="Any In Use" name="ANY_IN_USE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="Corrected" name="CORRECTED" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="Level &lt; 1" name="LT1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="Level &lt; 4" name="LT4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="Level &lt; 5" name="LT5" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Used" name="USED" filter="False" />
   </Event>
   <Event code="38" internal="False" type="PMON" cluster="M3KTI" name="SEL_CHA_AD_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Requests" name="REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops" name="SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VNA Messages" name="VNA" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Writebacks" name="WB" filter="False" />
   </Event>
   <Event code="36" internal="False" type="PMON" cluster="M3KTI" name="SEL_KTI_PEER_AD_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="VN0 REQ Messages" name="VN0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="VN0 SNP Messages" name="VN0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="VN1 SNP Messages" name="VN1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VNA" name="VNA" filter="False" />
   </Event>
   <Event code="37" internal="False" type="PMON" cluster="M3KTI" name="SEL_KTI_PEER_BL_CREDITS_EMPTY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="VN0 RSP Messages" name="VN0_NCS_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="VN0 REQ Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="VN0 SNP Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="VN1 RSP Messages" name="VN1_NCS_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="VN1 SNP Messages" name="VN1_WB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VNA" name="VNA" filter="False" />
   </Event>
   <Event code="50" internal="False" type="PMON" cluster="M3KTI" name="TxC_AD_ARB_FAIL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 REQ Messages" name="VN0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="VN0 RSP AD Messages" name="VN0_RSP_AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 SNP Messages" name="VN0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="VN1 RSP - AD Messages" name="VN1_RSP_AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 SNP Messages" name="VN1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 WB Messages" name="VN1_WB_AD" filter="False" />
   </Event>
   <Event code="45" internal="False" type="PMON" cluster="M3KTI" name="TxC_AD_FLQ_BYPASS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AD_SLOT1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="AD_SLOT2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="BL_EARLY_RSP" filter="False" />
   </Event>
   <Event code="53" internal="False" type="PMON" cluster="M3KTI" name="TxC_AD_SPEC_ARB_CRD_AVAIL_broken_bugeco_301336" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 REQ Messages" name="VN0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 SNP Messages" name="VN0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 SNP Messages" name="VN1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 WB Messages" name="VN1_WB_AD" filter="False" />
   </Event>
   <Event code="51" internal="False" type="PMON" cluster="M3KTI" name="TxC_AD_SPEC_ARB_FAIL_NO_CRD_broken_bugeco_301336" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 REQ Messages" name="VN0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="VN0 RSP AD Messages" name="VN0_RSP_AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 SNP Messages" name="VN0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="VN1 RSP - AD Messages" name="VN1_RSP_AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 SNP Messages" name="VN1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 WB Messages" name="VN1_WB_AD" filter="False" />
   </Event>
   <Event code="52" internal="False" type="PMON" cluster="M3KTI" name="TxC_AD_SPEC_ARB_NEW_MSG_broken_bugeco_301336" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 REQ Messages" name="VN0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 SNP Messages" name="VN0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 REQ Messages" name="VN1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 SNP Messages" name="VN1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 WB Messages" name="VN1_WB_AD" filter="False" />
   </Event>
   <Event code="63" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="8" filter="F" cluster="M3KTI"  description="AK Flow Q Occupancy" maskbit="bxxxxxxxx" name="TxC_AK_FLQ_OCCUPANCY" />
   <Event code="54" internal="False" type="PMON" cluster="M3KTI" name="TxC_BL_ARB_FAIL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="VN0 NCB Messages" name="VN0_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 NCS Messages" name="VN0_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="VN1 NCS Messages" name="VN1_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 NCB Messages" name="VN1_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 WB Messages" name="VN1_WB" filter="False" />
   </Event>
   <Event code="48" internal="False" type="PMON" cluster="M3KTI" name="TxC_BL_FLQ_INSERTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="VN0 NCB Messages" name="VN0_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="VN0 NCS Messages" name="VN0_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="VN1_NCS Messages" name="VN1_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="VN1_NCB Messages" name="VN1_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="VN1 WB Messages" name="VN1_WB" filter="False" />
   </Event>
   <Event code="62" internal="False" type="PMON" cluster="M3KTI" name="TxC_BL_FLQ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="2" description="VN0 NCB Messages" name="VN0_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="3" description="VN0 NCS Messages" name="VN0_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="0" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="1" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="6" description="VN1_NCS Messages" name="VN1_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="7" description="VN1_NCB Messages" name="VN1_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="4" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="5" description="VN1 WB Messages" name="VN1_WB" filter="False" />
   </Event>
   <Event code="57" internal="False" type="PMON" cluster="M3KTI" name="TxC_BL_SPEC_ARB_CRD_AVAIL_broken_bugeco_301336" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 NCS Messages" name="VN0_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 NCB Messages" name="VN1_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 WB Messages" name="VN1_WB" filter="False" />
   </Event>
   <Event code="55" internal="False" type="PMON" cluster="M3KTI" name="TxC_BL_SPEC_ARB_FAIL_NO_CRD_broken_bugeco_301336" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="VN0 NCB Messages" name="VN0_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 NCS Messages" name="VN0_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="VN0 RSP Messages" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="6" description="VN1 NCS Messages" name="VN1_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 NCB Messages" name="VN1_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 WB Messages" name="VN1_WB" filter="False" />
   </Event>
   <Event code="56" internal="False" type="PMON" cluster="M3KTI" name="TxC_BL_SPEC_ARB_NEW_MSG_broken_bugeco_301336" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="VN0 NCS Messages" name="VN0_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="Speculative ARB for BL  - New Message" name="VN0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="VN0 WB Messages" name="VN0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="7" description="VN1 NCB Messages" name="VN1_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="VN1 RSP Messages" name="VN1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="VN1 WB Messages" name="VN1_WB" filter="False" />
   </Event>
   <Event code="46" internal="False" type="PMON" cluster="M3KTI" name="TxC_VN0_AD_FLQ_INSERTS" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0 REQ Messages" name="S0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 0 RSP - AD Messages" name="S0_RSP_AD" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 0 SNP Messages" name="S0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Slot 0 WB Messages" name="S0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Slot 1 REQ Messages" name="S1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Slot 1 SNP Messages" name="S1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Slot 2 RSP - AD Messages" name="S2_RSP_AD" filter="False" />
   </Event>
   <Event code="60" internal="False" type="PMON" cluster="M3KTI" name="TxC_VN0_AD_FLQ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="0" description="List 0 - REQ Messages" name="LIST0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="2" description="List 0 - RSP Messages" name="LIST0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="1" description="List 0 - SNP Messages" name="LIST0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="3" description="List 0 - WB Messages" name="LIST0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="4" description="List 1 - REQ Messages" name="LIST1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="6" description="List 1 - RSP Messages" name="LIST1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="5" description="List 1 - SNP Messages" name="LIST1_SNP" filter="False" />
   </Event>
   <Event code="41" internal="False" type="PMON" cluster="M3KTI" name="TxC_VN0_FLQ_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD REQ Messages" name="AD_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="AD RSP Messages" name="AD_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AD SNP Messages" name="AD_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="AD WB Messages" name="AD_WB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL NCB Messages" name="BL_NCB" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="BL NCS Messages" name="BL_NCS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="BL RSP Messages" name="BL_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="BL WB Messages" name="BL_WB" filter="False" />
   </Event>
   <Event code="47" internal="False" type="PMON" cluster="M3KTI" name="TxC_VN1_AD_FLQ_INSERTS" >
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Slot 0 REQ Messages" name="S0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Slot 0 RSP - AD Messages" name="S0_RSP_AD" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Slot 0 SNP Messages" name="S0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Slot 0 WB Messages" name="S0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Slot 1 REQ Messages" name="S1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Slot 1 SNP Messages" name="S1_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="3" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Slot 2 RSP - AD Messages" name="S2_RSP_AD" filter="False" />
   </Event>
   <Event code="61" internal="False" type="PMON" cluster="M3KTI" name="TxC_VN1_AD_FLQ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="0" description="List 0 - REQ Messages" name="LIST0_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="2" description="List 0 - RSP Messages" name="LIST0_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="1" description="List 0 - SNP Messages" name="LIST0_SNP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="3" description="List 0 - WB Messages" name="LIST0_WB" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="4" description="List 1 - REQ Messages" name="LIST1_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="6" description="List 1 - RSP Messages" name="LIST1_RSP" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1" internal="False" maskbit="5" description="List 1 - SNP Messages" name="LIST1_SNP" filter="False" />
   </Event>
   <Event code="92" internal="False" type="PMON" cluster="M3KTI" name="VN0_CREDITS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="WB" filter="False" />
   </Event>
   <Event code="94" internal="False" type="PMON" cluster="M3KTI" name="VN0_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="WB" filter="False" />
   </Event>
   <Event code="93" internal="False" type="PMON" cluster="M3KTI" name="VN1_CREDITS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="WB" filter="False" />
   </Event>
   <Event code="95" internal="False" type="PMON" cluster="M3KTI" name="VN1_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="4" description="WB on BL" name="NCB" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="5" description="NCB on BL" name="NCS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="0" description="REQ on AD" name="REQ" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="2" description="RSP on AD" name="RSP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="1" description="SNP on AD" name="SNP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0" internal="False" maskbit="3" description="RSP on BL" name="WB" filter="False" />
   </Event>
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="PCU">
   <Event code="42" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C State Residency - C0" maskbit="bxxxxxxxx" name="PKG_RESIDENCY_C0_CYCLES" />
   <Event code="78" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C State Residency - C1E" maskbit="bxxxxxxxx" name="PKG_RESIDENCY_C1E_CYCLES" />
   <Event code="43" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C State Residency - C2E" maskbit="bxxxxxxxx" name="PKG_RESIDENCY_C2E_CYCLES" />
   <Event code="44" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C State Residency - C3" maskbit="bxxxxxxxx" name="PKG_RESIDENCY_C3_CYCLES" />
   <Event code="45" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C State Residency - C6" maskbit="bxxxxxxxx" name="PKG_RESIDENCY_C6_CYCLES" />
   <Event code="46" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C7 State Residency" maskbit="bxxxxxxxx" name="PKG_RESIDENCY_C7_CYCLES" />

   <Event code="0" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="pclk Cycles" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="96" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="CORE_TRANSITION_CYCLES" />
   <Event code="17" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="CTS_EVENT0" />
   <Event code="18" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="CTS_EVENT1" />
   <Event code="16" CounterRestrictions="0,1,2,3" internal="True" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Deep C State Rejection" maskbit="bxxxxxxxx" name="DELAYED_C_STATE_ABORT" />
   <Event code="48" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="DEMOTIONS" />
   <Event code="117" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Phase Shed 0 Cycles" maskbit="bxxxxxxxx" name="FIVR_PS_PS0_CYCLES" />
   <Event code="118" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Phase Shed 1 Cycles" maskbit="bxxxxxxxx" name="FIVR_PS_PS1_CYCLES" />
   <Event code="119" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Phase Shed 2 Cycles" maskbit="bxxxxxxxx" name="FIVR_PS_PS2_CYCLES" />
   <Event code="120" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Phase Shed 3 Cycles" maskbit="bxxxxxxxx" name="FIVR_PS_PS3_CYCLES" />
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Thermal Strongest Upper Limit Cycles" maskbit="bxxxxxxxx" name="FREQ_MAX_LIMIT_THERMAL_CYCLES" />
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Power Strongest Upper Limit Cycles" maskbit="bxxxxxxxx" name="FREQ_MAX_POWER_CYCLES" />
   <Event code="115" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="IO P Limit Strongest Lower Limit Cycles" maskbit="bxxxxxxxx" name="FREQ_MIN_IO_P_CYCLES" />
   <Event code="2" CounterRestrictions="0,1,2,3" internal="True" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Perf P Limit Strongest Lower Limit Cycles" maskbit="bxxxxxxxx" name="FREQ_MIN_PERF_P_CYCLES" />
   <Event code="116" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Cycles spent changing Frequency" maskbit="bxxxxxxxx" name="FREQ_TRANS_CYCLES" />
   <Event code="12" CounterRestrictions="0,1,2,3" internal="True" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Number of times ICC Protector Caused Freq Change" maskbit="bxxxxxxxx" name="ICC_PROTECTOR_COUNT" />
   <Event code="13" CounterRestrictions="0,1,2,3" internal="True" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="MBP Triggers" maskbit="bxxxxxxxx" name="MBP_TRIGGER_COUNT" />
   <Event code="6" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="MCP_PROCHOT_CYCLES" />
   <Event code="70" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="MCT Frequency Limit" maskbit="bxxxxxxxx" name="MCT_LIMIT" />
   <Event code="73" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="A Core was Frequency limited from running AVX256" maskbit="bxxxxxxxx" name="AVX256_CLIP" />
   <Event code="74" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="A Core Frequency was limited from running AVX512" maskbit="bxxxxxxxx" name="AVX512_CLIP" />
   <Event code="47" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Memory Phase Shedding Cycles" maskbit="bxxxxxxxx" name="MEMORY_PHASE_SHEDDING_CYCLES" />
   <Event code="68" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="PECI Command Pending" maskbit="bxxxxxxxx" name="PECI_CMD_PENDING_CYCLES" />
   <Event code="67" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="PECI Command Outstanding" maskbit="bxxxxxxxx" name="PECI_CMD_PENDING_RE_CYCLES" />
   <Event code="69" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="PECI Timeouts" maskbit="bxxxxxxxx" name="PECI_TIMEOUT" />
   <Event code="3" CounterRestrictions="0,1,2,3" internal="True" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Package C State Exit Latency" maskbit="bxxxxxxxx" name="PKG_C_EXIT_LATENCY" />
   <Event code="7" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="PMAX_THROTTLED_CYCLES" />
   <Event code="128" internal="False" type="PMON" cluster="PCU" name="POWER_STATE_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="C0 and C1" name="CORES_C0" filter="False" />
   	<SubEvent Inc_per_cycle="8" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="C3" name="CORES_C3" filter="False" />
   </Event>
   <Event code="128" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="8" filter="F" cluster="PCU"  description="Number of cores in C-State -- C6 and C7" maskbit="b11000000" name="POWER_STATE_OCCUPANCY.CORES_C6" />
   <Event code="10" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="External Prochot" maskbit="bxxxxxxxx" name="PROCHOT_EXTERNAL_CYCLES" />
   <Event code="9" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Internal Prochot" maskbit="bxxxxxxxx" name="PROCHOT_INTERNAL_CYCLES" />
   <Event code="114" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="Total Core C State Transition Cycles" maskbit="bxxxxxxxx" name="TOTAL_TRANSITION_CYCLES" />
   <Event code="126" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="UFS_BANDWIDTH_MAX_RANGE" />
   <Event code="124" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="UFS_TRANSITIONS_DOWN" />
   <Event code="125" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="UFS_TRANSITIONS_IO_P_LIMIT" />
   <Event code="121" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="UFS_TRANSITIONS_NO_CHANGE" />
   <Event code="122" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="UFS_TRANSITIONS_UP_RING" />
   <Event code="123" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="" maskbit="bxxxxxxxx" name="UFS_TRANSITIONS_UP_STALL" />
   <Event code="66" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="PCU"  description="VR Hot" maskbit="bxxxxxxxx" name="VR_HOT_CYCLES" />
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="iMC">
   <Event code="1" internal="False" type="PMON" cluster="iMC" name="ACT_COUNT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Activate due to Write" name="BYP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Activate due to Read" name="RD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Activate due to Write" name="WR" filter="False" />
   </Event>
   <Event code="161" internal="False" type="PMON" cluster="iMC" name="BYP_CMDS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="ACT command issued by 2 cycle bypass" name="ACT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CAS command issued by 2 cycle bypass" name="CAS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="PRE command issued by 2 cycle bypass" name="PRE" filter="False" />
   </Event>
   <Event code="4" internal="False" type="PMON" cluster="iMC" name="CAS_COUNT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Read CAS issued in Read ISOCH Mode" name="RD_ISOCH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="All DRAM RD_CAS (w/ and w/out auto-pre)" name="RD_REG" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Read CAS issued in RMM" name="RD_RMM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Underfill Read Issued" name="RD_UNDERFILL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Read CAS issued in WMM" name="RD_WMM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="Read CAS issued in Write ISOCH Mode" name="WR_ISOCH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode" name="WR_RMM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode" name="WR_WMM" filter="False" />
   </Event>
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="DRAM RD_CAS and WR_CAS Commands. -- All DRAM WR_CAS (w/ and w/out auto-pre)" maskbit="b00001111" name="CAS_COUNT.ALL" />
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="DRAM RD_CAS and WR_CAS Commands. -- All DRAM Reads (RD_CAS + Underfills)" maskbit="b00000011" name="CAS_COUNT.RD" />
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="DRAM RD_CAS and WR_CAS Commands. -- All DRAM WR_CAS (both Modes)" maskbit="b00001100" name="CAS_COUNT.WR" />
   <Event code="135" internal="False" type="PMON" cluster="iMC" name="CTS_EVENT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="IOT0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="IOT1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="IOT2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IOT3" filter="False" />
   </Event>
   <Event code="0" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="DRAM Clockticks" maskbit="bxxxxxxxx" name="DCLOCKTICKS" />
   <Event code="234" internal="False" type="PMON" cluster="iMC" name="DDRT_CMD1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Any DDRT Command" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="Misc Commands (error, flow ACKs)" name="MISC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Misc GNTs" name="MISC_GNT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="All Reads - RPQ or Ufill" name="RD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="RPQ GNTs" name="RPQ_GNTS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Underfill reads" name="UFILL_RD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Underfill GNTs" name="WPQ_GNTS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Writes" name="WR" filter="False" />
   </Event>
   <Event code="235" internal="False" type="PMON" cluster="iMC" name="DDRT_CMD2" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="DDRT ECC Errors" name="DDRT_ECC_ERROR" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="DDRT ERID detectable parity error" name="DDRT_ERID_ERROR" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Expected No data packet (ERID matched NDP encoding)" name="NODATA_EXP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Unexpected No data packet (ERID matched a Read, but data was a NDP)" name="NODATA_UNEXP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Opportunistic Reads" name="OPP_RD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Read Requests - Slot 0" name="REQS_SLOT0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Read Requests - Slot 1" name="REQS_SLOT1" filter="False" />
   </Event>
   <Event code="236" internal="False" type="PMON" cluster="iMC" name="DDRT_MM1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Cycles DDRT is in Partial Write Major Mode" name="PWMM_CYC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Enter DDRT Partial Write Major Mode" name="PWMM_ENTER" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Exit DDRT Partial Write Major Mode" name="PWMM_EXIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Cycles DDRT is in Read Major Mode" name="RMM_CYC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Cycles DDRT is in Write Major Mode" name="WMM_CYC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Enter DDRT WMM" name="WMM_ENTER" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Exit DDRT WMM" name="WMM_EXIT" filter="False" />
   </Event>
   <Event code="237" internal="False" type="PMON" cluster="iMC" name="DDRT_MM2" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="DDRT_ENTER" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="DDRT_CYC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="DDR4_CYC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="DDR4_ENTER" filter="False" />
   </Event>
   <Event code="238" internal="False" type="PMON" cluster="iMC" name="BL_EGR" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="BL EGR credit returned from M2M" name="M2M_CRDT_RTN" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="BL EGR credit returned internally for antideadlock" name="DEADLOCK_CRDT_RTN" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="TGR credit returned" name="TGR_CRDT_RTN" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="General purpose credit used" name="CRED_USED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="TGR reserved credit used" name="TGR_CRED_USED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="No BL EGR credit available" name="NO_CRED" filter="False" />
   	<SubEvent Inc_per_cycle="64" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL EGR credit count" name="COUNT" filter="False" />
   </Event>
   <Event code="226" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="DDRT Read Queue Cycles Full" maskbit="bxxxxxxxx" name="DDRT_RDQ_CYCLES_FULL" />
   <Event code="225" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="DDRT Read Queue Cycles Not Empty" maskbit="bxxxxxxxx" name="DDRT_RDQ_CYCLES_NE" />
   <Event code="227" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="DDRT Read Queue Inserts" maskbit="bxxxxxxxx" name="DDRT_RDQ_INSERTS" />
   <Event code="224" internal="False" type="PMON" cluster="iMC" name="DDRT_RDQ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="GNT_WAIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="NO_GNT" filter="False" />
   </Event>
   <Event code="230" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="DDRT Write Queue Cycles Full" maskbit="bxxxxxxxx" name="DDRT_WPQ_CYCLES_FULL" />
   <Event code="229" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="DDRT Write Queue Cycles Not Empty" maskbit="bxxxxxxxx" name="DDRT_WPQ_CYCLES_NE" />
   <Event code="231" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="DDRT Write Queue Inserts" maskbit="bxxxxxxxx" name="DDRT_WPQ_INSERTS" />
   <Event code="228" internal="False" type="PMON" cluster="iMC" name="DDRT_WPQ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CAS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="PWR" filter="False" />
   </Event>
   <Event code="232" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="" maskbit="bxxxxxxxx" name="DDRT_WPQ_PCOMMIT" />
   <Event code="233" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="" maskbit="bxxxxxxxx" name="DDRT_WPQ_PCOMMIT_CYC" />
   <Event code="6" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="DRAM Precharge All Commands" maskbit="bxxxxxxxx" name="DRAM_PRE_ALL" />
   <Event code="5" internal="False" type="PMON" cluster="iMC" name="DRAM_REFRESH" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HIGH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="PANIC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="OPPORTUNISTIC" filter="False" />
   </Event>
   <Event code="9" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="ECC Correctable Errors" maskbit="bxxxxxxxx" name="ECC_CORRECTABLE_ERRORS" />
   <Event code="7" internal="False" type="PMON" cluster="iMC" name="MAJOR_MODES" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Isoch Major Mode" name="ISOCH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Partial Major Mode" name="PARTIAL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Read Major Mode" name="READ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Write Major Mode" name="WRITE" filter="False" />
   </Event>
   <Event code="48" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Premature Page Closings" maskbit="bxxxxxxxx" name="PAGE_CLOSE_PREMATURE" />
   <Event code="132" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Channel DLLOFF Cycles" maskbit="bxxxxxxxx" name="POWER_CHANNEL_DLLOFF" />
   <Event code="133" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="4" filter="F" cluster="iMC"  description="Channel PPD Cycles" maskbit="bxxxxxxxx" name="POWER_CHANNEL_PPD" />
   <Event code="131" internal="False" type="PMON" cluster="iMC" name="POWER_CKE_CYCLES" >
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="DIMM ID" name="RANK0" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="DIMM ID" name="RANK1" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="DIMM ID" name="RANK2" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="DIMM ID" name="RANK3" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="DIMM ID" name="RANK4" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="DIMM ID" name="RANK5" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="DIMM ID" name="RANK6" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="DIMM ID" name="RANK7" filter="False" />
   </Event>
   <Event code="134" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Critical Throttle Cycles" maskbit="bxxxxxxxx" name="POWER_CRITICAL_THROTTLE_CYCLES" />
   <Event code="66" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="" maskbit="bxxxxxxxx" name="POWER_PCU_THROTTLING" />
   <Event code="67" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iMC"  description="Clock-Enabled Self-Refresh" maskbit="bxxxxxxxx" name="POWER_SELF_REFRESH" />
   <Event code="65" internal="False" type="PMON" cluster="iMC" name="POWER_THROTTLE_CYCLES" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="DIMM ID" name="RANK0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="DIMM ID" name="RANK1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="DIMM ID" name="RANK2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="DIMM ID" name="RANK3" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="DIMM ID" name="RANK4" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="DIMM ID" name="RANK5" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="DIMM ID" name="RANK6" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="DIMM ID" name="RANK7" filter="False" />
   </Event>
   <Event code="8" internal="False" type="PMON" cluster="iMC" name="PREEMPTION" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Read over Read Preemption" name="RD_PREEMPT_RD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Read over Write Preemption" name="RD_PREEMPT_WR" filter="False" />
   </Event>
   <Event code="2" internal="False" type="PMON" cluster="iMC" name="PRE_COUNT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Precharge due to bypass" name="BYP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Precharge due to timer expiration" name="PAGE_CLOSE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Precharges due to page miss" name="PAGE_MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Precharge due to read" name="RD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Precharge due to write" name="WR" filter="False" />
   </Event>
   <Event code="160" internal="False" type="PMON" cluster="iMC" name="RD_CAS_PRIO" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Read CAS issued with HIGH priority" name="HIGH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Read CAS issued with LOW priority" name="LOW" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Read CAS issued with MEDIUM priority" name="MED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Read CAS issued with PANIC NON ISOCH priority (starved)" name="PANIC" filter="False" />
   </Event>
   <Event code="176" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK0" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK0.BANK0" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK0.BANK1" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK0.BANK2" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK0.BANK3" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK0.BANK4" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK0.BANK5" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK0.BANK6" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK0.BANK7" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK0.BANK8" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK0.BANK9" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK0.BANK10" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK0.BANK11" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK0.BANK12" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK0.BANK13" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK0.BANK14" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK0.BANK15" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK0.BANKALL" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK0.BANKG0" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK0.BANKG1" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK0.BANKG2" />
   <Event code="176" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 0 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK0.BANKG3" />
   <Event code="177" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK1" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK1.BANK0" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK1.BANK1" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK1.BANK2" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK1.BANK3" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK1.BANK4" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK1.BANK5" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK1.BANK6" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK1.BANK7" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK1.BANK8" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK1.BANK9" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK1.BANK10" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK1.BANK11" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK1.BANK12" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK1.BANK13" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK1.BANK14" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK1.BANK15" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK1.BANKALL" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK1.BANKG0" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK1.BANKG1" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK1.BANKG2" />
   <Event code="177" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 1 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK1.BANKG3" />
   <Event code="178" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK2" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK2.BANK0" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK2.BANK1" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK2.BANK2" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK2.BANK3" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK2.BANK4" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK2.BANK5" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK2.BANK6" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK2.BANK7" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK2.BANK8" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK2.BANK9" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK2.BANK10" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK2.BANK11" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK2.BANK12" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK2.BANK13" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK2.BANK14" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK2.BANK15" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK2.BANKALL" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK2.BANKG0" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK2.BANKG1" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK2.BANKG2" />
   <Event code="178" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 2 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK2.BANKG3" />
   <Event code="179" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK3" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK3.BANK0" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK3.BANK1" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK3.BANK2" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK3.BANK3" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK3.BANK4" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK3.BANK5" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK3.BANK6" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK3.BANK7" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK3.BANK8" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK3.BANK9" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK3.BANK10" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK3.BANK11" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK3.BANK12" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK3.BANK13" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK3.BANK14" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK3.BANK15" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK3.BANKALL" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK3.BANKG0" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK3.BANKG1" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK3.BANKG2" />
   <Event code="179" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 3 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK3.BANKG3" />
   <Event code="180" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK4" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK4.BANK0" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK4.BANK1" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK4.BANK2" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK4.BANK3" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK4.BANK4" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK4.BANK5" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK4.BANK6" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK4.BANK7" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK3.BANK8" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK4.BANK9" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK4.BANK10" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK4.BANK11" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK4.BANK12" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK4.BANK13" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK4.BANK14" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK4.BANK15" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK4.BANKALL" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK4.BANKG0" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK4.BANKG1" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK4.BANKG2" />
   <Event code="180" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 4 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK4.BANKG3" />
   <Event code="181" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK5" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK5.BANK0" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK5.BANK1" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK5.BANK2" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK5.BANK3" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK5.BANK4" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK5.BANK5" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK5.BANK6" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK5.BANK7" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK5.BANK8" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK5.BANK9" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK5.BANK10" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK5.BANK11" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK5.BANK12" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK5.BANK13" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK5.BANK14" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK5.BANK15" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK5.BANKALL" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK5.BANKG0" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK5.BANKG1" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK5.BANKG2" />
   <Event code="181" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 5 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK5.BANKG3" />
   <Event code="182" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK6" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK6.BANK0" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK6.BANK1" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK6.BANK2" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK6.BANK3" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK6.BANK4" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK6.BANK5" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK6.BANK6" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK6.BANK7" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK6.BANK8" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK6.BANK9" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK6.BANK10" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK6.BANK11" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK6.BANK12" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK6.BANK13" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK6.BANK14" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK6.BANK15" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK6.BANKALL" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK6.BANKG0" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK6.BANKG1" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK6.BANKG2" />
   <Event code="182" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 6 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK6.BANKG3" />
   <Event code="183" internal="False" type="PMON" cluster="iMC" name="RD_CAS_RANK7" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 0" maskbit="b00000000" name="RD_CAS_RANK7.BANK0" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 1" maskbit="b00000001" name="RD_CAS_RANK7.BANK1" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 2" maskbit="b00000010" name="RD_CAS_RANK7.BANK2" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 3" maskbit="b00000011" name="RD_CAS_RANK7.BANK3" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 4" maskbit="b00000100" name="RD_CAS_RANK7.BANK4" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 5" maskbit="b00000101" name="RD_CAS_RANK7.BANK5" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 6" maskbit="b00000110" name="RD_CAS_RANK7.BANK6" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 7" maskbit="b00000111" name="RD_CAS_RANK7.BANK7" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 8" maskbit="b00001000" name="RD_CAS_RANK7.BANK8" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 9" maskbit="b00001001" name="RD_CAS_RANK7.BANK9" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 10" maskbit="b00001010" name="RD_CAS_RANK7.BANK10" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 11" maskbit="b00001011" name="RD_CAS_RANK7.BANK11" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 12" maskbit="b00001100" name="RD_CAS_RANK7.BANK12" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 13" maskbit="b00001101" name="RD_CAS_RANK7.BANK13" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 14" maskbit="b00001110" name="RD_CAS_RANK7.BANK14" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank 15" maskbit="b00001111" name="RD_CAS_RANK7.BANK15" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- All Banks" maskbit="b00010000" name="RD_CAS_RANK7.BANKALL" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="RD_CAS_RANK7.BANKG0" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="RD_CAS_RANK7.BANKG1" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="RD_CAS_RANK7.BANKG2" />
   <Event code="183" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="RD_CAS Access to Rank 7 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="RD_CAS_RANK7.BANKG3" />
   <Event code="136" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Row Hammer refresh" maskbit="bxxxxxxxx" name="RH_INJECT" />
   <Event code="80" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="iMC Arbitration Bypass" maskbit="bxxxxxxxx" name="RPQ_BYPASS" />
   <Event code="17" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Read Pending Queue Not Empty" maskbit="bxxxxxxxx" name="RPQ_CYCLES_NE" />
   <Event code="16" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Read Pending Queue Allocations" maskbit="bxxxxxxxx" name="RPQ_INSERTS" />
   <Event code="128" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="48" filter="F" cluster="iMC"  description="Read Pending Queue Occupancy" maskbit="bxxxxxxxx" name="RPQ_OCCUPANCY" />
   <Event code="210" internal="False" type="PMON" cluster="iMC" name="SB_ACCESSES" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Write Accepts" name="FM_RD_CMPS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="Write Rejects" name="FM_WR_CMPS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="FM read completions" name="NM_RD_CMPS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="FM write completions" name="NM_WR_CMPS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Read Accepts" name="RD_ACCEPTS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Read Rejects" name="RD_REJECTS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="NM read completions" name="WR_ACCEPTS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="NM write completions" name="WR_REJECTS" filter="False" />
   </Event>
   <Event code="217" internal="False" type="PMON" cluster="iMC" name="SB_CANARY" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="ALLOC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="DEALLOC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="FMRD_STARVED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="FMWR_STARVED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="NMRD_STARVED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="NMWR_STARVED" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="REJ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="VLD" filter="False" />
   </Event>
   <Event code="209" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Scoreboard Cycles Full" maskbit="bxxxxxxxx" name="SB_CYCLES_FULL" />
   <Event code="208" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Scoreboard Cycles Not-Empty" maskbit="bxxxxxxxx" name="SB_CYCLES_NE" />
   <Event code="214" internal="False" type="PMON" cluster="iMC" name="SB_INSERTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="AG2 reads" name="AG2_RDS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="AG2 writes" name="AG2_WRS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Block region reads" name="BLOCK_RDS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Block region writes" name="BLOCK_WRS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Dealloc all commands (for error flows)" name="DEALLOC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="Patrol inserts" name="PATROL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Reads" name="RDS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Writes" name="WRS" filter="False" />
   </Event>
   <Event code="213" internal="False" type="PMON" cluster="iMC" name="SB_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="AG2 reads" name="AG2_RDS" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="AG2 writes" name="AG2_WRS" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Block region reads" name="BLOCK_RDS" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Block region writes" name="BLOCK_WRS" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PATROL" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Reads" name="RDS" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Writes" name="WRS" filter="False" />
   </Event>
   <Event code="212" internal="False" type="PMON" cluster="iMC" name="SB_REJECT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="FM requests rejected due to full address conflict" name="FM_ADDR_CNFLT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="NM requests rejected due to set conflict" name="NM_SET_CNFLT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Patrol requests rejected due to set conflict" name="PATROL_SET_CNFLT" filter="False" />
   </Event>
   <Event code="215" internal="False" type="PMON" cluster="iMC" name="SB_STRV_ALLOC" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="FMRD_CLR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="FMRD_SET" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="FMWR_CLR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="FMWR_SET" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="NMRD_CLR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="NMRD_SET" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="NMWR_CLR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="NMWR_SET" filter="False" />
   </Event>
   <Event code="216" internal="False" type="PMON" cluster="iMC" name="SB_STRV_OCC" >
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="FMRD" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="FMWR" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="NMRD" filter="False" />
   	<SubEvent Inc_per_cycle="63" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="NMWR" filter="False" />
   </Event>
   <Event code="221" internal="False" type="PMON" cluster="iMC" name="SB_TAGGED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="DDR4_CMP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="DDRT0_CMP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="DDRT1_CMP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="DDRT2_CMP" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="NEW" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="OCC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="RD_HIT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="RD_MISS" filter="False" />
   </Event>
   <Event code="211" internal="False" type="PMON" cluster="iMC" name="TAGCHK" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Hit" name="HIT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Clean" name="MISS_CLEAN" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Dirty" name="MISS_DIRTY" filter="False" />
   </Event>
   <Event code="145" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="32" filter="F" cluster="iMC"  description="VMSE MXB write buffer occupancy" maskbit="bxxxxxxxx" name="VMSE_MXB_WR_OCCUPANCY" />
   <Event code="146" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="" maskbit="bxxxxxxxx" name="VMSE_VERR_ENG" />
   <Event code="144" internal="False" type="PMON" cluster="iMC" name="VMSE_WR_PUSH" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="VMSE write PUSH issued in RMM" name="RMM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="VMSE write PUSH issued in WMM" name="WMM" filter="False" />
   </Event>
   <Event code="192" internal="False" type="PMON" cluster="iMC" name="WMM_TO_RMM" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Transition from WMM to RMM because of starve counter" name="LOW_THRESH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="STARVE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="VMSE_RETRY" filter="False" />
   </Event>
   <Event code="34" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Write Pending Queue Full Cycles" maskbit="bxxxxxxxx" name="WPQ_CYCLES_FULL" />
   <Event code="33" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Write Pending Queue Not Empty" maskbit="bxxxxxxxx" name="WPQ_CYCLES_NE" />
   <Event code="32" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Write Pending Queue Inserts" maskbit="bxxxxxxxx" name="WPQ_INSERTS" />
   <Event code="129" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="40" filter="F" cluster="iMC"  description="Write Pending Queue Occupancy" maskbit="bxxxxxxxx" name="WPQ_OCCUPANCY" />
   <Event code="37" internal="False" type="PMON" cluster="iMC" name="WPQ_PCOMMIT" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CYCLE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="NEW" filter="False" />
   </Event>
   <Event code="35" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Write Pending Queue CAM Match" maskbit="bxxxxxxxx" name="WPQ_READ_HIT" />
   <Event code="36" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Write Pending Queue CAM Match" maskbit="bxxxxxxxx" name="WPQ_WRITE_HIT" />
   <Event code="193" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="Not getting the requested Major Mode" maskbit="bxxxxxxxx" name="WRONG_MM" />
   <Event code="184" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK0" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK0.BANK0" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK0.BANK1" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK0.BANK2" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK0.BANK3" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK0.BANK4" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK0.BANK5" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK0.BANK6" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK0.BANK7" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK0.BANK8" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK0.BANK9" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK0.BANK10" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK0.BANK11" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK0.BANK12" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK0.BANK13" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK0.BANK14" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK0.BANK15" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK0.BANKALL" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK0.BANKG0" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK0.BANKG1" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK0.BANKG2" />
   <Event code="184" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 0 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK0.BANKG3" />
   <Event code="185" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK1" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK1.BANK0" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK1.BANK1" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK1.BANK2" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK1.BANK3" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK1.BANK4" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK1.BANK5" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK1.BANK6" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK1.BANK7" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK1.BANK8" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK1.BANK9" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK1.BANK10" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK1.BANK11" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK1.BANK12" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK1.BANK13" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK1.BANK14" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK1.BANK15" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK1.BANKALL" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK1.BANKG0" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK1.BANKG1" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK1.BANKG2" />
   <Event code="185" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 1 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK1.BANKG3" />
   <Event code="186" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK2" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK2.BANK0" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK2.BANK1" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK2.BANK2" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK2.BANK3" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK2.BANK4" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK2.BANK5" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK2.BANK6" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK2.BANK7" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK2.BANK8" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK2.BANK9" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK2.BANK10" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK2.BANK11" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK2.BANK12" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK2.BANK13" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK2.BANK14" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK2.BANK15" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK2.BANKALL" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK2.BANKG0" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK2.BANKG1" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK2.BANKG2" />
   <Event code="186" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 2 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK2.BANKG3" />
   <Event code="187" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK3" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK3.BANK0" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK3.BANK1" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK3.BANK2" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK3.BANK3" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK3.BANK4" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK3.BANK5" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK3.BANK6" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK3.BANK7" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK2.BANK8" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK3.BANK9" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK3.BANK10" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK3.BANK11" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK3.BANK12" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK3.BANK13" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK3.BANK14" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK3.BANK15" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK3.BANKALL" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK3.BANKG0" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK3.BANKG1" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK3.BANKG2" />
   <Event code="187" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK3.BANKG3" />
   <Event code="188" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK4" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK4.BANK0" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK4.BANK1" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK4.BANK2" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK4.BANK3" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK4.BANK4" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK4.BANK5" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK4.BANK6" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK4.BANK7" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK4.BANK8" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK4.BANK9" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK4.BANK10" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK4.BANK11" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK4.BANK12" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK4.BANK13" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK4.BANK14" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK4.BANK15" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 3 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK4.BANKALL" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK4.BANKG0" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK4.BANKG1" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK4.BANKG2" />
   <Event code="188" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 4 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK4.BANKG3" />
   <Event code="189" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK5" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK5.BANK0" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK5.BANK1" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK5.BANK2" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK5.BANK3" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK5.BANK4" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK5.BANK5" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK5.BANK6" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK5.BANK7" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK5.BANK8" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK5.BANK9" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK5.BANK10" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK5.BANK11" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK5.BANK12" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK5.BANK13" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK5.BANK14" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK5.BANK15" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK5.BANKALL" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK5.BANKG0" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK5.BANKG1" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK5.BANKG2" />
   <Event code="189" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 5 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK5.BANKG3" />
   <Event code="190" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK6" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   </Event>
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK6.BANK0" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK6.BANK1" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK6.BANK2" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK6.BANK3" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK6.BANK4" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK6.BANK5" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK6.BANK6" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK6.BANK7" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK6.BANK8" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK6.BANK9" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK6.BANK10" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK6.BANK11" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK6.BANK12" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK6.BANK13" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK6.BANK14" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK6.BANK15" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK6.BANKALL" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK6.BANKG0" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK6.BANKG1" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK6.BANKG2" />
   <Event code="190" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 6 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK6.BANKG3" />
   <Event code="191" internal="False" type="PMON" cluster="iMC" name="WR_CAS_RANK7" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Banks" name="ALLBANKS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Bank 1" name="BANK1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Bank 2" name="BANK2" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Bank 4" name="BANK4" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Bank 8" name="BANK8" filter="False" />
   </Event>
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 0" maskbit="b00000000" name="WR_CAS_RANK7.BANK0" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 1" maskbit="b00000001" name="WR_CAS_RANK7.BANK1" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 2" maskbit="b00000010" name="WR_CAS_RANK7.BANK2" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 3" maskbit="b00000011" name="WR_CAS_RANK7.BANK3" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 4" maskbit="b00000100" name="WR_CAS_RANK7.BANK4" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 5" maskbit="b00000101" name="WR_CAS_RANK7.BANK5" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 6" maskbit="b00000110" name="WR_CAS_RANK7.BANK6" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 7" maskbit="b00000111" name="WR_CAS_RANK7.BANK7" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 8" maskbit="b00001000" name="WR_CAS_RANK7.BANK8" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 9" maskbit="b00001001" name="WR_CAS_RANK7.BANK9" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 10" maskbit="b00001010" name="WR_CAS_RANK7.BANK10" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 11" maskbit="b00001011" name="WR_CAS_RANK7.BANK11" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 12" maskbit="b00001100" name="WR_CAS_RANK7.BANK12" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 13" maskbit="b00001101" name="WR_CAS_RANK7.BANK13" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 14" maskbit="b00001110" name="WR_CAS_RANK7.BANK14" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank 15" maskbit="b00001111" name="WR_CAS_RANK7.BANK15" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- All Banks" maskbit="b00010000" name="WR_CAS_RANK7.BANKALL" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank Group 0 (Banks 0-3)" maskbit="b00010001" name="WR_CAS_RANK7.BANKG0" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank Group 1 (Banks 4-7)" maskbit="b00010010" name="WR_CAS_RANK7.BANKG1" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank Group 2 (Banks 8-11)" maskbit="b00010011" name="WR_CAS_RANK7.BANKG2" />
   <Event code="191" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iMC"  description="WR_CAS Access to Rank 7 -- Bank Group 3 (Banks 12-15)" maskbit="b00010100" name="WR_CAS_RANK7.BANKG3" />
  </ProcessorArea>
 </Uncore>
 <Uncore>
  <ProcessorArea name="IRP">
   <Event code="15" internal="False" type="PMON" cluster="IRP" name="CACHE_TOTAL_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1" internal="False" maskbit="0" description="Any Source" name="ANY" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1" internal="False" maskbit="1" description="Tracks only those requests that come from the port specified in the IRP_PmonFilter.OrderingQ register.  This register allows one to select one specific queue.  It is not possible to monitor multiple queues at a time." name="IV_Q" filter="False" />
   	<SubEvent Inc_per_cycle="128" CounterRestrictions="0,1" internal="False" maskbit="2" description="" name="MEM" filter="False" />
   </Event>
   <Event code="1" CounterRestrictions="0" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="IRP Clocks" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="16" internal="False" type="PMON" cluster="IRP" name="COHERENT_OPS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="7" description="CLFlush" name="CLFLUSH" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="CRd" name="CRD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="2" description="DRd" name="DRD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="5" description="PCIDCAHin5t" name="PCIDCAHINT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="0" description="PCIRdCur" name="PCIRDCUR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="PCIItoM" name="PCITOM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="3" description="RFO" name="RFO" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="6" description="WbMtoI" name="WBMTOI" filter="False" />
   </Event>
   <Event code="23" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="FAF RF full" maskbit="bxxxxxxxx" name="FAF_FULL" />
   <Event code="24" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="FAF - request insert from TC." maskbit="bxxxxxxxx" name="FAF_INSERTS" />
   <Event code="25" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="FAF occupancy" maskbit="bxxxxxxxx" name="FAF_OCCUPANCY" />
   <Event code="22" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="FAF allocation -- sent to ADQ" maskbit="bxxxxxxxx" name="FAF_TRANSACTIONS" />
   <Event code="30" internal="False" type="PMON" cluster="IRP" name="IRP_ALL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="2" description="All Evictions to IRPRING (Inbound)" name="EVICTIONS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="0" description="All Inserts Inbound (p2p + faf + cset)" name="INBOUND_INSERTS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="1" description="All Inserts Outbound (BL, AK, Snoops)" name="OUTBOUND_INSERTS" filter="False" />
   </Event>
   <Event code="28" internal="False" type="PMON" cluster="IRP" name="MISC0" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Cache Inserts of Atomic Transactions as Secondary" name="2ND_ATOMIC_INSERT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Cache Inserts of Read Transactions as Secondary" name="2ND_RD_INSERT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Cache Inserts of Write Transactions as Secondary" name="2ND_WR_INSERT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="Fastpath Rejects" name="FAST_REJ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="Fastpath Requests" name="FAST_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="5" description="Fastpath Transfers From Primary to Secondary" name="FAST_XFER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="6" description="Prefetch Ack Hints From Primary to Secondary" name="PF_ACK_HINT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="7" description="" name="UNKNOWN" filter="False" />
   </Event>
   <Event code="29" internal="False" type="PMON" cluster="IRP" name="MISC1" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Lost Forward" name="LOST_FWD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="5" description="Received Invalid" name="SEC_RCVD_INVLD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="6" description="Received Valid" name="SEC_RCVD_VLD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Slow Transfer of E Line" name="SLOW_E" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Slow Transfer of I Line" name="SLOW_I" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Slow Transfer of M Line" name="SLOW_M" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Slow Transfer of S Line" name="SLOW_S" filter="False" />
   </Event>
   <Event code="20" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="P2P Requests" maskbit="bxxxxxxxx" name="P2P_INSERTS" />
   <Event code="21" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="P2P Occupancy" maskbit="bxxxxxxxx" name="P2P_OCCUPANCY" />
   <Event code="19" internal="False" type="PMON" cluster="IRP" name="P2P_TRANSACTIONS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="3" description="P2P completions" name="CMPL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="6" description="match if local only" name="LOC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="7" description="match if local and target matches" name="LOC_AND_TGT_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="2" description="P2P Message" name="MSG" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="0" description="P2P reads" name="RD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="4" description="Match if remote only" name="REM" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="5" description="match if remote and target matches" name="REM_AND_TGT_MATCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1" internal="False" maskbit="1" description="P2P Writes" name="WR" filter="False" />
   </Event>
   <Event code="18" internal="False" type="PMON" cluster="IRP" name="SNOOP_RESP" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="2" description="Hit E or S" name="HIT_ES" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="Hit I" name="HIT_I" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="3" description="Hit M" name="HIT_M" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="0" description="Miss" name="MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="SnpCode" name="SNPCODE" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="5" description="SnpData" name="SNPDATA" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="6" description="SnpInv" name="SNPINV" filter="False" />
   </Event>
   <Event code="17" internal="False" type="PMON" cluster="IRP" name="TRANSACTIONS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="4" description="Atomic" name="ATOMIC" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="5" description="Other" name="OTHER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="2" description="Read Prefetches" name="RD_PREF" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="0" description="Reads" name="READS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="1" description="Writes" name="WRITES" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1" internal="False" maskbit="3" description="Write Prefetches" name="WR_PREF" filter="False" />
   </Event>
   <Event code="26" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="IRP"  description="No AD Egress Credit Stalls" maskbit="bxxxxxxxx" name="TxR_AD_STALL_CREDIT_CYCLES" />
   <Event code="11" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="AK Egress Allocations" maskbit="bxxxxxxxx" name="TxR_AK_INSERTS" />
   <Event code="5" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL DRS Egress Cycles Full" maskbit="bxxxxxxxx" name="TxR_BL_DRS_CYCLES_FULL" />
   <Event code="2" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL DRS Egress Inserts" maskbit="bxxxxxxxx" name="TxR_BL_DRS_INSERTS" />
   <Event code="8" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL DRS Egress Occupancy" maskbit="bxxxxxxxx" name="TxR_BL_DRS_OCCUPANCY" />
   <Event code="6" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL NCB Egress Cycles Full" maskbit="bxxxxxxxx" name="TxR_BL_NCB_CYCLES_FULL" />
   <Event code="3" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL NCB Egress Inserts" maskbit="bxxxxxxxx" name="TxR_BL_NCB_INSERTS" />
   <Event code="9" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL NCB Egress Occupancy" maskbit="bxxxxxxxx" name="TxR_BL_NCB_OCCUPANCY" />
   <Event code="7" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL NCS Egress Cycles Full" maskbit="bxxxxxxxx" name="TxR_BL_NCS_CYCLES_FULL" />
   <Event code="4" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL NCS Egress Inserts" maskbit="bxxxxxxxx" name="TxR_BL_NCS_INSERTS" />
   <Event code="10" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="IRP"  description="BL NCS Egress Occupancy" maskbit="bxxxxxxxx" name="TxR_BL_NCS_OCCUPANCY" />
   <Event code="27" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="IRP"  description="No BL Egress Credit Stalls" maskbit="bxxxxxxxx" name="TxR_BL_STALL_CREDIT_CYCLES" />
   <Event code="13" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="IRP"  description="Outbound Read Requests" maskbit="bxxxxxxxx" name="TxR_DATA_INSERTS_NCB" />
   <Event code="14" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="IRP"  description="Outbound Read Requests" maskbit="bxxxxxxxx" name="TxR_DATA_INSERTS_NCS" />
   <Event code="12" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="IRP"  description="Outbound Request Queue Occupancy" maskbit="bxxxxxxxx" name="TxR_REQUEST_OCCUPANCY" />
  </ProcessorArea>
 </Uncore>

 <Uncore>
  <ProcessorArea name="iio">
   <Event code="0" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="iio"  description="" maskbit="bxxxxxxxx" name="NOTHING" />
   <Event code="1" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio"  description="Traffic Controller Clocks" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="2" internal="False" type="PMON" cluster="iio" name="MASK_MATCH_AND" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Non-PCIE bus" name="BUS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Non-PCIE bus and PCIE bus" name="BUS0_BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Non-PCIE bus and !(PCIE bus)" name="BUS0_NOT_BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="PCIE bus" name="BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="!(Non-PCIE bus) and PCIE bus" name="NOT_BUS0_BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="!(Non-PCIE bus) and !(PCIE bus)" name="NOT_BUS0_NOT_BUS1" filter="False" />
   </Event>
   <Event code="3" internal="False" type="PMON" cluster="iio" name="MASK_MATCH_OR" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Non-PCIE bus" name="BUS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Non-PCIE bus and PCIE bus" name="BUS0_BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Non-PCIE bus and !(PCIE bus)" name="BUS0_NOT_BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="PCIE bus" name="BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="!(Non-PCIE bus) and PCIE bus" name="NOT_BUS0_BUS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="!(Non-PCIE bus) and !(PCIE bus)" name="NOT_BUS0_NOT_BUS1" filter="False" />
   </Event>
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio"  description="Selected trigger from CTS0 fires" maskbit="bxxxxxxxx" name="CTS_EVENT0" />
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio"  description="Selected trigger from CTS1 fires" maskbit="bxxxxxxxx" name="CTS_EVENT1" />
   <Event code="6" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="255" filter="F" cluster="iio"  description="Value of non-PCIE debug bus[7:0]" maskbit="bxxxxxxxx" name="VISA0_OCCUPANCY" />
   <Event code="7" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="255" filter="F" cluster="iio"  description="Value of PCIE debug bus[7:0]" maskbit="bxxxxxxxx" name="VISA1_OCCUPANCY" />
   <Event code="8" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="255" filter="F" cluster="iio"  description="Snapshot of non-PCIE debug bus[7:0]" maskbit="bxxxxxxxx" name="VISA0_SNAPSHOT" />
   <Event code="9" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="255" filter="F" cluster="iio"  description="Snapshot of PCIE debug bus[7:0]" maskbit="bxxxxxxxx" name="VISA1_SNAPSHOT" />
   <Event code="10" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="2047" filter="F" cluster="iio"  description="Value of PMON counter 0" maskbit="bxxxxxxxx" name="CNT0_OCC" />
   <Event code="11" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="2047" filter="F" cluster="iio"  description="Value of PMON counter 1" maskbit="bxxxxxxxx" name="CNT1_OCC" />
   <Event code="12" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="2047" filter="F" cluster="iio"  description="Value of PMON counter 2" maskbit="bxxxxxxxx" name="CNT2_OCC" />
   <Event code="13" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="2047" filter="F" cluster="iio"  description="Value of PMON counter 3" maskbit="bxxxxxxxx" name="CNT3_OCC" />

   <Event code="64" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="255" filter="F" cluster="iio"  description="VTd IO TLB occupancy" maskbit="bxxxxxxxx" name="VTD_OCCUPANCY" />
   <Event code="65" internal="False" type="PMON" cluster="iio" name="VTD_ACCESS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="context cache miss" name="CTXT_MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="L1 miss" name="L1_MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="L2 miss" name="L2_MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="L3 miss" name="L3_MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Vtd hit" name="L4_PAGE_HIT" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="TLB miss" name="TLB1_MISS" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="TLB is full" name="TLB_FULL" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="TLB miss" name="TLB_MISS" filter="False" />
   </Event>

   <Event code="131" internal="False" type="PMON" cluster="iio" name="ITC_PAYLOAD_BYTES" >
      <SubEvent Inc_per_cycle="1024" CounterRestrictions="0,1" internal="False" maskbit="0" description="" name="DRAM_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1024" CounterRestrictions="0,1" internal="False" maskbit="1" description="" name="P2P_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1024" CounterRestrictions="0,1" internal="False" maskbit="2" description="" name="DRAM_READ" filter="False" />
      <SubEvent Inc_per_cycle="1024" CounterRestrictions="0,1" internal="False" maskbit="3" description="" name="P2P_READ" filter="False" />
      <SubEvent Inc_per_cycle="1024" CounterRestrictions="0,1" internal="False" maskbit="4" description="" name="ATOMIC" filter="False" />
      <SubEvent Inc_per_cycle="1024" CounterRestrictions="0,1" internal="False" maskbit="6" description="" name="MSG" filter="False" />
   </Event>
   <Event code="132" internal="False" type="PMON" cluster="iio" name="ITC_REQUESTS" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="DRAM_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="P2P_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="DRAM_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="P2P_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="ATOMIC" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="MSG" filter="False" />
   </Event>
   <Event code="133" internal="False" type="PMON" cluster="iio" name="ITC_ENQ" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="COMMIT" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="DROP" filter="False" />
   </Event>
   <Event code="134" internal="False" type="PMON" cluster="iio" name="ITC_PIPE_ARBV" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F_NORM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_F_FP" filter="False" />
   </Event>
   <Event code="135" internal="False" type="PMON" cluster="iio" name="ITC_PIPE_ARBWIN" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F_NORM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_F_FP" filter="False" />
   </Event>
   <Event code="136" internal="False" type="PMON" cluster="iio" name="ITC_PIPE_COUNT" >
      <SubEvent Inc_per_cycle="512" CounterRestrictions="0,1" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="512" CounterRestrictions="0,1" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="512" CounterRestrictions="0,1" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="512" CounterRestrictions="0,1" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="137" internal="False" type="PMON" cluster="iio" name="ITC_FASTPATH" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="REJECT" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="ACCEPT" filter="False" />
   </Event>
   <Event code="138" internal="False" type="PMON" cluster="iio" name="ITC_HDRF_NACK0" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CRDT_FIX" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="GRP1_NP_CRD" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="GRP1_P2P" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="GRP1_PFACK" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="GRP1_ORDER" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="GRP1_PRHPEND" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="GRP1_DATA" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="GRP2_P2P" filter="False" />
   </Event>
   <Event code="139" internal="False" type="PMON" cluster="iio" name="ITC_HDRF_NACK1" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="GRP2_CONFINED" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="GRP2_IRP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="GRP3_P2P" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="GRP3_CONFINED" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="GRP3_IRPBLOCK" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="GRP4_IRPPIPE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="GRP4_IRPDATA" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="GRP5_OQOSLOT" filter="False" />
   </Event>
   <Event code="140" internal="False" type="PMON" cluster="iio" name="ITC_HDRF_NACK2" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="GRP1_ALL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="GRP2_ALL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="GRP3_ALL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="GRP4_ALL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="GRP5_ALL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="CONFINED" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="P2P" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IRP" filter="False" />
   </Event>
   <Event code="141" internal="False" type="PMON" cluster="iio" name="ITC_CHANGE_DEST" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CHNL0" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CHNL1" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CHNL2" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="CHNL3" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="CHNL4" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="CHNL5" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="CHNL6" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="CHNL7" filter="False" />
   </Event>
   <Event code="142" internal="False" type="PMON" cluster="iio" name="ITC_ADDRMAP0" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="MSGB" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="MCAST" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="UBOX" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="MEM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="REM_P2P" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="LOC_P2P" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="CONFINED" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="ABORT" filter="False" />
   </Event>
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000000" name="ITC_AMAP_CONF_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000001" name="ITC_AMAP_LOC_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000010" name="ITC_AMAP_REM_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000011" name="ITC_AMAP_MEM" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000100" name="ITC_AMAP_PI" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000101" name="ITC_AMAP_PI_URG" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000110" name="ITC_AMAP_MSI" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00000111" name="ITC_AMAP_ABORT" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001000" name="ITC_AMAP_FINAL_MCAST_CONF_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001001" name="ITC_AMAP_FINAL_MCAST_LOC_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001010" name="ITC_AMAP_FINAL_MCAST_REM_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001011" name="ITC_AMAP_FINAL_MCAST_MEM" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001100" name="ITC_AMAP_ATS" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001101" name="ITC_AMAP_UBOX_MSG" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001110" name="ITC_AMAP_PI_MSI" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00001111" name="ITC_AMAP_CONF_P2P_ALLOC_C" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010000" name="ITC_AMAP_FINAL_MSGB_CONF_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010001" name="ITC_AMAP_FINAL_MSGB_LOC_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010010" name="ITC_AMAP_FINAL_MSGB_REM_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010011" name="ITC_AMAP_FINAL_MSGB_MEM" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010100" name="ITC_AMAP_MSGB_CONF_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010101" name="ITC_AMAP_MSGB_LOC_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010110" name="ITC_AMAP_MSGB_REM_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00010111" name="ITC_AMAP_MSGB_MEM" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00011000" name="ITC_AMAP_MCAST_CONF_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00011001" name="ITC_AMAP_MCAST_LOC_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00011010" name="ITC_AMAP_MCAST_REM_P2P" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00011011" name="ITC_AMAP_MCAST_MEM" />
   <Event code="143" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="iio" description="" maskbit="b00011100" name="ITC_AMAP_MEM_BYP" />
   <Event code="144" internal="False" type="PMON" cluster="iio" name="ITC_ADVANCE_STATE" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F_NORM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_F_FP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HDR_F_DATA" filter="False" />
   </Event>
   <Event code="145" internal="False" type="PMON" cluster="iio" name="ITC_ADVANCE_LINE" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F_NORM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_F_FP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HDR_F_DATA" filter="False" />
   </Event>
   <Event code="146" internal="False" type="PMON" cluster="iio" name="ITC_ADVANCE_PTR" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F_NORM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_F_FP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HDR_F_DATA" filter="False" />
   </Event>
   <Event code="147" internal="False" type="PMON" cluster="iio" name="ITC_TXNTAG_ENQ" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="RCVD" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="NEW" filter="False" />
   </Event>
   <Event code="148" internal="False" type="PMON" cluster="iio" name="ITC_TXNTAG_ADVANCE" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="HDR_PF" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F_NORM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_F_FP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HDR_F_DATA" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="PF_ACK" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="PRH_DONE" filter="False" />
   </Event>
   <Event code="149" CounterRestrictions="0,1" internal="False" type="SinglePMON" Inc_per_cycle="512" filter="F" cluster="iio"  description="" maskbit="bxxxxxxxx" name="ITC_TAG_OCC" />

   <Event code="192" internal="False" type="PMON" cluster="iio" name="OTC_PAYLOAD_BYTES" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="0" description="" name="DRAM_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="1" description="" name="P2P_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="2" description="" name="DRAM_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="3" description="" name="P2P_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="4" description="" name="CFG_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="5" description="" name="IO_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="6" description="" name="CFG_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="7" description="" name="IO_READ" filter="False" />
   </Event>
   <Event code="193" internal="False" type="PMON" cluster="iio" name="OTC_REQUESTS" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="DRAM_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="P2P_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="DRAM_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="P2P_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="CFG_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="IO_WRITE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="CFG_READ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IO_READ" filter="False" />
   </Event>
   <Event code="194" internal="False" type="PMON" cluster="iio" name="OTC_ENQ" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="IRP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="ITC" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="PREALLOC" filter="False" />
   </Event>
   <Event code="195" internal="False" type="PMON" cluster="iio" name="OTC_PIPE_ARBV" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="196" internal="False" type="PMON" cluster="iio" name="OTC_PIPE_ARBWIN" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="197" internal="False" type="PMON" cluster="iio" name="OTC_PIPE_COUNT" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="2,3" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="198" internal="False" type="PMON" cluster="iio" name="OTC_OB_PUSHPOP" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="ENQ" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="HDR_AVAIL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="DAT_AVAIL" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_RD" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HDR_POP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="DAT_POP" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="DEALLOC" filter="False" />
   </Event>
   <Event code="199" internal="False" type="PMON" cluster="iio" name="MISC_ARBV" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="MISC_C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="MISC_NP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="MISC_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VC0_NP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="VC0_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="VC1_NP" filter="False" />
   </Event>
   <Event code="200" internal="False" type="PMON" cluster="iio" name="MISC_ARBWON" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="MISC_C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="MISC_NP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="MISC_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VC0_NP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="VC0_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="VC1_NP" filter="False" />
   </Event>
   <Event code="201" internal="False" type="PMON" cluster="iio" name="MISC_MSG_ARBV" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="APIC_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CFG_C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HPPM_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="JSM_NP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="JSM_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="MSG_C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="MSG_P" filter="False" />
   </Event>
   <Event code="202" internal="False" type="PMON" cluster="iio" name="MISC_MSG_ARBWON" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="APIC_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CFG_C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HPPM_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="JSM_NP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="JSM_P" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="MSG_C" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="MSG_P" filter="False" />
   </Event>
   <Event code="203" internal="False" type="PMON" cluster="iio" name="APIC_MSI_ARBV" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BW" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="CBDMA" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="NTB_OR_VMD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="PM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD" filter="False" />
   </Event>
   <Event code="204" internal="False" type="PMON" cluster="iio" name="APIC_MSI_ARBWON" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="AER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="BW" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="CBDMA" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="HP" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="LER" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="NTB_OR_VMD" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="PM" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="VTD" filter="False" />
   </Event>
   <Event code="205" internal="False" type="PMON" cluster="iio" name="APIC_ARBV" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="INTMON" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="INTX" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="MSI" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="VLW" filter="False" />
   </Event>
   <Event code="206" internal="False" type="PMON" cluster="iio" name="APIC_ARBWON" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="INTMON" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="INTX" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="MSI" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="VLW" filter="False" />
   </Event>
   <Event code="207" internal="False" type="PMON" cluster="iio" name="OTC_ADDRMAP" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="PCIE" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="MA" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CA" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="MSG" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="VT" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="" name="HPPM" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="APIC" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="CSR" filter="False" />
   </Event>
   <Event code="208" internal="False" type="PMON" cluster="iio" name="OTC_ADVANCE_LINE" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="209" internal="False" type="PMON" cluster="iio" name="OTC_ADVANCE_PTR" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="210" internal="False" type="PMON" cluster="iio" name="OTC_TXNTAG_ENQ" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="RCV" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="NEW" filter="False" />
   </Event>
   <Event code="211" internal="False" type="PMON" cluster="iio" name="OTC_TXNTAG_ADVANCE" >
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="VTD_F" filter="False" />
      <SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="HDR_F" filter="False" />
   </Event>
   <Event code="212" CounterRestrictions="2,3" internal="False" type="SinglePMON" Inc_per_cycle="256" filter="F" cluster="iio"  description="" maskbit="bxxxxxxxx" name="OTC_TAG_OCC" />
   <Event code="213" internal="False" type="PMON" cluster="iio" name="OTC_CPL_COUNT" >
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="0" description="" name="CHNL0" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="1" description="" name="CHNL1" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="2" description="" name="CHNL2" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="3" description="" name="CHNL3" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="4" description="" name="CHNL4" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="5" description="" name="CHNL5" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="6" description="" name="CHNL6" filter="False" />
      <SubEvent Inc_per_cycle="256" CounterRestrictions="2,3" internal="False" maskbit="7" description="" name="CHNL7" filter="False" />
   </Event>
  </ProcessorArea>
 </Uncore>

 <Uncore>
  <ProcessorArea name="M2M">
   <Event code="128" internal="False" type="PMON" cluster="M2M" name="CMS_AG0_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="130" internal="False" type="PMON" cluster="M2M" name="CMS_AG0_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="136" internal="False" type="PMON" cluster="M2M" name="CMS_AG0_BL_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="138" internal="False" type="PMON" cluster="M2M" name="CMS_AG0_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="132" internal="False" type="PMON" cluster="M2M" name="CMS_AG1_AD_CRD_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="134" internal="False" type="PMON" cluster="M2M" name="CMS_AG1_AD_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="142" internal="False" type="PMON" cluster="M2M" name="CMS_AG1_BL_CRD_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="140" internal="False" type="PMON" cluster="M2M" name="CMS_AG1_BL_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="157" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   </Event>
   <Event code="159" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="150" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="151" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="149" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="153" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="148" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Credit" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Credit" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="155" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_HORZ_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Bounce" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Bounce" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Bounce" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Bounce" name="IV_BNC" filter="False" />
   </Event>
   <Event code="174" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_ORDERING" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down" name="IV_SNOOPGO_DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up" name="IV_SNOOPGO_UP" filter="False" />
   </Event>
   <Event code="156" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_ADS_USED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   </Event>
   <Event code="158" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 1" name="IV_AG1" filter="False" />
   </Event>
   <Event code="146" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="147" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="145" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="152" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_NACK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="144" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV - Agent 0" name="IV_AG0" filter="False" />
   </Event>
   <Event code="154" internal="False" type="PMON" cluster="M2M" name="CMS_EGRESS_VERT_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD - Agent 0" name="AD_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="AD - Agent 1" name="AD_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK - Agent 0" name="AK_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="AK - Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL - Agent 0" name="BL_AG0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="BL - Agent 1" name="BL_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="164" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="1" filter="F" cluster="M2M"  description="CMS_PMON_EGRESS_SRC_THRTL" maskbit="bxxxxxxxx" name="CMS_RING_SRC_THRTL" />
   <Event code="165" internal="False" type="PMON" cluster="M2M" name="CMS_FAST_ASSERTED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="CMS_PMON_MASK_RING_VERT" name="VERT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CMS_PMON_MASK_RING_HORZ" name="HORZ" filter="False" />
   </Event>
   <Event code="167" internal="False" type="PMON" cluster="M2M" name="CMS_HORZ_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="169" internal="False" type="PMON" cluster="M2M" name="CMS_HORZ_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="171" internal="False" type="PMON" cluster="M2M" name="CMS_HORZ_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left and Even" name="LEFT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Left and Odd" name="LEFT_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right and Even" name="RIGHT_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Right and Odd" name="RIGHT_ODD" filter="False" />
   </Event>
   <Event code="173" internal="False" type="PMON" cluster="M2M" name="CMS_HORZ_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Left" name="LEFT" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Right" name="RIGHT" filter="False" />
   </Event>
   <Event code="161" internal="False" type="PMON" cluster="M2M" name="CMS_RING_BOUNCES_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="AD" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="AK" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="BL" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="IV" name="IV" filter="False" />
   </Event>
   <Event code="160" internal="False" type="PMON" cluster="M2M" name="CMS_RING_BOUNCES_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="163" internal="False" type="PMON" cluster="M2M" name="CMS_RING_SINK_STARVED_HORZ" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Acknowledgements to Agent 1" name="AK_AG1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV" filter="False" />
   </Event>
   <Event code="162" internal="False" type="PMON" cluster="M2M" name="CMS_RING_SINK_STARVED_VERT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Acknowledgements to core" name="AK" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data Responses to core" name="BL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Snoops of processor's cache." name="IV" filter="False" />
   </Event>
   <Event code="180" internal="False" type="PMON" cluster="M2M" name="CMS_RxR_BUSY_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   </Event>
   <Event code="178" internal="False" type="PMON" cluster="M2M" name="CMS_RxR_BYPASS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="179" internal="False" type="PMON" cluster="M2M" name="CMS_RxR_CRD_STARVED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="" name="IFV" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="177" internal="False" type="PMON" cluster="M2M" name="CMS_RxR_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="176" internal="False" type="PMON" cluster="M2M" name="CMS_RxR_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="AD_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="" name="AD_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="AK_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="BL_BNC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="" name="BL_CRD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="" name="IV_BNC" filter="False" />
   </Event>
   <Event code="208" internal="False" type="PMON" cluster="M2M" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="210" internal="False" type="PMON" cluster="M2M" name="CMS_STALL_NO_CRD_EGRESS_HORZ_AD_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="212" internal="False" type="PMON" cluster="M2M" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG0" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="214" internal="False" type="PMON" cluster="M2M" name="CMS_STALL_NO_CRD_EGRESS_HORZ_BL_AG1" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="For Transgress 0" name="TGR0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="For Transgress 1" name="TGR1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="For Transgress 2" name="TGR2" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="For Transgress 3" name="TGR3" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="For Transgress 4" name="TGR4" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="For Transgress 5" name="TGR5" filter="False" />
   </Event>
   <Event code="166" internal="False" type="PMON" cluster="M2M" name="CMS_VERT_RING_AD_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="168" internal="False" type="PMON" cluster="M2M" name="CMS_VERT_RING_AK_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="170" internal="False" type="PMON" cluster="M2M" name="CMS_VERT_RING_BL_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down and Even" name="DN_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Down and Odd" name="DN_ODD" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up and Even" name="UP_EVEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Up and Odd" name="UP_ODD" filter="False" />
   </Event>
   <Event code="172" internal="False" type="PMON" cluster="M2M" name="CMS_VERT_RING_IV_IN_USE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Down" name="DN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Up" name="UP" filter="False" />
   </Event>
   <Event code="192" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="CMS Clockticks" maskbit="bxxxxxxxx" name="CMS_CLOCK" />
   <Event code="193" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Debug - Event 1" maskbit="bxxxxxxxx" name="CMS_DBG_EV1" />
   <Event code="194" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Debug - Event 2" maskbit="bxxxxxxxx" name="CMS_DBG_EV2" />
   <Event code="195" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Debug - Event 3" maskbit="bxxxxxxxx" name="CMS_DBG_EV3" />
   <Event code="196" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Debug - Event 4" maskbit="bxxxxxxxx" name="CMS_DBG_EV4" />
   <Event code="197" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Debug - Event 5" maskbit="bxxxxxxxx" name="CMS_DBG_EV5" />
   <Event code="34" internal="False" type="PMON" cluster="M2M" name="BYPASS_M2M_Egress" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Not Taken" name="NOT_TAKEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Taken" name="TAKEN" filter="False" />
   </Event>
   <Event code="33" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="M2M to iMC Bypass" maskbit="bxxxxxxxx" name="BYPASS_M2M_Ingress">
    <SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Not Taken" name="NOT_TAKEN" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Taken" name="TAKEN" filter="False" />
   </Event>
   <Event code="0" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Cycles - at UCLK" maskbit="bxxxxxxxx" name="CLOCKTICKS" />
   <Event code="79" internal="False" type="PMON" cluster="M2M" name="DDRT_RPQ_CYCLES_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CHN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CHN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CHN2" filter="False" />
   </Event>
   <Event code="81" internal="False" type="PMON" cluster="M2M" name="DDRT_WPQ_CYCLES_NO_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CHN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CHN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CHN2" filter="False" />
   </Event>
   <Event code="36" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Cycles when Direct2Core was Disabled" maskbit="bxxxxxxxx" name="DIRECT2CORE_NOT_TAKEN_DIRSTATE" />
   <Event code="35" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Direct2Core Messages Sent" maskbit="bxxxxxxxx" name="DIRECT2CORE_TAKEN" />
   <Event code="37" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Number of Reads that had Direct2Core Overridden" maskbit="bxxxxxxxx" name="DIRECT2CORE_TXN_OVERRIDE" />
   <Event code="40" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Number of Reads that had Direct2KTI Overridden" maskbit="bxxxxxxxx" name="DIRECT2KTI_NOT_TAKEN_CREDITS" />
   <Event code="39" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Cycles when Direct2KTI was Disabled" maskbit="bxxxxxxxx" name="DIRECT2KTI_NOT_TAKEN_DIRSTATE" />
   <Event code="38" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Direct2KTI Messages Sent" maskbit="bxxxxxxxx" name="DIRECT2KTI_TAKEN" />
   <Event code="41" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Number of Reads that had Direct2KTI Overridden" maskbit="bxxxxxxxx" name="DIRECT2KTI_TXN_OVERRIDE" />
   <Event code="42" internal="False" type="PMON" cluster="M2M" name="DIRECTORY_HIT" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="On NonDirty Line in A State" name="CLEAN_A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="On NonDirty Line in I State" name="CLEAN_I" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="On NonDirty Line in L State" name="CLEAN_P" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="On NonDirty Line in S State" name="CLEAN_S" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="On Dirty Line in A State" name="DIRTY_A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="On Dirty Line in I State" name="DIRTY_I" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="On Dirty Line in L State" name="DIRTY_P" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="On Dirty Line in S State" name="DIRTY_S" filter="False" />
   </Event>
   <Event code="45" internal="False" type="PMON" cluster="M2M" name="DIRECTORY_LOOKUP" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Any state" name="ANY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="A State" name="STATE_A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="I State" name="STATE_I" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="S State" name="STATE_S" filter="False" />
   </Event>
   <Event code="43" internal="False" type="PMON" cluster="M2M" name="DIRECTORY_MISS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="On NonDirty Line in A State" name="CLEAN_A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="On NonDirty Line in I State" name="CLEAN_I" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="On NonDirty Line in L State" name="CLEAN_P" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="On NonDirty Line in S State" name="CLEAN_S" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="On Dirty Line in A State" name="DIRTY_A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="On Dirty Line in I State" name="DIRTY_I" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="On Dirty Line in L State" name="DIRTY_P" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="On Dirty Line in S State" name="DIRTY_S" filter="False" />
   </Event>
   <Event code="46" internal="False" type="PMON" cluster="M2M" name="DIRECTORY_UPDATE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="A2I" name="A2I" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="A2S" name="A2S" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Any" name="ANY" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="I2A" name="I2A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="I2S" name="I2S" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="S2A" name="S2A" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="S2I" name="S2I" filter="False" />
   </Event>
   <Event code="55" internal="False" type="PMON" cluster="M2M" name="IMC_READS_inaccurate_bugeco_304220" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="All, regardless of priority." name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All, regardless of priority." name="FROM_TRANSGRESS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Critical Priority" name="ISOCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Normal Priority" name="NORMAL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="All, regardless of priority." name="TO_DDRT" filter="False" />
   </Event>
   <Event code="56" internal="False" type="PMON" cluster="M2M" name="IMC_WRITES" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="All Writes" name="ALL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="All, regardless of priority." name="FROM_TRANSGRESS" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Full Line Non-ISOCH" name="FULL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="ISOCH Full Line" name="FULL_ISOCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="7" description="All, regardless of priority." name="NI" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Partial Non-ISOCH" name="PARTIAL" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="ISOCH Partial" name="PARTIAL_ISOCH" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="All, regardless of priority." name="TO_DDRT" filter="False" />
   </Event>
   <Event code="98" internal="False" type="PMON" cluster="M2M" name="IOT_BACKPRESSURE" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="" name="HUB" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="" name="SAT" filter="False" />
   </Event>
   <Event code="100" internal="False" type="PMON" cluster="M2M" name="IOT_CTS_HI" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="" name="CTS2" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="" name="CTS3" filter="False" />
   </Event>
   <Event code="99" internal="False" type="PMON" cluster="M2M" name="IOT_CTS_LO" >
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2" internal="False" maskbit="0" description="" name="CTS0" filter="False" />
   	<SubEvent Inc_per_cycle="2" CounterRestrictions="0,1,2" internal="False" maskbit="1" description="" name="CTS1" filter="False" />
   </Event>
   <Event code="101" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="PCOMMITS" />
   <Event code="102" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="PCOMMIT_COALESCED" />
   <Event code="103" internal="False" type="PMON" cluster="M2M"  name="IGR_LOCAL_STARVATION" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="New NM requests starved" name="NM_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="New FM requests starved" name="FM_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Replay NM requests starved" name="NM_REPLAY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Replay FM requests starved" name="FM_REPLAY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="TGR NM requests starved" name="NM_TGR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="TGR FM requests starved" name="FM_TGR" filter="False" />
   </Event>
   <Event code="105" internal="False" type="PMON" cluster="M2M"  name="IGR_STARVATION_WINNER" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="New NM request" name="NM_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="New FM request" name="FM_REQ" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Replay NM request" name="NM_REPLAY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Replay FM request" name="FM_REPLAY" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="TGR NM request" name="NM_TGR" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="TGR FM request" name="FM_TGR" filter="False" />
   </Event>
   <Event code="108" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="DISTRESS_DETECTED" />
   <Event code="109" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="DISTRESS_SIGNALED_BL_CP" />
   <Event code="110" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="DISTRESS_SIGNALED_BL_SR" />
   <Event code="111" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="DISTRESS_SIGNALED_AK_AD" />
   <Event code="112" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="DISTRESS_SIGNALED_AK_BL" />
   
   <Event code="76" internal="False" type="PMON" cluster="M2M" name="PKT_MATCH" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="MC Match" name="MC" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Mesh Match" name="MESH_broken_bugeco_304383" filter="False" />
   </Event>
   <Event code="83" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Prefetch CAM Cycles Full" maskbit="bxxxxxxxx" name="PREFCAM_CYCLES_FULL" />
   <Event code="84" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Prefetch CAM Cycles Not Empty" maskbit="bxxxxxxxx" name="PREFCAM_CYCLES_NE" />
   <Event code="86" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Data Pending Occupancy" maskbit="bxxxxxxxx" name="PREFCAM_DEMAND_PROMOTIONS" />
   <Event code="87" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Prefetch CAM Inserts" maskbit="bxxxxxxxx" name="PREFCAM_INSERTS" />
   <Event code="85" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Prefetch CAM Occupancy" maskbit="bxxxxxxxx" name="PREFCAM_OCCUPANCY" />
   <Event code="88" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Prefetch CAM Reads" maskbit="bxxxxxxxx" name="PREFCAM_READS_CANCELLED" />
   <Event code="67" internal="False" type="PMON" cluster="M2M" name="RPQ_CYCLES_NO_REG_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CHN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CHN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CHN2" filter="False" />
   </Event>
   <Event code="68" internal="False" type="PMON" cluster="M2M" name="RPQ_CYCLES_NO_SPEC_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CHN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CHN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CHN2" filter="False" />
   </Event>
   <Event code="4" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD INgress Full" maskbit="bxxxxxxxx" name="RxR_AD_CYCLES_FULL" />
   <Event code="3" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD INgress Not Empty" maskbit="bxxxxxxxx" name="RxR_AD_CYCLES_NE" />
   <Event code="1" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD INgress Allocations" maskbit="bxxxxxxxx" name="RxR_AD_INSERTS" />
   <Event code="2" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD INgress Occupancy" maskbit="bxxxxxxxx" name="RxR_AD_OCCUPANCY" />
   <Event code="8" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL INgress Full" maskbit="bxxxxxxxx" name="RxR_BL_CYCLES_FULL" />
   <Event code="7" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL INgress Not Empty" maskbit="bxxxxxxxx" name="RxR_BL_CYCLES_NE" />
   <Event code="5" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL INgress Allocations" maskbit="bxxxxxxxx" name="RxR_BL_INSERTS" />
   <Event code="6" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL INgress Occupancy" maskbit="bxxxxxxxx" name="RxR_BL_OCCUPANCY" />
   <Event code="51" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="SCOREBOARD_AD_RETRY_ACCEPTS" />
   <Event code="52" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="" maskbit="bxxxxxxxx" name="SCOREBOARD_AD_RETRY_REJECTS" />
   <Event code="53" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Retry - Mem Mirroring Mode" maskbit="bxxxxxxxx" name="SCOREBOARD_BL_RETRY_ACCEPTS" />
   <Event code="54" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Retry - Mem Mirroring Mode" maskbit="bxxxxxxxx" name="SCOREBOARD_BL_RETRY_REJECTS" />
   <Event code="89" internal="False" type="PMON" cluster="M2M" name="SCOREBOARD_CYCLES_NO_REG_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="" name="CH2" filter="False" />
   </Event>
   <Event code="47" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Scoreboard Accepts" maskbit="bxxxxxxxx" name="SCOREBOARD_RD_ACCEPTS" />
   <Event code="48" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Scoreboard Rejects" maskbit="bxxxxxxxx" name="SCOREBOARD_RD_REJECTS" />
   <Event code="49" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Scoreboard Accepts" maskbit="bxxxxxxxx" name="SCOREBOARD_WR_ACCEPTS" />
   <Event code="50" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Scoreboard Rejects" maskbit="bxxxxxxxx" name="SCOREBOARD_WR_REJECTS" />
   <Event code="65" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Number AD Ingress Credits" maskbit="bxxxxxxxx" name="TGR_AD_CREDITS" />
   <Event code="66" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Number BL Ingress Credits" maskbit="bxxxxxxxx" name="TGR_BL_CREDITS" />
   <Event code="69" internal="False" type="PMON" cluster="M2M" name="TRACKER_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
   <Event code="70" internal="False" type="PMON" cluster="M2M" name="TRACKER_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
   <Event code="73" internal="False" type="PMON" cluster="M2M" name="TRACKER_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
   <Event code="71" internal="False" type="PMON" cluster="M2M" name="TRACKER_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="16" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   	<SubEvent Inc_per_cycle="32" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Mirror Tracker" name="Mirr" filter="False" />
   </Event>
   <Event code="72" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Data Pending Occupancy" maskbit="bxxxxxxxx" name="TRACKER_PENDING_OCCUPANCY" />
   <Event code="13" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD Egress Credit Acquired" maskbit="bxxxxxxxx" name="TxR_AD_CREDITS_ACQUIRED" />
   <Event code="14" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD Egress Credits Occupancy" maskbit="bxxxxxxxx" name="TxR_AD_CREDIT_OCCUPANCY" />
   <Event code="12" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD Egress Full" maskbit="bxxxxxxxx" name="TxR_AD_CYCLES_FULL" />
   <Event code="11" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD Egress Not Empty" maskbit="bxxxxxxxx" name="TxR_AD_CYCLES_NE" />
   <Event code="9" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD Egress Allocations" maskbit="bxxxxxxxx" name="TxR_AD_INSERTS" />
   <Event code="15" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Cycles with No AD Egress Credits" maskbit="bxxxxxxxx" name="TxR_AD_NO_CREDIT_CYCLES" />
   <Event code="16" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="Cycles Stalled with No AD Egress Credits" maskbit="bxxxxxxxx" name="TxR_AD_NO_CREDIT_STALLED" />
   <Event code="10" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AD Egress Occupancy" maskbit="bxxxxxxxx" name="TxR_AD_OCCUPANCY" />
   <Event code="57" internal="False" type="PMON" cluster="M2M" name="TxR_AK" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CRD Transactions to Cbo" name="CRD_CBO" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="NDR Transactions" name="NDR" filter="False" />
   </Event>
   <Event code="29" internal="False" type="PMON" cluster="M2M" name="TxR_AK_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="30" internal="False" type="PMON" cluster="M2M" name="TxR_AK_CREDIT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="20" internal="False" type="PMON" cluster="M2M" name="TxR_AK_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="107" internal="False" type="PMON" cluster="M2M" name="TxR_AK_SIDEBAND" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Read credit returned" name="Read" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Write credit returned" name="Write" filter="False" />
   </Event>
   <Event code="20" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AK Egress Full -- All" maskbit="bxxxxxx11" name="TxR_AK_CYCLES_FULL.ALL" />
   <Event code="19" internal="False" type="PMON" cluster="M2M" name="TxR_AK_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="19" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AK Egress Not Empty -- All" maskbit="bxxxxxx11" name="TxR_AK_CYCLES_NE.ALL" />
   <Event code="17" internal="False" type="PMON" cluster="M2M" name="TxR_AK_INSERTS" >
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="AK arb blocked" name="Blocked" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Read credit return" name="RdCrd" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Write credit return" name="WrCrd" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Write cmp return" name="WrCmp" filter="False" />
   	<SubEvent Inc_per_cycle="1" CounterRestrictions="0,1,2,3" internal="False" maskbit="6" description="Prefetch read CAM hit" name="PfRdCamHit" filter="False" />
   </Event>
   <Event code="17" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AK Egress Allocations -- All" maskbit="bxxxxxx11" name="TxR_AK_INSERTS.ALL" />
   <Event code="31" internal="False" type="PMON" cluster="M2M" name="TxR_AK_NO_CREDIT_CYCLES" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="32" internal="False" type="PMON" cluster="M2M" name="TxR_AK_NO_CREDIT_STALLED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="18" internal="False" type="PMON" cluster="M2M" name="TxR_AK_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="CMS Agent 0" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="CMS Agent 1" name="CMS1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Pcommit completions" name="Pcommit" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="3" description="Read credit returns" name="RdCrd" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="4" description="Write credit returns" name="WrCrd" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="5" description="Write completions" name="WrCmp" filter="False" />
   </Event>
   <Event code="18" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="AK Egress Occupancy -- All" maskbit="bxxxxxx11" name="TxR_AK_OCCUPANCY.ALL" />
   <Event code="64" internal="False" type="PMON" cluster="M2M" name="TxR_BL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Data to Cache" name="DRS_CACHE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Data to Core" name="DRS_CORE" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Data to QPI" name="DRS_KTI" filter="False" />
   </Event>
   <Event code="25" internal="False" type="PMON" cluster="M2M" name="TxR_BL_CREDITS_ACQUIRED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="26" internal="False" type="PMON" cluster="M2M" name="TxR_BL_CREDIT_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="24" internal="False" type="PMON" cluster="M2M" name="TxR_BL_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="24" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL Egress Full -- All" maskbit="bxxxxxx11" name="TxR_BL_CYCLES_FULL.ALL" />
   <Event code="23" internal="False" type="PMON" cluster="M2M" name="TxR_BL_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="23" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL Egress Not Empty -- All" maskbit="bxxxxxx11" name="TxR_BL_CYCLES_NE.ALL" />
   <Event code="21" internal="False" type="PMON" cluster="M2M" name="TxR_BL_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="21" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL Egress Allocations -- All" maskbit="bxxxxxx11" name="TxR_BL_INSERTS.ALL" />
   <Event code="27" internal="False" type="PMON" cluster="M2M" name="TxR_BL_NO_CREDIT_CYCLES" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="28" internal="False" type="PMON" cluster="M2M" name="TxR_BL_NO_CREDIT_STALLED" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="22" internal="False" type="PMON" cluster="M2M" name="TxR_BL_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Common Mesh Stop - Near Side" name="CMS0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Common Mesh Stop - Far Side" name="CMS1" filter="False" />
   </Event>
   <Event code="22" CounterRestrictions="0,1,2,3" internal="False" type="SinglePMON" Inc_per_cycle="0" filter="F" cluster="M2M"  description="BL Egress Occupancy -- All" maskbit="bxxxxxx11" name="TxR_BL_OCCUPANCY.ALL" />
   <Event code="77" internal="False" type="PMON" cluster="M2M" name="WPQ_CYCLES_NO_REG_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CHN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CHN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CHN2" filter="False" />
   </Event>
   <Event code="78" internal="False" type="PMON" cluster="M2M" name="WPQ_CYCLES_NO_SPEC_CREDITS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CHN0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CHN1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CHN2" filter="False" />
   </Event>
   <Event code="74" internal="False" type="PMON" cluster="M2M" name="WRITE_TRACKER_CYCLES_FULL" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
   <Event code="75" internal="False" type="PMON" cluster="M2M" name="WRITE_TRACKER_CYCLES_NE" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
   <Event code="97" internal="False" type="PMON" cluster="M2M" name="WRITE_TRACKER_INSERTS" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
   <Event code="96" internal="False" type="PMON" cluster="M2M" name="WRITE_TRACKER_OCCUPANCY" >
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="0" description="Channel 0" name="CH0" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="1" description="Channel 1" name="CH1" filter="False" />
   	<SubEvent Inc_per_cycle="0" CounterRestrictions="0,1,2,3" internal="False" maskbit="2" description="Channel 2" name="CH2" filter="False" />
   </Event>
  </ProcessorArea>
 </Uncore>
<!-- full_30c311.csv -->
    <Core>
        <ProcessorArea name="Core">
            <Event code="0x81" internal="False" type="PMON" unit="BPU" normalization_method="Core" name="BPCLEARS_TWO_CYCLE" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="BTClear&lt;comma&gt; where the BTClearing line has a DSB hit (meaning the line gets written into the DSBQ)" maskbit="0" name="DSB_HIT" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="BTClear&lt;comma&gt; where the BTClearing line has a DSB miss (meaning the line gets written into the BPQ)" maskbit="1" name="DSB_MISS" filter="False" change="CNL remove" unit="BPU"></SubEvent>
            </Event>
            <Event code="0xE8" internal="False" type="PMON" unit="BPU" normalization_method="Core" name="BPCLEARS_ONE_CYCLE" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="BTClear&lt;comma&gt; where the BTClearing line has a DSB hit (meaning the line gets written into the DSBQ)" maskbit="0" name="DSB_HIT" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="BTClear&lt;comma&gt; where the BTClearing line has a DSB miss (meaning the line gets written into the BPQ)" maskbit="1" name="DSB_MISS" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="BTClear bubble likely exposed through DSB pipeline. This happens where the BTClearing line has a DSB hit and the DSBQ is empty" maskbit="2" name="DSBQ_EMPTY" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="BTClear bubble likely exposed through MITE pipeline. This happens where the BTClearing line has a single valid 16B chunk&lt;comma&gt; a DSB miss and the BPQ is empty." maskbit="3" name="BPQ_EMPTY" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xe9" internal="True" type="PMON" unit="BPU/IFU" normalization_method="Core" name="ICACHE_LINE_INUSE" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="" Threaded="Yes" description="Inuse flush uop inserted b/c all lines in the icache are inuse i.e. PID full + inuse full. This means uops are inserted for eviction. " maskbit="0" name="FULL" filter="False" change="CNL remove (to CMON)" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="" Threaded="Yes" description="Counts the number of switches between 2 In-Use arrays. " maskbit="1" name="SWITCH" filter="False" change="CNL remove (to CMON)" unit="BPU/IFU"></SubEvent>
            </Event>
            <Event code="0x80" internal="False" type="PMON" unit="BPU/IFU" normalization_method="Core" name="ICACHE_16B" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times the ICache/SB data array was accessed and found valid data (not waiting for MLC response). Accounts on 16B granularity&lt;comma&gt; for both cacheable and uncacheable accesses." maskbit="0" name="HIT" filter="False" change="" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times the ICache/SB data array was accessed and did not find valid data (MLC did not return data yet). Accounts on 16B granularity&lt;comma&gt; for both cacheable and uncacheable accesses." maskbit="1" name="MISS" filter="False" change="" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of cycles ICache/SB waited for data to return from MLC (data stall cycles)." maskbit="2" name="IFDATA_STALL" filter="False" change="CNL fix" unit="BPU/IFU"></SubEvent>
            </Event>
            <Event code="0x83" internal="False" type="PMON" unit="BPU/IFU" normalization_method="Core" name="ICACHE_64B" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of ICache/SB hits on 64B lookups. Accounts for both cacheable and uncacheable accesses" maskbit="0" name="HIT" filter="False" change="SKL fix" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of ICache/SB misses on 64B lookups. Accounts for both cacheable and uncacheable accesses" maskbit="1" name="MISS" filter="False" change="SKL update" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of cycles IFTAG pipeline was stalled due to iTLB miss/fault&lt;comma&gt; iSB full&lt;comma&gt; InUse flush&lt;comma&gt; UC flow. Backpressure stalls such as BPQ/DSBQ full should not be counted." maskbit="2" name="IFTAG_STALL" filter="False" change="SKL new" unit="BPU/IFU"></SubEvent>
            </Event>
            <Event code="0xE4" internal="False" type="PMON" unit="BPU" normalization_method="Core" name="TA_ALLOC" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Any TAC (target array) update that was a miss and allocates a short way. (8-10b)." maskbit="0" name="SHORT" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Any TAC (target array) update that was a miss and allocates a long way. (33b). " maskbit="1" name="LONG" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Any TAC (target array) update that was a miss and allocates a long way for a full target. (48b)." maskbit="2" name="FULL" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Any TAC (target array) update that was a hit." maskbit="3" name="ANY_HIT" filter="False" change="CNL remove" unit="BPU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Any TAC (target array) update that was a hit (hit in a long way for an indirect call/jump (but not a return)) and reallocates an entry but retains the old value because the new target won't fit anywhere (full target). Hit target array; Indirect full branch that doesn't fit in the target array." maskbit="4" name="RETAIN_OLD" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Any TAC (target array) update that was a hit and invalidates an entry because the new target address won't fit in the old way but it would fit in some (long) way. This does not include Bogus branches." maskbit="5" name="INVALIDATE" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of occurrences where a shared TA entry is updated to be unshared (due to this thread updating its TA branch entrys type or target)." maskbit="6" name="UNSHARED" filter="False" change="CNL remove (to CMON)" unit="BPU"></SubEvent>
            </Event>
            <Event code="0xE7" internal="True" type="PMON" unit="BPU" normalization_method="Core" name="BR_CND_PREDICTION" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which the bimodal determined the prediction" maskbit="0" name="BIMODAL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G0 determined the prediction" maskbit="1" name="G0" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G1 determined the prediction" maskbit="2" name="G1" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G2 determined the prediction" maskbit="3" name="G2" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G3 determined the prediction" maskbit="4" name="G3" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 0-4: When '1 count only those branches that were executed when the global InvertPred counter says not to invert. Bimodal should always drive this mask as '1 for it's predictions." maskbit="6" name="NON_INVERT_PRED" filter="True" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 1-4: When '1 count only those branches that were executed when the global InvertPred counter says to invert." maskbit="7" name="INVERT_PRED" filter="True" change="CNL remove" unit="BPU"></SubEvent>
            </Event>
            <Event code="0xEB" internal="True" type="PMON" unit="BPU" normalization_method="Core" name="BR_CND_MISPREDICTION" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which the bimodal determined the prediction and misspredicted" maskbit="0" name="BIMODAL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G0 determined the prediction and misspredicted" maskbit="1" name="G0" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G1 determined the prediction and misspredicted" maskbit="2" name="G1" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G2 determined the prediction and misspredicted" maskbit="3" name="G2" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Conditional Branch instructions executed in which G3 determined the prediction and misspredicted" maskbit="4" name="G3" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 0-4: When '1 count only those branches that were executed when the global InvertPred counter says not to invert. Bimodal should always drive this mask as '1 for it's predictions." maskbit="6" name="NON_INVERT_PRED" filter="True" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 1-4: When '1 count only those branches that were executed when the global InvertPred counter says to invert." maskbit="7" name="INVERT_PRED" filter="True" change="CNL remove" unit="BPU"></SubEvent>
            </Event>
            <Event code="0x88" internal="False" type="PMON" unit="BPU" normalization_method="Core" name="BR_INST_EXEC" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All macro conditional branch instructions." maskbit="0" name="CONDITIONAL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All macro unconditional branch instructions&lt;comma&gt; excluding calls and indirects" maskbit="1" name="DIRECT_JMP" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All indirect branches that are not calls nor returns. " maskbit="2" name="INDIRECT_JMP" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All indirect branches that have a return mnemonic" maskbit="3" name="NEAR_RETURN" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All non-indirect calls" maskbit="4" name="DIRECT_NEAR_CALL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All indirect calls&lt;comma&gt; including both register and memory indirect." maskbit="5" name="INDIRECT_NEAR_CALL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 0: when '1 count only count those branches that are not taken." maskbit="6" name="NONTAKEN" filter="True" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 0-5: when '1 count only count those branches that are taken." maskbit="7" name="TAKEN" filter="True" change="CNL remove" unit="BPU"></SubEvent>
            </Event>
            <Event code="0x89" internal="False" type="PMON" unit="BPU" normalization_method="Core" name="BR_MISSP_EXEC" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All misspredicted macro conditional branch instructions." maskbit="0" name="CONDITIONAL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All misspredicted indirect branches that are not calls nor returns. " maskbit="2" name="INDIRECT_JMP" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All misspredicted indirect branches that have a return mnemonic" maskbit="3" name="NEAR_RETURN" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="All misspredicted indirect calls&lt;comma&gt; including both register and memory indirect." maskbit="5" name="INDIRECT_NEAR_CALL" filter="False" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 0: when '1 count only count those branches that are not taken." maskbit="6" name="NONTAKEN" filter="True" change="CNL remove" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Qualifier on bits 0-5: when '1 count only count those branches that are taken. When 0: count All branches" maskbit="7" name="TAKEN" filter="True" change="CNL remove" unit="BPU"></SubEvent>
            </Event>
            <Event code="0xE2" internal="False" type="PMON" unit="BPU" normalization_method="Core" name="BPU" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="cycles were BPU thread select did not selected my thread due to RSB full allocation stall&lt;comma&gt; and only that stall&lt;comma&gt; occurring that cycle" maskbit="0" name="RSB_FULL" filter="False" change="CNL update" unit="BPU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="cycles were BPU thread select did not selected my thread due to TBIQ full allocation stall&lt;comma&gt; and only that stall&lt;comma&gt; occurring that cycle" maskbit="1" name="TBIQ_FULL" filter="False" change="CNL remove (to CMON)" unit="BPU"></SubEvent>
            </Event>
            <Event code="0xEC" internal="False" type="PMON" unit="BPU/DSB" normalization_method="Core" name="THREADS_ACTIVE" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="core cycles that the thread is un-halted - architectural event" maskbit="0" name="ACTIVE" filter="False" change="" unit="BPU/DSB"></SubEvent>
            </Event>
            <Event code="0xE6" internal="False" type="PMON" unit="BAC" normalization_method="Core" name="BACLEARS" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of total BAClears due to any reason" maskbit="0" name="ANY" filter="False" change="SKL update" unit="BAC" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xAE" internal="False" type="PMON" unit="BPU/IFU" normalization_method="Core" name="ITLB" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Flushing of the big or small ITLB pages. Counts whenever there is TLB Flush (all sets) or TLB Set Clear (set specific)" maskbit="0" name="ITLB_FLUSH" filter="False" change="" unit="BPU/IFU"></SubEvent>
            </Event>
            <Event code="0x8A" internal="False" type="PMON" unit="BPU/IFU" normalization_method="Core" name="L1I_SNOOPQ" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="IFU snoop queue full cycles. Not necessary penalty is involved." maskbit="0" name="FULL" filter="False" change="CNL remove" unit="BPU/IFU"></SubEvent>
            </Event>
            <Event code="0x8B" internal="False" type="PMON" unit="BPU/IFU" normalization_method="Core" name="L1I_SNOOP_RESPONSE" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Internal Snoop to L1I which misses" maskbit="0" name="INT_CLEAN" filter="False" change="" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Internal Snoop to L1I which Hits" maskbit="1" name="INT_HIT" filter="False" change="" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="External Snoop to L1I which misses" maskbit="2" name="EXT_CLEAN" filter="False" change="" unit="BPU/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="External Snoop to L1I which Hits" maskbit="3" name="EXT_HIT" filter="False" change="" unit="BPU/IFU"></SubEvent>
            </Event>
            <Event code="0xA8" internal="False" type="PMON" unit="IQ" normalization_method="Core" name="LSD" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of Uops delivered by the LSD. Read more on LSD under LSD_REPLAY.REPLAY" maskbit="0" name="UOPS" filter="False" change="" unit="IQ"></SubEvent>
            </Event>
            <Event code="0x1F" internal="False" type="PMON" unit="IQ" normalization_method="Core" name="LSD_REPLAY" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of loop iterations delivered by the LSD (Loop Stream Detector). LSD replays uops from the IDQ if following conditions are met:&lt;newline&gt;1. Loop is an almost infinitely predicted loop by BPU&lt;comma&gt; commonly if it has at least 29 iterations (aka stew saturate).&lt;newline&gt;2. Whole Loop fits into the DSB cache (all iterations supplied by DSB)&lt;newline&gt;3. Loop single iteration has 64 or less uops (more specifically a loop with 54 uops&lt;comma&gt; its guaranteed to be small enough to replay; if its between 55 and 64 uops&lt;comma&gt; it may or may not replay depending on last loop's Allocation window/timing reasons. A-Uop type is applicable for this count i.e. before IDQ-read logic like Unlamination)&lt;newline&gt;4. Loop is contained in 12 64-byte fetch/DSB lines and has no more than 12 taken branches5. Loop has no Calls nor Returns6. Loop does not alter internal states maintained in the Front-End. Like ESP offset tracking&lt;comma&gt; or Partial Register state (*H)&lt;comma&gt; ...&lt;newline&gt;7. TBIQ start overwritten before entering LSD mode (imposed by Early BAC feature)&lt;newline&gt;8. Loop does not require MS/inserted flows." maskbit="0" name="REPLAY" filter="False" change="SKL update" unit="IQ"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of LSD Aborts in IDQ. An LSD Abort indicates the IDQ stopped to recognize some stream as LSD-able candidate stream. This occurs when any of conditions 2-7 (see LSD_REPLAY.REPLAY) is not satisfied after an LSD-Start indication was received in IDQ (condition 1 met)." maskbit="1" name="ABORT" filter="False" change="SKL update" unit="IQ"></SubEvent>
            </Event>
            <Event code="0x20" internal="False" type="PMON" unit="IQ" normalization_method="Core" name="LSD_OVERFLOW" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of LSD Overflows. An LSD Overflow occurs if the loops iteration has too many uops&lt;comma&gt; after an LSD Start indication was received in IDQ (see more at conditions 1 and 3 under description of LSD_REPLAY.REPLAY). Overflows during Aborts are not counted." maskbit="0" name="OVERFLOW" filter="False" change="" unit="IQ"></SubEvent>
            </Event>
            <Event code="0x15" internal="True" type="PMON" unit="IQ" normalization_method="Core" name="IQ" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Clear due to IQ full in SMT" maskbit="0" name="IQ_CLEAR" filter="False" change="CNL remove" unit="IQ" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0x87" internal="False" type="PMON" unit="IQ/IFU" normalization_method="Core" name="ILD_STALL" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Stall cycles due to length changing prefixes (66&lt;comma&gt; 67 when they change the length of the decoded instruction). Occurrences count is proportional to number of prefixes in a 16B-line" maskbit="0" name="LCP" filter="False" change="" unit="IQ/IFU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Stall cycles when instructions cannot be written because IQ is too full" maskbit="2" name="IQ_FULL" filter="False" change="CNL remove" unit="IQ"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles it takes the ILD more than 1 cycle to handle 16B line. This stall happens when a 16B gets decoded into &gt;5 instructions&lt;comma&gt; and can hurt the other thread." maskbit="3" name="REGEN_STALL" filter="False" change="" unit="IQ"></SubEvent>
            </Event>
            <Event code="0x19" internal="False" type="PMON" unit="IQ" normalization_method="Core" name="TWOUOP_INST_DECODED" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="" Threaded="Yes" description="An instruction that generates two uops was decoded" maskbit="0" name="TWO_UOP" filter="False" change="CNL remove" unit="IQ" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0x55" internal="False" type="PMON" unit="IQ/ID" normalization_method="Core" name="INST_DECODED" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Instructions Decoders used this cycle" maskbit="0" name="DECODERS" filter="False" change="" unit="IQ/ID"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="A macro-fused instruction was decoded" maskbit="1" name="MACRO_FUSED" filter="False" change="CNL remove" unit="IQ/ID"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count macro-fuseable instructions that were not-fused" maskbit="2" name="NON_FUSED" filter="False" change="" unit="IQ/ID"></SubEvent>
            </Event>
            <Event code="0x56" internal="False" type="PMON" unit="IQ/ID" normalization_method="Core" name="UOPS_DECODED" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of non dec-by-all uops decoded by decoder 0" maskbit="0" name="DEC0_UOPS" filter="False" change="" unit="IQ/ID"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of ESP uops written to IDQ. Counted every time decoder decodes an esp folding uop - push &lt;comma&gt; pop &lt;comma&gt; call &lt;comma&gt; ret etc." maskbit="1" name="ESP_FOLDING" filter="False" change="CNL remove" unit="IQ/ID"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="count ESP-laminated Auops " maskbit="2" name="ESP_SYNC" filter="False" change="CNL remove" unit="IQ/ID"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="SrcF unlaminated uops were detected at write to IDQ. " maskbit="3" name="SRCF_UNLAMINATED" filter="False" change="CNL remove" unit="IQ/ID"></SubEvent>
            </Event>
            <Event code="0x79" internal="False" type="PMON" unit="RAT/IDQ" normalization_method="Core" name="IDQ" cluster="FIT">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="IDQ empty cycles. " maskbit="1" name="EMPTY" filter="False" change="CNL remove" unit="RAT/IDQ"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="5" Threaded="Yes" description="&quot;Number of uops delivered to IDQ from MITE path. Including uops that may &quot;&quot;bypass&quot;&quot; the IDQ.&quot;" maskbit="2" name="MITE_UOPS" filter="False" change="SKL update" unit="IQ/IDQ"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="6" Threaded="Yes" description="&quot;Number of uops delivered to IDQ from DSB path. Including uops that may &quot;&quot;bypass&quot;&quot; the IDQ.&quot;" maskbit="3" name="DSB_UOPS" filter="False" change="SKL update" unit="IQ/IDQ"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="&quot;Number of Uops delivered into IDQ when MS_Busy&lt;comma&gt; initiated by DSB. Including uops that may &quot;&quot;bypass&quot;&quot; the IDQ.&quot;" maskbit="4" name="MS_DSB_UOPS" filter="False" change="" unit="IQ/IDQ"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="&quot;Number of Uops delivered into IDQ when MS_Busy&lt;comma&gt; initiated by MITE. Including uops that may &quot;&quot;bypass&quot;&quot; the IDQ.&quot;" maskbit="5" name="MS_MITE_UOPS" filter="False" change="" unit="IQ/IDQ"></SubEvent>
            </Event>
            <Event code="0x9C" internal="False" type="PMON" unit="RAT/IDQ" normalization_method="Core" name="IDQ_UOPS_NOT_DELIVERED" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="&quot;Number of non-delivered uops from IDQ to RAT while there is no &quot;&quot;Backend stall&quot;&quot;. Specifically:&lt;newline&gt;1. Count 0 when:&lt;newline&gt;  a. IDQ-RAT pipe serving other thread  b. RAT is stalled for this thread (incl. Uop dropping &amp; clear BE conditions)   c. IDQ delivers 4 uops2. Count &quot;&quot;4 - x&quot;&quot; when RAT is not stalled and IDQ delivers x uops to RAT (x belongs-to {0&lt;comma&gt;1&lt;comma&gt;2&lt;comma&gt;3})&quot;" maskbit="0" name="CORE" filter="False" change="SKL fix" unit="RAT/IDQ"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Counts when the other thread delivers uops and this thread IDQ is empty. Count 4 for each cycle. This is Mutually Exclusive wrt UMask 0." maskbit="1" name="OT_IDQ_EMPTY" filter="False" change="" unit="RAT/IDQ"></SubEvent>
            </Event>
            <Event code="0xA4" internal="False" type="PMON" unit="BAC/DSBf" normalization_method="Core" name="DSB_ACCESS" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DSB lookup" maskbit="0" name="LOOKUP" filter="False" change="CNL remove" unit="BAC/DSBf" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Tag match on at least 1 DSB way. Subset of lookups." maskbit="1" name="TAG_MATCH" filter="False" change="CNL remove" unit="BAC/DSBf" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Tag match and full hit (all required uops are in DSB). Subset of tag matches" maskbit="2" name="HIT" filter="False" change="CNL remove" unit="BAC/DSBf" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xA5" internal="False" type="PMON" unit="BAC/DSBf" normalization_method="Core" name="DSB_MISC" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Overall DSB flush occurrences. Main DSB flush reason due to iTLB inclusion property (if in_use bit was set for replaced entry). Other non-common flush reasons include: RoNuke&lt;comma&gt; Snoop-Eviction at same time&lt;comma&gt; etc" maskbit="0" name="FLUSH" filter="False" change="" unit="BAC/DSBf" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Flushes due to iTLB inclusion property (if DSB inclusion bit was set for replaced entry)" maskbit="1" name="FLUSH_ITLB_INCLUSION" filter="False" change="CNL remove (to CMON)" unit="BAC/DSBf" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Number of cycles where at least 1 DSB line was invalidated on IC invalidate. Note there can be up to 8 DSB lines invalidated in worst case. Invalidated line does not necessary belong to the specific thread." maskbit="2" name="LINE_INV_IC_INCLUSION" filter="False" change="CNL remove" unit="BAC/DSBf"></SubEvent>
            </Event>
            <Event code="0xAA" internal="False" type="PMON" unit="BAC/DSBm" normalization_method="Core" name="DSB_QUEUE" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="&quot;Count number of times &quot;&quot;bad JEClears&quot;&quot; where the JEClear target missed the DSB.&quot;" maskbit="0" name="JECLEAR_DSB_MISS" filter="False" change="" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="&quot;Count number of times &quot;&quot;bad BAClears&quot;&quot; where the BAClear target missed the DSB.&quot;" maskbit="1" name="BACLEAR_DSB_MISS" filter="False" change="" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xAB" internal="False" type="PMON" unit="BAC/DSBm" normalization_method="Core" name="DSB2MITE_SWITCHES" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of DSB to MITE switches. Account for all misses (non-cleared DSB-sync indications) - those due to missing DSB cache as well as u-arch forced misses." maskbit="0" name="COUNT" filter="False" change="CNL remove" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DSB-to-MITE switch true penalty cycles. Cycles after the Merge Mux (MM) receives DSB Sync-indication until 1st MITE-uop is received&lt;comma&gt; while in these cycles no uops could be routed-through because of the switch itself (e.g. Cycles where no uops routed due to IDQ pre-allocation unavailability or IDQ full will be excluded). This event should stop counting on clears." maskbit="1" name="PENALTY_CYCLES" filter="False" change="SKL fix" unit="BAC/DSBm"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of DSB forced misses due to broken or missing NATA link being the dominant reason for such forced miss." maskbit="2" name="FORCE_MISS" filter="False" change="CNL remove" unit="BAC/DSBm"></SubEvent>
            </Event>
            <Event code="0xAC" internal="False" type="PMON" unit="BAC/DSBf" normalization_method="Core" name="DSB_FILL" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of DSB ways that were written to DSB when DSB encounters successful Fill. Include all successful fills types&lt;comma&gt; excludes unsuccessful fill attempts." maskbit="0" name="SUCCESSFUL" filter="False" change="SKL update" unit="BAC/DSBf" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of DSB lines/ways cancelled due to valid DSB-fill cancellation for reasons other than Exceed Way Limit. This includes fill cancel due to DSBQ Snoop Hit&lt;comma&gt; broken NATA link&lt;comma&gt; in addition to other cases. " maskbit="1" name="OTHER_CANCEL" filter="False" change="" unit="BAC/DSBf"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DSB Fill encountered &gt; 2 Jumps in DSB line. Each DSB line can hold up to 2 jumps. This indication does not necessary mean the DSB Line fill is cancelled. This event can provide an indication for inefficient DSB cache utilization." maskbit="2" name="EXCEED_JMP_LIMIT" filter="False" change="CNL remove" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DSB Fill encountered more than 3 DSB lines" maskbit="3" name="EXCEED_WAY_LIMIT" filter="False" change="" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a thread needs DSB fill buffer&lt;comma&gt; but the fill buffer is occupied by the other thread" maskbit="4" name="FB_STALL_OT" filter="False" change="SKL new" unit="BAC"></SubEvent>
            </Event>
            <Event code="0xAD" internal="False" type="PMON" unit="BAC/DSBm" normalization_method="Core" name="DSB_LINE_FRAGMENTED" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="1 uop slot left un-utilized at fill time due to macro crossing DSB-lines" maskbit="0" name="1_UOP" filter="False" change="CNL remove" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="2 uop slots left un-utilized at fill time due to macro crossing DSB-lines" maskbit="1" name="2_UOPS" filter="False" change="CNL remove" unit="BAC/DSBm"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="3 uop slots left un-utilized at fill time due to macro crossing DSB-lines" maskbit="2" name="3_UOPS" filter="False" change="CNL remove" unit="BAC/DSBm"></SubEvent>
            </Event>
            <Event code="0xED" internal="False" type="PMON" unit="BAC/DSBm" normalization_method="Core" name="DSB_READ_RESTRICTION" cluster="FIT">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles DSB delivered some x uops&lt;comma&gt; but max b/w was not achieved (i.e. 0 &lt; x &lt; 6) due to any reason" maskbit="0" name="ANY" filter="False" change="SKL new" unit="BAC/DSBm" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xAF" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="AVX_PWR_GATING" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles EXE V1/V3 stack is powered-up. This stack corresponds to execution of uops out of PRF V1 (bits 128-255) and V3 (bits 384-512)" maskbit="0" name="EXE" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles FMA5 unit is powered-up" maskbit="1" name="FMA5" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles PRF-V1 (Register File bits 128-255) is powered-up" maskbit="2" name="PRFV1" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles PRF-V2/V3 (Register File bits 256-511) is powered-up" maskbit="3" name="PRFV2V3" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles EXE V1/V3 stack is in-use" maskbit="4" name="EXE_USED" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles FMA5 unit is in-use" maskbit="5" name="FMA5_USED" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles PRF-V1 (Register File bits 128-255) is in-use" maskbit="6" name="PRFV1_USED" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles PRF-V2/V3 (Register File bits 256-511) is in-use" maskbit="7" name="PRFV2V3_USED" filter="False" change="SKL new" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x0D" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="INT_MISC" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles waiting for the checkpoints in RAT to be recovered after JEClear or Nuke caused by this thread" maskbit="0" name="RECOVERY_CYCLES" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Stall cycles due to SB/LB drain cycles. SB drain can apply after occur after Nukes&lt;comma&gt; while LB drain applies for HLE senior loads." maskbit="1" name="MEM_DRAIN" filter="False" change="SKL new" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="SMT stall cycles. The SMT stall occurs at Allocation (by time uop moved from IDQ to RAT) if specific thread (say T0) becomes ready after it has been stalled for a period (where the other thread owns the pipe)&lt;comma&gt; so in order to bring back the normal round-robin thread-selection T0 has SMT stall&lt;comma&gt; next cycle T1 has SMT stall and the cycle after round-robin returns as usual." maskbit="2" name="SMT_STALL" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles RAT external stall is sent to IDQ. This is a superset of all RAT stalls&lt;comma&gt; including resources full (as indicated by RESOURCE_STALLS.ANY e.g. LB full)&lt;comma&gt; or non-resource stalls like recovery stalls&lt;comma&gt; extra-cycle for &gt;=2 cycles stall period (power)&lt;comma&gt; scoreboarding&lt;comma&gt; etc. Note the event will count also for cycles where this thread is stalled while Allocator is serving the other thread" maskbit="3" name="RAT_STALL" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles with at least 1 dropped uop. Uops of T0 that becomes stalled are dropped from IDQ-RAT pipe to clean the pipe in order to avoiding blocking T1 (and visa versa)" maskbit="4" name="UOP_DROPPING" filter="False" change="" unit="IQ/IDQ" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of cycles where this thread has uops ready in IDQ but his uop allocation is blocked due to recovery as a result of Nuke/JEClear originated from other thread" maskbit="5" name="RECOVERY_BLOCKING_STALL" filter="False" change="SKL fix (B-step)" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles allocation is stalled due to AVX PowerGate (applies when a thread is stalled while powering up EXE or PRF domain )" maskbit="6" name="POWER_GATE_STALL" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles after recovery from JEClear/Nuke is done&lt;comma&gt; till first uop allocated from corrected path for that clearing thread." maskbit="7" name="CLEAR_RESTEER_CYCLES" filter="False" change="SKL new" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x59" internal="False" type="PMON" unit="RAT/ALLOC" normalization_method="Core" name="PARTIAL_RAT_STALLS" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles there was microcode scoreboard stall." maskbit="0" name="SCOREBOARD" filter="False" change="" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="A stall happens for x87 data write (store) followed by FSTSW without x87 FP operation in between&lt;comma&gt; when the store op still not retired. " maskbit="1" name="FC1_STALL" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
            </Event>
            <Event code="0xA2" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="RESOURCE_STALLS" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocation is stalled due to Resource Related reason. That is stalls due to *any* u-arch structure getting full&lt;comma&gt; including: LB&lt;comma&gt; SB&lt;comma&gt; RS&lt;comma&gt; ROB&lt;comma&gt; BOB&lt;comma&gt; LM&lt;comma&gt; PRRT&lt;comma&gt; PHT&lt;comma&gt; COW&lt;comma&gt; or PRF FreeLists gets empty. Also in case of Stalls due to: FPCW&lt;comma&gt; MXCSR&lt;comma&gt; Other. (not intended to be a full list)" maskbit="0" name="ANY" filter="False" change="SKL fix" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocator is stalled due to Load Buffer full" maskbit="1" name="LB" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Stall cycles due to no eligible RS-EU (Execution Units) entry available. RS-EU serves non-memory operations (Ports 0&lt;comma&gt; 1&lt;comma&gt; 4&lt;comma&gt; 5&lt;comma&gt; 6 and 8)." maskbit="2" name="RS_EU" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocator is stalled due to Store Buffer full. This event does not include SB drain cycles (e.g. after Nuke)." maskbit="3" name="SB" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="ROB full cycles." maskbit="4" name="ROB" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Stall cycles due to other resources (FPCW&lt;comma&gt; MXCSR) or TAP-related. Each of FPCW and MXCSR can have up to 4 renameable copies; a 5th uop must wait till retirement of earlier copy" maskbit="5" name="OTHER" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Stall cycles due to no eligible RS-MEM (Memory) entry available. RS-MEM serves memory operations (LD and STA)." maskbit="6" name="RS_MEM" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocator is stalled due to Load Matrix (LM). No allocation due to LM WR port allocation scheme. This occurs when a LM stall and a load needed it. LM tracks ongoing loads from Allocation till Writeback. LM structure has 32 entries a custom allocation scheme is applies (where not all allocation slots can grab all 32 structure entries)" maskbit="7" name="LOAD_MATRIX" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
            </Event>
            <Event code="0x5B" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="RESOURCE_STALLS2" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="PRRT full cycles. PRRT is an array that contains entries ready for reclamation post retirement." maskbit="0" name="PRRT_FULL" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="PHT (or RHT) full cycles. PHT is the History table used to recover RAT after JEClear. Implication when full is a stall upon getting to RS." maskbit="1" name="PHT_FULL" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No*" description="Cycles Allocator is stalled due to Integer FL (Free List) empty. In SKL it also holds Bound registers of PL (Lower and Upper bounds are separately allocated)." maskbit="2" name="INT_PRF" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No*" description="Cycles Allocator is stalled due to either SIMD/FP PRF (Physical Register File) or MXM PRF are empty. MXM PRF is used for X87&lt;comma&gt; MMX and mask register " maskbit="3" name="VEC_MXM_PRF" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocator is stalled due to COW_Full" maskbit="4" name="COW_FULL" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocator is stalled due BOB (Branch Order Buffer). This happens when BOB is Full and new Branch needs it. BOB track address of branch (size 48&lt;comma&gt; ROB was used in NHM of size 168)." maskbit="5" name="BOB_FULL" filter="False" change="CNL remove" unit="RAT/ALLOC"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Allocator is stalled due to GIT (Gather Index Table)" maskbit="7" name="GIT" filter="False" change="SKL new" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x0E" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="UOPS_ISSUED" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of Uops issued. Counts the number of Uops issued by the Register Allocation Table to the Reservation Station" maskbit="0" name="ANY" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="micro fused uops that are issued&lt;comma&gt; subset of sub-event 0" maskbit="1" name="FUSED" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of merge uops in merge cycles. A merge uop is injected by Frontend when a full EAX/EBX/ECX/EDX register is accessed after a write to it's *H part. A merge cycle will have no non-merge uops in that allocation window" maskbit="2" name="REG_MERGE" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of flags-merge uops being allocated. Such uops considered perf sensitive; added by GSR u-arch." maskbit="4" name="FLAGS_MERGE" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not." maskbit="5" name="SLOW_LEA" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="LegacyBranch uops allocated that initialize PL Bound registers when PL is enabled (that is non-INIT to INIT state move). LegacyBranch uops are due to near direct or Indirect CALL&lt;comma&gt; RET&lt;comma&gt; JMP or JCC instructions that have no PL-specific (F2) prefix" maskbit="6" name="BR_INIT" filter="False" change="SKL new" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description=".." maskbit="7" name="SILENT" filter="False" change="CNL remove" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x0A" internal="True" type="PMON" unit="RAT" normalization_method="Core" name="LIVELOCK_WATCHDOG" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Occurrences livelock breaker did give up" maskbit="0" name="MEU_LIVELOCK_BREAKER" filter="False" change="CNL remove (to CMON)" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Occurrences CRD AlStall livelock breaker was activated" maskbit="1" name="CRD_ALSTALL_STATE" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Cycles/Occurrences? CRD I-Side Starvation livelock breaker is active" maskbit="2" name="CRD_I-SIDE_STARVATION" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Cycles/Occurrences? nuke is asserted to break livelocks" maskbit="3" name="CRD_NUKE" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="Instances UnCore asked to break potential CMP livelock" maskbit="4" name="CRD_PANIC_SIGNAL" filter="False" change="CNL remove (to CMON)" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x5C" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="CPL_CYCLES" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Unhalted core cycles the Thread was in Ring0. " maskbit="0" name="RING0" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Unhalted core cycles the Thread was in Rings 1/2/3." maskbit="1" name="RING123" filter="False" change="CNL remove" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x5A" internal="True" type="PMON" unit="RAT" normalization_method="Core" name="RAT_PDST_MGMT" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="Number of cycles where deallocated PDsts &gt; 8" maskbit="0" name="DEALLOC_8" filter="False" change="CNL remove (to CMON)" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Starvation Prevention Stall" maskbit="1" name="STARVATION_STALL" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="COW Abort Recovery" maskbit="2" name="COW_ABORT_RECOVERY" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Negative reclaim_in_progress - threshold 4 : counts if the reclamation depth exceeds the threshold" maskbit="3" name="RECLAIM_THRESHOLD_4" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Negative reclaim_in_progress - threshold 8 : counts if the reclamation depth exceeds the threshold" maskbit="4" name="RECLAIM_THRESHOLD_8" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Negative reclaim_in_progress - threshold 16 : counts if the reclamation depth exceeds the threshold" maskbit="5" name="RECLAIM_THRESHOLD_16" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Negative reclaim_in_progress - threshold 32 : counts if the reclamation depth exceeds the threshold" maskbit="6" name="RECLAIM_THRESHOLD_32" filter="False" change="CNL remove" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x58" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="MOVE_ELIMINATION" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of integer Move Elimination candidate uops that were eliminated at allocation" maskbit="0" name="INT_ELIMINATED" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of SIMD Move Elimination candidate uops that were eliminated at allocation" maskbit="1" name="SIMD_ELIMINATED" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of integer Move Elimination candidate uops that were not eliminated at allocation" maskbit="2" name="INT_NON-ELIMINATED" filter="False" change="CNL remove" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Number of SIMD Move Elimination candidate uops that were not eliminated at allocation" maskbit="3" name="SIMD_NON-ELIMINATED" filter="False" change="CNL remove" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x5d" internal="False" type="PMON" unit="RAT" normalization_method="Core" name="TX_EXEC" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution&lt;comma&gt; it may not always cause a transactional abort." maskbit="0" name="ABORT_FM" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts the number of times a class of instructions (e.g.&lt;comma&gt; vzeroupper) that may cause a transactional abort was executed inside a transactional region" maskbit="1" name="ABORT_VZEROUPPER" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded" maskbit="2" name="ABORT_NEST_OVERFLOW" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region." maskbit="3" name="RTM_INSIDE_HLE" filter="False" change="" unit="RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region" maskbit="4" name="HLE_INSIDE_RTM" filter="False" change="" unit="RAT"></SubEvent>
            </Event>
            <Event code="0x5E" internal="False" type="PMON" unit="RAT/RS" normalization_method="Core" name="RS_EVENTS" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles the RS is empty for this thread. Account for both RS_EU and RS_MEM portions." maskbit="0" name="EMPTY_CYCLES" filter="False" change="SKL update" unit="RAT/RS"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count cycles the 2nd JEU was active and used by at least 1 uop" maskbit="1" name="2ND_JEU_WATCHDOG_CYCLES" filter="False" change="CNL remove" unit="RAT/RS"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of times the skid penalty associated with a collision of the 2nd JEU to the primary JEU is written. " maskbit="2" name="2ND_JEU_JECLEAR_SKID_WRITTEN" filter="False" change="CNL remove" unit="RAT/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="2nd JEU Misspredicted" maskbit="3" name="2ND_JEU_MISPRED" filter="False" change="CNL remove" unit="RAT/RS"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Counts the number of uops allocated with direct dependency on load uops" maskbit="5" name="DIRECT_LD" filter="False" change="CNL remove" unit="RAT/RS"></SubEvent>
            </Event>
            <Event code="0xC8" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="HLE_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution started." maskbit="0" name="START" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution successfully committed" maskbit="1" name="COMMIT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution aborted due to any reasons (multiple categories may count as one). " maskbit="2" name="ABORT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution aborted due to various memory events (e.g.&lt;comma&gt; read/write capacity and conflicts)." maskbit="3" name="ABORT_MEU" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution aborted due to uncommon conditions" maskbit="4" name="ABORT_WATCHDOG" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution aborted due to HLE-unfriendly instructions" maskbit="5" name="ABORT_UNFRIENDLY_OP" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution aborted due to incompatible memory type" maskbit="6" name="ABORT_FAULT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)" maskbit="7" name="ABORT_OTHER" filter="False" change="" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC9" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="RTM_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution started." maskbit="0" name="START" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution successfully committed" maskbit="1" name="COMMIT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution aborted due to any reasons (multiple categories may count as one). " maskbit="2" name="ABORT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details)" maskbit="3" name="ABORT_MEU" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution aborted due to various memory events (e.g.&lt;comma&gt; read/write capacity and conflicts)." maskbit="4" name="ABORT_WATCHDOG" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution aborted due to HLE-unfriendly instructions" maskbit="5" name="ABORT_UNFRIENDLY_OP" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution aborted due to incompatible memory type" maskbit="6" name="ABORT_FAULT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)" maskbit="7" name="ABORT_OTHER" filter="False" change="" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xCC" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="ROB_MISC_EVENTS" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="No" description="Cycles where ROB is in wide retirement mode (regardless if there is retirement on not)" maskbit="0" name="WIDE_RET" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="Yes" description="Cycles delayed retirement detected (conflict on event logic where both thread need it) " maskbit="1" name="DELAYED_RET" filter="False" change="CNL remove (to CMON)" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="Yes" description="Cycles with uop retirement where Early Guarantee mechanism is disabled " maskbit="2" name="LATE_GUARANTEE" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="Yes" description="Cycles with uop retirement where Read Array is enabled (Early Guarantee with Read Array)" maskbit="3" name="READ_ARRAY" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="Yes" description="Number of unfusion events in the ROB&lt;comma&gt; happened on a FP exception to a fused uop" maskbit="4" name="FP_UNFUSION" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="Yes" description="Count each time a new record is inserted into the LBR stack. This assumes LBRs are properly enabled &amp; take into account the LBR filtering done by LBR_SELECT register" maskbit="5" name="LBR_INSERT" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="4?" Threaded="Yes" description="Generic ucoder-defined event to facilitate counting # of times some ucode/XuCode flows got executed" maskbit="6" name="UCODE_GEN_CNT" filter="False" change="SKL new" unit="ROB/Ucode"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1rw" Threaded="No" description="Number of cycles with MT to ZT transition (multiple threads active to No Threads active&lt;comma&gt; rare condition)" maskbit="7" name="MT2ZT" filter="False" change="CNL remove (to CMON)" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC3" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="MACHINE_CLEARS" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles Nuke is asserted in ROB. Account for both TS (thread-specific&lt;comma&gt; most Nukes are TS and last for 1-cycle in ROB) and AT (All Thread&lt;comma&gt; duration starts by 3 cycles and is unlimited) Nukes. This event includes all nuke types." maskbit="0" name="NUKE_ASSERTED" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of Memory Ordering Nukes (MONuke) detected. MONuke can be caused due to:&lt;newline&gt;1. Memory Disambiguation (most common)&lt;newline&gt;2. External snoop or-&lt;newline&gt;3. Cross SMT-HW-thread snoop (stores) hitting load buffer" maskbit="1" name="MEMORY_ORDERING" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="SMC - Self-Modifying Code or Cross-Modifying Code detected. Counts number of times the event is pended." maskbit="2" name="SMC" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="?" description="RTL: // sub3 = AT Nuke cycles" maskbit="3" name="ATNuke" filter="False" change="CNL remove" unit="ROB" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Macro fusion assist" maskbit="4" name="MACRO_FUSION_ASSIST" filter="False" change="CNL remove" unit="ROB" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of occurrences where AVX memory ucode assist was completed without generating an architectural fault. The assist can be invoked for AVX1/2 Maskmov load/store instructions or for any AVX3 instruction when mask-register used. MEU may invoke assist whenever it suspects event on the memory operation (like fault&lt;comma&gt; breakpoint&lt;comma&gt; etc)." maskbit="5" name="AVX_FALSE_FAULT" filter="False" change="SKL update" unit="ROB/Ucode" cpuModes="PMON"></SubEvent>
	</Event>
	  <Event code="0xF8" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="pvp_stalls" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="pvp_stall_cycles" maskbit="7" name="PVP_STALL_CYCLES" filter="False" change="CNL remove" unit="ROB" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xCB" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="HW_INTERRUPTS" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of hardware interrupts received by the processor. Does not count SW interrupts (nor exceptions)." maskbit="0" name="RECEIVED" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Core cycles during which interrupts are masked (disabled)" maskbit="1" name="MASKED" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Core cycles during which there are pending interrupts but interrupts are masked (disabled)" maskbit="2" name="PENDING_AND_MASKED" filter="False" change="" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC0" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="INST_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Architectural instructions retired. A macro-fused uop is counted as 2 instructions. A REP prefixed instruction should be counted as single instruction (not per iteration) -  architectural event" maskbit="0" name="ALL" filter="False" change="SKL update" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4|8" Threaded="Yes" description="Number of all retired NOP instructions." maskbit="1" name="ALL_NOPS" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of retired BNDLDX&lt;comma&gt; BNDSTX triggering #BR exception. Exception applies when Bound Directory entry has non-valid value (regardless if flat or non-flat segment used). Should be rare." maskbit="2" name="PL_BNDX_EXCEPTION" filter="False" change="SKL new" unit="ROB/ucode"></SubEvent>
            </Event>
            <Event code="0xC2" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="UOPS_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="8" Threaded="Yes" description="All uops that actually retired (macro-fused=1&lt;comma&gt; micro-fused=2&lt;comma&gt; others=1)" maskbit="0" name="ALL" filter="False" change="SKL update" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Guaranteed retirement slots retired this cycle" maskbit="1" name="RETIRE_SLOTS" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="number of macro-fused uops retired" maskbit="2" name="MACRO-FUSED" filter="False" change="CNL remove" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC4" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="BR_INST_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Conditional branch instructions retired" maskbit="0" name="CONDITIONAL" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Near call (direct &amp; indirect) instructions retired" maskbit="1" name="NEAR_CALL" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="All (macro) branch instructions retired -  architectural event" maskbit="2" name="ALL" filter="False" change="SKL update" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1?" Threaded="Yes" description="Return instructions retired." maskbit="3" name="NEAR_RETURN" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Non-taken branch instructions retired" maskbit="4" name="NOT_TAKEN" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Near taken branch instructions retired" maskbit="5" name="NEAR_TAKEN" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Far branch instructions retired." maskbit="6" name="FAR_BRANCH" filter="False" change="SKL update" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC5" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="BR_MISS_PRED_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Miss-predicted conditional branch instructions retired" maskbit="0" name="CONDITIONAL" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Miss-predicted Near call (direct &amp; indirect) instructions retired" maskbit="1" name="NEAR_CALL" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="All miss-predicted (macro) branch instructions retired -  architectural event" maskbit="2" name="ALL" filter="False" change="SKL update" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Miss-predicted return instructions retired." maskbit="3" name="NEAR_RETURN" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Miss-predicted non-taken branch instructions retired (i.e. were misspredicted and not-taken)." maskbit="4" name="NOT_TAKEN" filter="False" change="" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Miss-predicted taken near branch instructions retired (i.e. were misspredicted and taken)" maskbit="5" name="NEAR_TAKEN" filter="False" change="" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC7" internal="False" type="PMON" unit="ROB/RAT" normalization_method="Core" name="FP_ARITH_INST_RETIRED" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Scalar Double-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 1." maskbit="0" name="SCALAR_DOUBLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Scalar Single-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 1." maskbit="1" name="SCALAR_SINGLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Packed Double-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 2." maskbit="2" name="128BIT_PACKED_DOUBLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Packed Single-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 4." maskbit="3" name="128BIT_PACKED_SINGLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Packed Double-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 4." maskbit="4" name="256BIT_PACKED_DOUBLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Packed Single-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 8." maskbit="5" name="256BIT_PACKED_SINGLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Packed Double-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 8." maskbit="6" name="512BIT_PACKED_DOUBLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8|16" Threaded="Yes" description="Number of Packed Single-Precision FP arithmetic instructions(1) retired. SW should use operation multiplier of 16." maskbit="7" name="512BIT_PACKED_SINGLE" filter="False" change="SKL new" unit="ROB/RAT"></SubEvent>
            </Event>
            <Event code="0xC1" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="ASSISTS" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Page A/D assists" maskbit="0" name="PAGE_A/D" filter="False" change="CNL update" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Number of cases AVX* memory assist detected for loads." maskbit="1" name="AVX_LOAD" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Number of cases AVX* memory assist detected for STAs." maskbit="2" name="AVX_STORE" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Wrong ZeroIdiom/MoveElimination. Move elimination on uop that gets blend control different from zero (upper part should be blended from the previous value)." maskbit="3" name="MoveElimination" filter="False" change="CNL remove (to CMON)" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="ZeroUpper Assist/Uop with blend control different from zero (upper part should be blended from the previous value)" maskbit="4" name="ZeroUpper" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Number of times assist was invoked due to Missprediction for FSW register" maskbit="5" name="FSW_MISSPREDICTION" filter="False" change="CNL remove" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xCA" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="FP_ASSIST" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Counts allocation x87 related assists. This include x87 &lt;-&gt; MMX transitions&lt;comma&gt; TOS adjust and x87 stack overflow/underflow." maskbit="0" name="X87_ALLOC" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Any x87 output FP assist - Numeric Overflow&lt;comma&gt; Numeric Underflow&lt;comma&gt; Inexact Result" maskbit="1" name="X87_OUTPUT" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Any x87 input FP assist - Invalid Operation&lt;comma&gt; Denormal Operand&lt;comma&gt; SNaN Operand" maskbit="2" name="X87_INPUT" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Any output SSE* or AVX* FP Assist - Numeric Overflow&lt;comma&gt; Numeric Underflow. Count only cases involving penalties that required micro-code assist intervention." maskbit="3" name="SIMD_OUTPUT" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Any input SSE* or AVX* FP Assist - Invalid Operation&lt;comma&gt; Denormal Operand&lt;comma&gt; Divide by Zero&lt;comma&gt; SNaN Operand. Count only cases involving penalties that required micro-code assist intervention" maskbit="4" name="SIMD_INPUT" filter="False" change="CNL remove" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xCD" internal="False" type="PMON" unit="ROB/MEU" normalization_method="Core" name="MISC_RETIRED" cluster="OOO-MEU">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop with latency above a user-defined threshold. Loads due to LOCK or SW-prefetch instructions are also included. PortIn loads are excluded. Latency is actual core-clocks elapsed from dispatch- to writeback-stage (back to ROB)." maskbit="0" name="LOAD_LATENCY" filter="False" change="SKL fix" unit="ROB/MEU"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Counts Monitored Region entries. A Monitored Region is conigured through RTIT MSRs (e.g. IA32_RTIT_CTL) though RTIT itself has not to be enabled (TraceEn). Precise count&lt;comma&gt; once per whole region execution&lt;comma&gt; 2 cycles skid." maskbit="1" name="REGION_ENTRY" filter="False" change="SKL New (Bstep)" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Counts Monitored Region exits. A Monitored Region is conigured through RTIT MSRs (e.g. IA32_RTIT_CTL) though RTIT itself has not to be enabled (TraceEn). Precise count&lt;comma&gt; once per whole region execution&lt;comma&gt; 2 cycles skid." maskbit="2" name="REGION_EXIT" filter="False" change="SKL New (Bstep)" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xD0" internal="False" type="PMON" unit="ROB/DTLB1" normalization_method="Core" name="MEM_INST_RETIRED" cluster="OOO-MEU">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Instructions Retired with an Architecturally visible memory load access. An instruction with more than 1 load uop is counted once. This event account for SW prefetch instructions for loads (prefetch nta/t0/t1/t2)." maskbit="0" name="LOAD" filter="False" change="SKL fix" unit="ROB/DTLB1"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Instructions Retired with Architecturally visible memory store store. An instruction with more than 1 sta uop is counted once. This include PrefetchW instruction." maskbit="1" name="STORE" filter="False" change="SKL fix" unit="ROB/DTLB1"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="N/A" Threaded="OnlyMy" description="Filter on bits 0&lt;comma&gt; 1 for instructions with true STLB miss loads/stores. A true miss exclude secondary misses or misses that end with blocks." maskbit="4" name="STLB_MISS" filter="True" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="N/A" Threaded="OnlyMy" description="Filter on bits 0 for instructions with lock accessed loads" maskbit="5" name="LOCK" filter="True" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="N/A" Threaded="OnlyMy" description="Filter on bits 0&lt;comma&gt; 1 for instructions with line-split loads/stores. Line split is across 64B cache-line which includes Page split (4K). " maskbit="6" name="LINE_SPLIT" filter="True" change="SKL fix (B-step)" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="N/A" Threaded="OnlyMy" description="Filter on bits 0&lt;comma&gt; 1 for any loads/stores instructions" maskbit="7" name="ANY" filter="True" change="SKL fix" unit="ROB/DTLB"></SubEvent>
            </Event>
            <Event code="0xD1" internal="False" type="PMON" unit="ROB/DTLB1" normalization_method="Core" name="MEM_LOAD_RETIRED" cluster="OOO-MEU">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Hit in L1 cache. SW prefetches and LOCK instructions are counted as L1_HIT loads regardless of actual data-source." maskbit="0" name="L1_HIT" filter="False" change="CNL fix" unit="ROB/DTLB1"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: L2 cache" maskbit="1" name="L2_HIT" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: L3 cache with no snoop needed" maskbit="2" name="L3_HIT" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Miss in L1 cache. Excludes Unknown and UC data-source." maskbit="3" name="L1_MISS" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Miss in L2. Excludes Unknown and UC data-source." maskbit="4" name="L2_MISS" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Miss in L3 cache. Excludes Unknown data-source." maskbit="5" name="L3_MISS" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: L1 cache Fill Buffer (FB). FB data-source applies when a load was squashed once&lt;comma&gt; i.e. it missed L1 cache but hit FB entry to same line whose data not-ready." maskbit="6" name="FB_HIT" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: local L4 (eDRAM) cache hit" maskbit="7" name="L4_HIT" filter="False" change="SKL new" unit="ROB/DTLB"></SubEvent>
            </Event>
            <Event code="0xD2" internal="False" type="PMON" unit="ROB/DTLB1" normalization_method="Uncore" name="MEM_LOAD_LLC_HIT_RETIRED" cluster="OOO-MEU">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: LLC Hit and a cross-core Snoop missed in on-package core cache" maskbit="0" name="XSNP_MISS" filter="False" change="SKL fix" unit="ROB/DTLB1"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: LLC Hit and a cross-core Snoop hits in on-package core cache" maskbit="1" name="XSNP_HIT" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: HitM Response from a core on same socket (shared LLC). " maskbit="2" name="XSNP_HITM" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Hit in L3 cache with no snoop needed. " maskbit="3" name="XSNP_NONE" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
            </Event>
            <Event code="0xD3" internal="False" type="PMON" unit="ROB/DTLB1" normalization_method="Uncore" name="MEM_LOAD_LLC_MISS_RETIRED" cluster="OOO-MEU">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: local DRAM either Snoop not needed or Snoop Miss (RspI)" maskbit="0" name="LOCAL_DRAM" filter="False" change="SKL fix" unit="ROB/DTLB1"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI)" maskbit="1" name="REMOTE_DRAM" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Remote cache HITM" maskbit="2" name="REMOTE_HITM" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: forwarded from remote cache" maskbit="3" name="REMOTE_FWD" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: remote L4 (eDRAM) cache hit" maskbit="4" name="REMOTE_L4" filter="False" change="SKL new" unit="ROB/DTLB"></SubEvent>
            </Event>
            <Event code="0xD4" internal="False" type="PMON" unit="ROB/DTLB1" normalization_method="Uncore" name="MEM_LOAD_MISC_RETIRED" cluster="OOO-MEU">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source was: Non DRAM" maskbit="0" name="NON_DRAM" filter="False" change="SKL fix" unit="ROB/DTLB1"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 load uop whose Data Source could not be determined by HW. This often points to an unwanted behavior&lt;comma&gt; eventhough some rare cases do count." maskbit="1" name="UNKNOWN_SOURCE" filter="False" change="CNL Fix" unit="ROB/DTLB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired instruction with at least 1 uncacheable load." maskbit="2" name="UC" filter="False" change="SKL fix" unit="ROB/DTLB"></SubEvent>
            </Event>
            <Event code="0xCF" internal="False" type="PMON" unit="ROB" normalization_method="Core" name="MEM_DROPPED_EVENTS" cluster="OOO">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="dropped events due to data breakpoints trap/match on loads" maskbit="0" name="LOAD_BP" filter="False" change="CNL remove" unit="ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="dropped events due to data breakpoints trap/match on stores" maskbit="1" name="STORE_BP" filter="False" change="CNL remove" unit="ROB"></SubEvent>
            </Event>
            <Event code="0xC6" internal="False" type="PMON" unit="ROB/FIT" normalization_method="Core" name="FRONTEND_EVENT_RETIRED" cluster="OOO-FIT">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="OnlyMy" description="Retired Instructions with at least 1 uop with PRECISE_FIT_TAG bit set." maskbit="0" name="EOM" filter="False" change="SKL new" unit="ROB/FIT"></SubEvent>
            </Event>
            <Event code="0xA3" internal="False" type="PMON" unit="RAT/RS" normalization_method="Core" name="CYCLE_ACTIVITY" cluster="OOO">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="16" Threaded="Yes" description="Each cycle LDM was not empty for this thread&lt;comma&gt; increment by 16." maskbit="4" name="LDM_PENDING" filter="False" change="SKL update.infra" unit="RAT/RS"></SubEvent>
            </Event>
            <Event code="0x14" internal="False" type="PMON" unit="MIU" normalization_method="Core" name="ARITH" cluster="EXE">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="OnlyMy" description="Number of dividers in loop-stage every cycle (per thread). This indicates divider itself can't accept further operations. Accounts for all integer DIV&lt;comma&gt; and x87/SSE/AVX* DIV or SQRT" maskbit="0" name="DIVIDER_OCCUPANCY" filter="False" change="SKL update" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of dividers instructions executed this cycle. 512-bits divide/SQRT will be counted as 1." maskbit="1" name="DIVIDER_INST" filter="False" change="SKL update" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of uops executed corresponding to arithmetic FP instructions with at least 1 architecturally masked-out element.&lt;newline&gt;An arithmetic FP instruction is one of: ADD&lt;comma&gt; SUB&lt;comma&gt; MUL&lt;comma&gt; DIV&lt;comma&gt; SQRT&lt;comma&gt; RQSRT/14&lt;comma&gt; RECIP/14&lt;comma&gt; ADDSUB&lt;comma&gt; HADD&lt;comma&gt; HSUB&lt;comma&gt; FMA&lt;comma&gt; FMSUB&lt;comma&gt; NMADD&lt;comma&gt; FNMSUB&lt;comma&gt; DPP&lt;comma&gt; MAX&lt;comma&gt; MIN." maskbit="2" name="FP_MASKED_OP" filter="False" change="SKL new" unit="MIU/RAT?"></SubEvent>
            </Event>
            <Event code="0x3E" internal="False" type="PMON" unit="MIU" normalization_method="Core" name="STACK_POWERDOWN" cluster="EXE">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times the INT stack is powered down" maskbit="0" name="INT " filter="False" change="CNL remove" unit="MIU"></SubEvent>
            </Event>
            <Event code="0xB1" internal="False" type="PMON" unit="MIU" normalization_method="Core" name="UOPS_EXECUTED" cluster="EXE">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8" Threaded="Yes" description="Number of uops executed per-thread each cycle" maskbit="0" name="THREAD" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8" Threaded="No" description="Number of uops executed from any thread" maskbit="1" name="CORE" filter="False" change="CNL remove" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8" Threaded="Yes" description="Number of uops dispatched but dispatch was cancelled after uop left RS. (This is mainly due to dependency on memory data - small window)" maskbit="2" name="CANCELLED" filter="False" change="CNL remove" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles any memory uop got cancelled as PRF read port could not be allocated. This event counts when at least 1 uop cancellation occurred on any port." maskbit="3" name="READ_PORT_STALL" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="x87 arithmetic FP uops executed" maskbit="4" name="X87" filter="False" change="SKL fix" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of BNDCL/BNDCU uops (instructions) executed when the bound register is already cleared&lt;comma&gt; or BNDCN is all 1s" maskbit="5" name="BNDC_CLEAR" filter="False" change="SKL new" unit="MIU/IEU"></SubEvent>
            </Event>
            <Event code="0xA6" internal="False" type="PMON" unit="MIU/RS" normalization_method="Core" name="EXE_ACTIVITY" cluster="EXE">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 0 uops executed&lt;comma&gt; RS was not empty&lt;comma&gt; LDM was empty and SB (Store Buffer) was not full." maskbit="0" name="BOUND_ON_EXE" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 1 uop executed on all ports and RS was not empty" maskbit="1" name="1_PORTS_UTIL" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 2 uops executed on all ports and RS was not empty" maskbit="2" name="2_PORTS_UTIL" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 3 uops executed on all ports and RS was not empty" maskbit="3" name="3_PORTS_UTIL" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 4 uops executed on all ports and RS was not empty" maskbit="4" name="4_PORTS_UTIL" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 0 uops executed&lt;comma&gt; RS was not empty and LDM was not empty." maskbit="5" name="BOUND_ON_LOADS" filter="False" change="SKL new" unit="MIU/RS"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles total of 0 uops executed&lt;comma&gt; RS was not empty&lt;comma&gt; LDM was empty and SB (Store Buffer) was full." maskbit="6" name="BOUND_ON_STORES" filter="False" change="SKL new" unit="MIU/RS&lt;comma&gt;ALLOC"></SubEvent>
            </Event>
            <Event code="0xA1" internal="False" type="PMON" unit="MIU" normalization_method="Core" name="UOPS_DISPATCHED_PORT" cluster="EXE">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 0 (ALU int / 2nd Branch)" maskbit="0" name="PORT_0" filter="False" change="SKL fix" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 1 (ALU / 256b)" maskbit="1" name="PORT_1" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 2 (Load/STA)" maskbit="2" name="PORT_2" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 3 (Load/STA)" maskbit="3" name="PORT_3" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 4 (STD)" maskbit="4" name="PORT_4" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 5 (ALU / 256b / 512b / FMA in servers)" maskbit="5" name="PORT_5" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 6 (simple ALU / Branch)" maskbit="6" name="PORT_6" filter="False" change="" unit="MIU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which a Uop is dispatched on port 7 (simple STA - 1 src)" maskbit="7" name="PORT_7" filter="False" change="" unit="MIU"></SubEvent>
            </Event>
            <Event code="0xA3" internal="False" type="PMON" unit="MIU" normalization_method="Core" name="CYCLE_ACTIVITY" cluster="EXE">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="4" Threaded="Yes" description="Each cycle there was no execute for this thread&lt;comma&gt; increment by 4. Note this is connect to UMask 2." maskbit="2" name="NO_EXECUTE" filter="False" change="SKL fix" unit="MIU"></SubEvent>
            </Event>
            <Event code="0x4F" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="EPT" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts Extended Page Directory Entry hits.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches." maskbit="0" name="EPDE_HIT" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts Extended Page Directory Entry misses.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches." maskbit="1" name="EPDE_MISS" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts Extended Page Directory Pointer Entry hits.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches." maskbit="2" name="EPDPE_HIT" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts Extended Page Directory Pointer Entry misses.  The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches." maskbit="3" name="EPDPE_MISS" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="OnlyMy" description="Number of outstanding Extended Page Table (EPT) walks in PMH every cycle. Outstanding interval is while FSM is busy with an EPT-walk itself (due to any TLB-miss request)&lt;comma&gt; excluding the intermediate intervals where PMH serves IA32 walk." maskbit="4" name="WALK_PENDING" filter="False" change="SKL update.infra" unit="PMH"></SubEvent>
            </Event>
            <Event code="0x85" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="ITLB_MISSES" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. ITLB accesses." maskbit="0" name="IA_EPT_WALKS" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 4K" maskbit="1" name="WALK_COMPLETED_4K" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 2M/4M" maskbit="2" name="WALK_COMPLETED_2M/4M" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 1G" maskbit="3" name="WALK_COMPLETED_1GB" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="OnlyMy" description="Number of page walks outstanding for IFETCH in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Excludes EPT-walk intervals." maskbit="4" name="WALK_PENDING" filter="False" change="SKL update.infra" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). ITLB accesses." maskbit="5" name="STLB_HIT" filter="False" change="SKL update" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="7" name="PDE_CACHE_MISS" filter="False" change="CNL remove" unit="PMH"></SubEvent>
            </Event>
            <Event code="0x08" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="DTLB_LOAD_MISSES" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. DTLB load accesses." maskbit="0" name="IA_EPT_WALKS" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 4K" maskbit="1" name="WALK_COMPLETED_4K" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 2M/4M" maskbit="2" name="WALK_COMPLETED_2M/4M" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 1G" maskbit="3" name="WALK_COMPLETED_1GB" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="OnlyMy" description="Number of page walks outstanding for LOAD (demand loads or SW prefetch) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Excludes EPT-walk intervals." maskbit="4" name="WALK_PENDING" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). DTLB load accesses." maskbit="5" name="STLB_HIT" filter="False" change="SKL update" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="7" name="PDE_CACHE_MISS" filter="False" change="" unit="PMH"></SubEvent>
            </Event>
            <Event code="0x49" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="DTLB_STORE_MISSES" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. DTLB store accesses." maskbit="0" name="IA_EPT_WALKS" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 4K" maskbit="1" name="WALK_COMPLETED_4K" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 2M/4M" maskbit="2" name="WALK_COMPLETED_2M/4M" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 1G" maskbit="3" name="WALK_COMPLETED_1GB" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="OnlyMy" description="Number of page walks outstanding for STORE in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Excludes EPT-walk intervals." maskbit="4" name="WALK_PENDING" filter="False" change="SKL update.infra" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). DTLB store accesses." maskbit="5" name="STLB_HIT" filter="False" change="SKL update" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="7" name="PDE_CACHE_MISS" filter="False" change="CNL remove" unit="PMH"></SubEvent>
            </Event>
            <Event code="0x0F" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="DTLB_PREFETCH_LOAD_MISSES" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. DTLB prefetch accesses." maskbit="0" name="IA_EPT_WALKS" filter="False" change="CNL update" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 4K" maskbit="1" name="WALK_COMPLETED_4K" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 2M/4M" maskbit="2" name="WALK_COMPLETED_2M/4M" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Page Walk Successfully Completed - 1G" maskbit="3" name="WALK_COMPLETED_1GB" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="OnlyMy" description="Number of page walks outstanding for HW Prefetch (NPP) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Excludes EPT-walk intervals." maskbit="4" name="WALK_PENDING" filter="False" change="SKL update.infra" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). DTLB prefetch accesses." maskbit="5" name="STLB_HIT" filter="False" change="SKL update" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="7" name="PDE_CACHE_MISS" filter="False" change="CNL remove" unit="PMH"></SubEvent>
            </Event>
            <Event code="0xBC" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="PAGE_WALKER_LOADS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of page walker hits in the L1+FB" maskbit="0" name="L1_FB" filter="False" change="SKL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of page walker hits in the L2" maskbit="1" name="L2" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of page walker hits in the L3 + XSNP" maskbit="2" name="L3_ANY" filter="False" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of page walker hits in all OTHER data-sources; including L4 (eDRAM) or Memory etc" maskbit="3" name="OTHER" filter="False" change="SKL update" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="n/a" Threaded="Yes" description="Filter on UMask bits 0-3 : IA32 from the DTLB" maskbit="4" name="IA32_DTLB" filter="True" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="n/a" Threaded="Yes" description="Filter on UMask bits 0-3 : IA32 from the ITLB" maskbit="5" name="IA32_ITLB" filter="True" change="" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="n/a" Threaded="Yes" description="Filter on UMask bits 0-3 : EPT from the DTLB" maskbit="6" name="EPT_DTLB" filter="True" change="CNL fix" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="n/a" Threaded="Yes" description="Filter on UMask bits 0-3 : EPT from the ITLB" maskbit="7" name="EPT_ITLB" filter="True" change="CNL fix" unit="PMH"></SubEvent>
            </Event>
            <Event code="0xBD" internal="False" type="PMON" unit="PMH" normalization_method="Core" name="TLB_FLUSH" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of DTLB flush attempts of thread-specific entries (whether single or multiple entries were flushed). " maskbit="0" name="DTLB_THREAD" filter="False" change="" unit="PMH" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of DTLB flush attempts of all entries (independent of thread specificity)." maskbit="1" name="DTLB_ENTIRE" filter="False" change="" unit="PMH" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of STLB flush attempts for a specific ASID (can be as a result of either PCID or VPID depends on OS/VMM)." maskbit="2" name="STLB_ASID" filter="False" change="" unit="PMH" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of STLB flush attempts involving Global pages flush attempts&lt;comma&gt; except of single entry flush attempts." maskbit="3" name="STLB_GLOBAL" filter="False" change="" unit="PMH" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of entire STLB flush attempts" maskbit="4" name="STLB_ENTIRE" filter="False" change="" unit="PMH" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count number of any STLB flush attempts (Entire array&lt;comma&gt; VPID&lt;comma&gt; PCID&lt;comma&gt; InvPage&lt;comma&gt; CR3 write&lt;comma&gt; specific entries&lt;comma&gt; etc)" maskbit="5" name="STLB_ANY" filter="False" change="" unit="PMH"></SubEvent>
            </Event>
            <Event code="0xBE" internal="False" type="PMON" unit="PMH" normalization_method="Uncore" name="PAGE_WALKS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times a page-walk is suspended in PMH. Count all possible cases (incl. LLC miss case&lt;comma&gt; DCU-related&lt;comma&gt; etc)" maskbit="0" name="SUSPEND" filter="False" change="CNL remove" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Fracture Fills - From 2M/4M page size to 4k page size" maskbit="1" name="FRACTURE_FILLS_2M/4M_TO_4K" filter="False" change="CNL remove" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Fracture Fills - From 1G page size to 4k page size" maskbit="2" name="FRACTURE_FILLS_1G_TO_4K" filter="False" change="CNL remove" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Fracture Fills - From 1G/4M page size to 2M page size" maskbit="3" name="FRACTURE_FILLS_1G/4M_TO_2M" filter="False" change="CNL remove" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="Yes" description="HSW: Filter Select modifies the page size for UMasks 0-3" maskbit="4" name="DTLB" filter="True" change="CNL remove" unit="PMH"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="Yes" description="HSW: Filter Select modifies the page size for UMasks 0-3" maskbit="5" name="ITLB" filter="True" change="CNL remove" unit="PMH"></SubEvent>
            </Event>
            <Event code="0x18" internal="False" type="PMON" unit="PMH/DTLB" normalization_method="Core" name="TLB_MISC" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of SW prefetches who started a page walk which end with a fault&lt;comma&gt; assist or memory type that is not WB." maskbit="0" name="SW_PREFETCH_FAULT" filter="False" change="SKL new" unit="PMH/DTLB"></SubEvent>
            </Event>
            <Event code="0xA3" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="CYCLE_ACTIVITY" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="8" Threaded="Yes" description="Cycles there was at least one DCU miss-pending as defined by event DCACHE_PEND_MISS.PENDING. For each such cycle DCU sends increment of 8 to xbar." maskbit="3" name="DCU_PENDING" filter="False" change="SKL update.infra" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x51" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="DL1_CACHE" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DL1 Data line replacements. Account for opportunistic replacements&lt;comma&gt; replacements that required either stall-for-replace or block-for-replace." maskbit="0" name="REPLACEMENT" filter="False" change="" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DL1 M-state Data Cache Lines Allocated" maskbit="1" name="ALLOCATED_IN_M" filter="False" change="CNL remove" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="DL1 M-state Data Cache Lines Evicted due to replacement (only)" maskbit="2" name="EVICTION" filter="False" change="CNL remove" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of Modified lines evicted out of DL1 due to Snoop HitM or due to Replacement of a dirty line" maskbit="3" name="ANY_M_REPLACEMENT" filter="False" change="" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of overall DCU HW prefetches cache accesses (dispatches including rejects). Account for: Streamer&lt;comma&gt; IPP (incl. Large Stride)&lt;comma&gt; NPP&lt;comma&gt; STA." maskbit="4" name="HWP_ACCESS" filter="False" change="CNL update" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of overall DCU HW prefetches cache true misses (when FB allocated&lt;comma&gt; or requests issued to MLC for homeless prefetch). Account for: Streamer&lt;comma&gt; IPP (incl. Large Stride)&lt;comma&gt; NPP&lt;comma&gt; STA." maskbit="5" name="HWP_MISS" filter="False" change="CNL update" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles when the 4-way DCU power feature is off. Whenever Memory aliasing is detected i.e. a line is not found in its designated 4-ways&lt;comma&gt; a (redispatch) penalty applies and 4-way DCU Power feature turned off." maskbit="6" name="4WAY_IS_OFF" filter="False" change="CNL remove" unit="DCU" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xBF" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="DCACHE_BLOCKS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="&quot;Read After Write bank conflicts - This conflict occurs in two cases:&lt;newline&gt;(1) Load right after Store uop to the same set &amp; same bank of Store. &lt;newline&gt;(2) Load right after replacement (cache fill operation) to the same set of replacement.&lt;newline&gt;&quot;&quot;Right after&quot;&quot; denotes - 2 cycles following the store/replacement lookup.&quot;" maskbit="0" name="RAW_BANK_CONFLICT" filter="False" change="CNL remove" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of time a load get blocked (squashed) when it needs the Fill Buffer while FB was not full (i.e. hit to valid FB entry whose data is Not Ready)." maskbit="1" name="FB_BLOCK" filter="False" change="CNL remove" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x43" internal="False" type="PMON" unit="DCU" normalization_method="Uncore" name="MEM_LOAD_COMPLETED" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of demand load uops completed with FB data-source at writeback time. FB data-source applies when a load was squashed at least once&lt;comma&gt; i.e. it missed L1 cache but hit FB entry to same line whose data not-ready yet." maskbit="0" name="FB" filter="False" change="CNL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of all-load-uops with L1-data-source at writeback time. L1-data-source includes DCU hit&lt;comma&gt; FB hit (data ready no squash)&lt;comma&gt; Store Buffer forward&lt;comma&gt; cache-line split when both parts hit DCU. all-load-uops include non-squashed demand loads in addition to locks and SW-prefetches where both are considered as L1_HIT regardless of actual data-source" maskbit="1" name="L1" filter="False" change="CNL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of demand load uops with L2 data-source at writeback time." maskbit="2" name="L2" filter="False" change="SKL new" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="&quot;Number of demand load uops with &quot;&quot;any L3-based&quot;&quot; data-source at writeback time. This includes 4 data-sources: L3 hit with no snoop required&lt;comma&gt; L3 Hit/Miss with a cross-core snoop which either miss or hit (no forward) the snooped core&lt;comma&gt; and cross core HitM/Forward.&quot;" maskbit="3" name="L3_ANY" filter="False" change="SKL new" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of demand load uops with L4 data-source at writeback time. This includes all local/remote L4//eDRAM data-sources." maskbit="4" name="L4_ANY" filter="False" change="SKL new" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of demand load uops with Local DRAM data-source at writeback time." maskbit="5" name="LOCAL_MEM" filter="False" change="SKL new" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of demand load uops with remote DRAM&lt;comma&gt; Remote HitM or Remote Forward data-source at writeback time." maskbit="6" name="REMOTE_ANY" filter="False" change="SKL new" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of demand load uops for other cases not accounted in above sub-events. This include Unknown data-source&lt;comma&gt; Non-DRAM and Uncacheable (UC) memory type." maskbit="7" name="OTHER" filter="False" change="SKL new" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x35" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="DCACHE_ACCESSES" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of Cacheable loads&lt;comma&gt; stores&lt;comma&gt; locks hits in DL1 cache in I state" maskbit="0" name="I" filter="False" change="CNL Remove" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of Cacheable loads&lt;comma&gt; stores&lt;comma&gt; locks hits in DL1 cache in S state" maskbit="1" name="S" filter="False" change="CNL Remove" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of Cacheable loads&lt;comma&gt; stores&lt;comma&gt; locks hits in DL1 cache in E state" maskbit="2" name="E" filter="False" change="CNL Remove" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of Cacheable loads&lt;comma&gt; stores&lt;comma&gt; locks hits in DL1 cache in M state" maskbit="3" name="M" filter="False" change="CNL Remove" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x52" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="DCACHE_PREFETCH_LOCK" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Lock that is not @ret is accepted in FB (It seems locks not @ret by definition would mean cacheable and prefetches)" maskbit="0" name="INSTANCE_OF_FB_HIT" filter="False" change="CNL remove" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x53" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="DCACHE_LOCK_FBACCEPT" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cacheable Load locks accepted into the fill buffer (@ret or not)." maskbit="0" name="FB_HIT" filter="False" change="CNL remove" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x54" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="TX_MEM" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address" maskbit="0" name="ABORT_CONFLICT" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes." maskbit="1" name="ABORT_CAPACITY_WRITE" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer" maskbit="2" name="ABORT_HLE_STORE_TO_ELIDED_LOCK" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero." maskbit="3" name="ABORT_HLE_ELISION_BUFFER_NOT_EMPTY" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer" maskbit="4" name="ABORT_HLE_ELISION_BUFFER_MISMATCH" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer." maskbit="5" name="ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero." maskbit="6" name="HLE_ELISION_BUFFER_FULL" filter="False" change="" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x48" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="DCACHE_PEND_MISS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="12" Threaded="OnlyMy" description="Count each cycle number of Fill Buffers outstanding required by DemandReads(*). Required means FB either held by demand loads(1) or held by non-demand and got hit at least once by demand(2). The outstanding interval is defined&lt;comma&gt; per each of these two cases:&lt;newline&gt;(1) from FB allocation by demand until *any* demand WB&lt;comma&gt; or FB-complete (the earliest among them)&lt;newline&gt;(2) from demand hit into a FB allocated by non-demand&lt;comma&gt; until *any* demand that successfully hit and writeback from that FB&lt;comma&gt; or FB-complete (the earliest among them)&lt;newline&gt;a DemandReads(*) accounts for cacheable and uncacheable demand loads (non SW-prefetch)&lt;comma&gt; including cache-line splits&lt;comma&gt; as well as reads due to page walks resulted from any demand request type." maskbit="0" name="PENDING" filter="False" change="CNL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="3" Threaded="Yes" description="Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load&lt;comma&gt; store or SW prefetch. HWP are excluded." maskbit="1" name="FB_FULL" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles DCU sees backpressure from MLC as long as no Ask was returned for a pending request (includes SW prefetches)." maskbit="2" name="MLC_NO_ACK" filter="False" change="" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x4B" internal="False" type="PMON" unit="DCU" normalization_method="Uncore" name="SW_PREFETCH_MISS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of SW prefetch uops missing all on-chip caches. This account for load prefetches&lt;comma&gt; that is NTA&lt;comma&gt; T0/T1_T2. " maskbit="0" name="LOAD" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of PrefetchW requests missing L1 cache (FB allocated)" maskbit="1" name="PREFETCHW" filter="False" change="SKL new" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x32" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="SW_PREFETCH_ACCESS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed in DCU (exclude rejects)" maskbit="0" name="NTA" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed in DCU (exclude rejects)" maskbit="1" name="T0" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Streaming SIMD Extensions (SSE) PrefetchT1 or PrefetchT2 instructions executed in DCU (exclude rejects)" maskbit="2" name="T1_T2" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of PrefetchW instructions executed in DCU (exclude rejects)" maskbit="3" name="PREFETCHW" filter="False" change="SKL new" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x4C" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="LOAD_HIT_PRE" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Demand Load or SW prefetch dispatches that hit and was squashed on fill buffer allocated for SW prefetch (any type NTA/T0/1/2/PrefetchW)" maskbit="0" name="SW_PREFETCH" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Demand Load dispatches that hit and was squashed on fill buffer allocated for HW prefetch (including NPP prefetch)." maskbit="1" name="HW_PREFETCH" filter="False" change="SKL fix" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x4D" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="SFENCE_CYCLE" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of cycles store_address_fence waits for fill buffer to be drained" maskbit="0" name="STA_FENCE_CYCLE" filter="False" change="CNL remove" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x63" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="BUS_LOCK_CLOCKS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles in which the L1 and L2 (DCU and MLC) are locked&lt;comma&gt; due to a UC lock or split lock" maskbit="0" name="BUS_LOCK_DURATION" filter="False" change="CNL remove" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of cycles that the DCU is locked (superset of 1st mask)" maskbit="1" name="CACHE_LOCK_DURATION" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Number of time a snoop is stalled due to hit to a locked line" maskbit="2" name="SNOOP_STALL" filter="False" change="" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x50" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="STREAMING_ACCESS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Counts MOVNTDQA load dispatches causing a fill buffer allocation or a successful FB forwarding (speculative)" maskbit="0" name="ALL_LOADS" filter="False" change="CNL Remove" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts number of partial evictions of FB allocated for streaming loads (i.e. before all chunks for FB are read)" maskbit="2" name="PARTIAL_LOAD_EVICTIONS" filter="False" change="CNL Remove" unit="DCU" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts number of partial evictions of FB allocated for streaming stores(i.e. before FB is full). This would appear as WciL IDI request type." maskbit="3" name="PARTIAL_STORE_EVICTIONS" filter="False" change="" unit="DCU" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0x36" internal="False" type="PMON" unit="DCU" normalization_method="Core" name="L1D_SNOOP_RESPONSE" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A snoop from Uncore misses all L1D caching structures (miss in DCU cache&lt;comma&gt; FB&lt;comma&gt; HLE BloomFilter&lt;comma&gt; LB). " maskbit="0" name="I" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A snoop from Uncore finds line in DCU cache or FB line in S-state." maskbit="1" name="S" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A snoop from Uncore finds line in DCU cache or FB line in E-state." maskbit="2" name="E" filter="False" change="SKL fix" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A snoop from Uncore finds line in DCU cache or FB line in M-state." maskbit="3" name="M" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A snoop from Uncore hits LB." maskbit="4" name="LB" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A snoop from Uncore hits HLE Bloom Filter." maskbit="5" name="HLE_BF" filter="False" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="No" description="Filter on bits 0-5 for Snoop 2S (e.g. snoops due to reads)" maskbit="6" name="SNOOP2S" filter="True" change="" unit="DCU"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="No" description="Filter on bits 0-5 for Snoop Invalidate " maskbit="7" name="SNOOP2I" filter="True" change="" unit="DCU"></SubEvent>
            </Event>
            <Event code="0x09" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="MEMORY_DISAMBIGUATION" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Counts the number of times that there was at least one Memory Disambiguation (MD) history counter reset. The reset does not necessarily end in a Nuke. Between 1 and 4 resets can happen in one single clock but are counted as one occurrence  (per port)" maskbit="0" name="HISTORY_RESET" filter="False" change="" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="MDD (MD Done). Number of times a load is disambiguated. Due to GSR changes disambiguated load that does Enhanced Loosenet can be counted several times (depends on number of hopping). " maskbit="1" name="DISAMBIGUATED" filter="False" change="CNL Remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="No" description="Memory Disambiguation watchdog kicked in" maskbit="2" name="WATCHDOG_INSTANCE" filter="False" change="CNL remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="No" description="Duration of Memory Disambiguation watchdog activity. I.e. number of cycles when MD watchdog is disabling the MD logic.." maskbit="3" name="WATCHDOG_DURATION" filter="False" change="" unit="MOB"></SubEvent>
            </Event>
            <Event code="0x02" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="SB_FORWARDS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of all Store Buffer Forwards (including for splits). Include forwards from early STD table" maskbit="0" name="STORE_FORWARDS" filter="False" change="CNL Remove" unit="MOB"></SubEvent>
            </Event>
            <Event code="0xEE" internal="True" type="PMON" unit="MOB" normalization_method="Core" name="LIVELOCK_BREAKER" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Livelock breaker cycles counter L1 fired (resulted from oldest load exceeding max cycles residency in LB. NHM default is 2048&lt;comma&gt; GSR default is ~50k)" maskbit="0" name="CYCLE_FIRES" filter="False" change="CNL remove (to CMON)" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Livelock breaker dispatch counter L1 fired (resulted from oldest load exceeding max number of dispatches. Default is 64)" maskbit="2" name="DISPATCH_FIRES" filter="False" change="CNL remove (to CMON)" unit="MOB"></SubEvent>
            </Event>
            <Event code="0x03" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="LD_BLOCKS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases a load operations delayed due to store buffer blocks&lt;comma&gt; preceding stores whose addresses are known but whose data is unknown. This will count according to the final block-code (excluding inline wakeups)" maskbit="0" name="DATA_UNKNOWN" filter="False" change="" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases a load got Block-On-Store final block as it has an overlap with a preceding store accessing overlapping linear address and could not forward from it as a result (when forward was eligible)." maskbit="1" name="STORE_FORWARD" filter="False" change="" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases a load is unable to forward store because of an address offset restriction (page split&lt;comma&gt; or different base).  (e.g. load is contained within store but offset not supported via Rotator)" maskbit="2" name="ADDRESS_OFFSET" filter="False" change="CNL Remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases where a load uop was blocked when lack of split registers was the dominant blocking reason." maskbit="3" name="NO_SR" filter="False" change="" unit="MOB"></SubEvent>
            </Event>
            <Event code="0x07" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="LD_BLOCKS_PARTIAL" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases a load got blocked due to False dependencies in MOB due to partial compare upon Loosenet check &amp; dependency was resolved by Enhanced Loosenet mechanism" maskbit="0" name="ADDRESS_ALIAS" filter="False" change="" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases a load got Block-On-Store final block due to match in untranslated bits with a partial physical address match." maskbit="1" name="ADDRESS_MATCH" filter="False" change="CNL Remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of cases a load operation blocked on Store because Enhanced Loosenet failed to change store color due to unknown physical STA. " maskbit="2" name="STA_PHYSICAL_UNKOWN" filter="False" change="CNL Remove" unit="MOB"></SubEvent>
            </Event>
            <Event code="0xF8" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="MOB_MISC" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="&quot;LB Dispatches where a load uop (LB dispatch) was &quot;&quot;indeed blocked&quot;&quot; due to FLA override. That is LB was the only agent with load ready for dispatch and the load pipe was idle due to that block.&quot;" maskbit="0" name="LD_DISP_CANCEL" filter="False" change="SKL new" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="&quot;SAB Dispatches where an STA uop (SAB dispatch) was &quot;&quot;indeed blocked&quot;&quot; due to FLA override. That is SAB was the only agent with STA ready for dispatch and the STA pipe was idle due to that block.&quot;" maskbit="1" name="STA_DISP_CANCEL" filter="False" change="SKL new" unit="MOB"></SubEvent>
            </Event>
            <Event code="0x06" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="SB_BLOCKS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Total cases a load got Block-on-STORE final block-code i.e. load was blocked till colliding Store is committed to cache. This includes total cases as a result of SW (e.g. incomplete overlap&lt;comma&gt; load hitting store_unlock&lt;comma&gt; ...) or due to HW restrictions (e.g. Physical Unknown after 1 recucle&lt;comma&gt; limitation in Rotator&lt;comma&gt; ...). This event is a super set for all block-on-STORE derived event." maskbit="0" name="STORE_BLOCK" filter="False" change="" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Total blocks. load operations delayed due to store buffer blocks&lt;comma&gt; including counts caused by preceding stores whose addresses are unknown (STA block)&lt;comma&gt; or STD-  or STORE- final-block." maskbit="1" name="ANY_LOAD_BLOCK" filter="False" change="SKL update" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="loads delayed with at-Retirement block code " maskbit="2" name="AT_RET_BLOCK_CODE" filter="False" change="CNL remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="cacheable loads delayed with DCU block code " maskbit="3" name="DCU_BLOCK_CODE" filter="False" change="CNL remove" unit="MOB"></SubEvent>
            </Event>
            <Event code="0x04" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="SB_DRAINS" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles while stores are blocked due to store buffer drain ???" maskbit="0" name="STORE_BUF_DRAIN_CYCLES" filter="False" change="CNL remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="MOB store buffer stalls due to dc2sbstall - duration. (SW: Cycles while store is waiting for a preceding store to be globally observed.)" maskbit="1" name="DC2SB_STALL" filter="False" change="CNL remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="MOB store buffer stalls due to snoop warn.&lt;newline&gt;This event counts the number of cycles the store port was used for snooping the L1 data cache and a store was stalled by the snoop. " maskbit="2" name="SNOOP_WARN" filter="False" change="CNL remove" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Counts number of cycles there was a STA (Store Address) ready to be dispatched but was not issued due to IFU_SnoopQ_full (block STA) was set. STA can belong to My/Any thread." maskbit="3" name="IFU_SNPQ_FULL" filter="False" change="CNL remove (to CMON)" unit="MOB"></SubEvent>
            </Event>
            <Event code="0x05" internal="False" type="PMON" unit="MOB" normalization_method="Core" name="MISALIGN_MEM_REF" cluster="MEU">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Dispatch of misaligned loads that were 4K page splits" maskbit="2" name="LOAD_PAGE_SPLIT" filter="False" change="" unit="MOB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Dispatch of Misaligned stores that were 4K page splits . They are blocked at-retirement." maskbit="3" name="STORE_PAGE_SPLIT" filter="False" change="" unit="MOB"></SubEvent>
            </Event>
            <Event code="0xB0" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="OFFCORE_REQUESTS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="True Demand Load* requests sent to uncore. True Demand Load* includes cacheable demand data loads&lt;comma&gt; reads due to page walks originated from any request type&lt;comma&gt; and SQ promotions (a demand load hitting a SQ entry allocated by HW prefetch)." maskbit="0" name="DEMAND_DATA" filter="False" change="SKL fix" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Code read requests sent to uncore. Includes Cacheable &amp; Un-cacheables." maskbit="1" name="DEMAND_CODE" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Demand RFOs sent to uncore. Includes regular RFO&lt;comma&gt; Locks&lt;comma&gt; ItoM." maskbit="2" name="DEMAND_RFO" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Core Data Read* requests sent to uncore. Core Data Read includes Demand Data Read* (see OFFCORE_REQUESTS.DEMAND_DATA for definition) plus ALL HW prefetch loads (excluding LLC prefetchers)." maskbit="3" name="DATA_READ" filter="False" change="CNL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="True Demand Load* requests sent to uncore AND miss the LLC." maskbit="4" name="L3_MISS_DEMAND_DATA" filter="False" change="SKL new" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Uncacheable memory data read transactions sent to uncore. Account for UC memory type and CLFLUSH/CLFLUSHOPT instructions." maskbit="5" name="MEM_UC" filter="False" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Any memory transaction sent to uncore. This includes requests initiated by the core&lt;comma&gt; include all LLC prefetches&lt;comma&gt; page walks&lt;comma&gt; etc." maskbit="7" name="ALL" filter="False" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x60" internal="False" type="PMON" unit="MLC/ROB" normalization_method="Uncore" name="OFFCORE_REQUESTS_OUTSTANDING" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="32" Threaded="OnlyMy" description="&quot;Counts number of Offcore outstanding True Demand Load* transactions in the superQ every cycle. Transaction is considered in &quot;&quot;Offcore outstanding&quot;&quot; state in the interval that starts by MLC miss and lasts till Data is accepted i.e. when both chunks are sent to DCU (aka &quot;&quot;count ending point&quot;&quot;). A True Demand Load* hitting a SQ entry allocated for MLC prefetch (aka SQ promotion) should be counted in interval that starts from promotion point till Data is accepted.&lt;newline&gt;*For True Demand Load&lt;comma&gt; see corresponding SubEv under OFFCORE_REQUESTS.&quot;" maskbit="0" name="DEMAND_DATA" filter="False" change="SKL fix (B-step)" unit="MLC/ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="32" Threaded="OnlyMy" description="&quot;Counts number of Offcore outstanding Code Reads transactions in the superQ every cycle. Transaction is considered in &quot;&quot;Offcore outstanding&quot;&quot; state in the interval that starts by MLC miss and lasts till completion is sent to IFU or data filled in MLC cache (the earlier among both).&quot;" maskbit="1" name="DEMAND_CODE" filter="False" change="" unit="MLC/ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="32" Threaded="OnlyMy" description="&quot;Counts number of Offcore outstanding RFO transactions in the superQ every cycle. Transaction is considered in &quot;&quot;Offcore outstanding&quot;&quot; state in the interval that starts by MLC miss and lasts till transaction completion sent to requestor (SQ de-allocation).&quot;" maskbit="2" name="DEMAND_RFO" filter="False" change="" unit="MLC/ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="32" Threaded="OnlyMy" description="&quot;Counts number of Offcore outstanding all cacheable Core Data Read* transactions in the superQ every cycle. Transaction is considered in &quot;&quot;Offcore outstanding&quot;&quot; state in the interval that starts by MLC miss and lasts till data of both chunks received in SQDB (aka &quot;&quot;count ending point&quot;&quot;).&lt;newline&gt;For Core Data Read definition&lt;comma&gt; See corresponding SubEv under OFFCORE_REQUESTS.&quot;" maskbit="3" name="DATA_READ" filter="False" change="CNL update" unit="MLC/ROB"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="32" Threaded="OnlyMy" description="Counts number of Offcore outstanding LLC Miss True Demand Load* transactions in the superQ every cycle. Transaction is considered in outstanding state in the interval that starts by LLC-miss message from uncore and lasts till Data is accepted (both chunks sent to DCU). A True Demand Load* hitting a SQ entry allocated for MLC prefetch (aka SQ promotion) should be counted as follows: count normally in case LLC-miss arrive after promotion. If promotion done after LLC-miss&lt;comma&gt; count starts at promotion point." maskbit="4" name="L3_MISS_DEMAND_DATA" filter="False" change="SKL new" unit="MLC/ROB"></SubEvent>
            </Event>
            <Event code="0xB2" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="OFFCORE_REQUESTS_BUFFER" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="No" description="SuperQ buffer cannot take more entries for this core. Account for all entries asking the MLC (regardless of hit or miss)" maskbit="0" name="SQ_FULL" filter="False" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xB3" internal="False" type="PMON" unit="MLC/ROB" normalization_method="Uncore" name="SNOOPQ_REQUESTS_OUTSTANDING" cluster="MLC">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="12" Threaded="No" description="SnpData (Rds) outstanding requests. Outstanding interval starts when snoop request is allocated in Snoop Queue and lasts till response and data (if needed) sent to uncore." maskbit="0" name="SNPDATA" filter="False" change="CNL remove" unit="MLC/ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="12" Threaded="No" description="SnpInv (RFOs and partial writes) outstanding requests.&lt;newline&gt;Outstanding interval starts when snoop request is allocated in Snoop Queue and lasts till response and data (if needed) sent to uncore." maskbit="1" name="SNPINV" filter="False" change="CNL remove" unit="MLC/ROB"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="12" Threaded="No" description="SnpCode (code fetches and Monitor transactions) outstanding requestsOutstanding interval starts when snoop request is allocated in Snoop Queue and lasts till response and data (if needed) sent to uncore." maskbit="2" name="SNPCODE" filter="False" change="CNL remove" unit="MLC/ROB"></SubEvent>
            </Event>
            <Event code="0xB4" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="SNOOPQ_REQUESTS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="SnpData (Rds) requests allocated in Snoop Queue " maskbit="0" name="SNPDATA" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="SnpInv (RFOs and partial writes) requests allocated in Snoop Queue " maskbit="1" name="SNPINV" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="SnpCode (code fetches and Monitor transactions) requests allocated in Snoop Queue " maskbit="2" name="SNPCODE" filter="False" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xB5" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="SNOOPQ" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Counts the number of cycles when the snoop queue is full and cannot accept any further snoop requests. This event is thread agnostic. " maskbit="1" name="FULL_CYCLES" filter="False" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xA3" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="CYCLE_ACTIVITY" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles there was at least 1 MLC-miss pending True Demand Load*. i.e. cycles SQ has at least 1 valid entry allocated for demand load from MLC-miss point till Data is accepted). This includes cacheable and uncacheable True Demand Load*. Un-cacheable include partial or full UC reads&lt;comma&gt; not IO reads.&lt;newline&gt;For exact counting periods (incl. wrt promotions) refer to OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA which has same condition but counts occupancy. Both need to be in-sync for cacheables; this one just counts cycles." maskbit="0" name="MLC_PENDING" filter="False" change="SKL fix" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Each cycle there was at least one LLC-miss pending True Demand Load*&lt;comma&gt; increment by 2. That is in cycles SQ has at least 1 valid load entry that has received LLC-miss message. The pending interval from LLC-miss message receive point till Data is accepted for that request. This accounts cacheable and uncacheable True Demand Load* requests. Uncacheable include partial or full UC reads&lt;comma&gt; not IO reads.&lt;newline&gt;For exact counting periods (incl. wrt promotions) refer to OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA which has same condition but counts occupancy. Both need to be in-sync for cacheables; this one just counts cycles." maskbit="1" name="LLC_PENDING" filter="False" change="SKL new" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xEF" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="CORE_SNOOP_RESPONSE" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspIHitI IDI response was returned to Uncore" maskbit="0" name="RSP_IHITI" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspIHitFSE IDI response was returned to Uncore" maskbit="1" name="RSP_IHITFSE" filter="False" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspSHitFSE IDI response was returned to Uncore" maskbit="2" name="RSP_SHITFSE" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspSFwdM IDI response was returned to Uncore" maskbit="3" name="RSP_SFWDM" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspIFwdM IDI response was returned to Uncore" maskbit="4" name="RSP_IFWDM" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspIFwdFE IDI response was returned to Uncore" maskbit="5" name="RSP_IFWDFE" filter="False" change="SKL new" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="RspSFwdFE IDI response was returned to Uncore" maskbit="6" name="RSP_SFWDFE" filter="False" change="SKL new" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="No" description="A SoleFilter bit on all other SubEv bits. If bit=0 (ALL) then responses for all Snoop types are accounted. If bit=1 (SnoopCode) then events accounts only for SnpCode snoops." maskbit="7" name="ALL | &amp;SNPCODE" filter="True" change="SKL update.infra" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x6C" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="BUS_TRANS_IO" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of completed I/O transactions" maskbit="0" name="IO" filter="False" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xF0" internal="False" type="PMON" unit="MLC" normalization_method="Core" name="L2_TRANSACTIONS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="True Demand Load* requests accessing L2 cache&lt;comma&gt; including rejects." maskbit="0" name="LOAD" filter="False" change="SKL fix" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Counts both RFO and rowlocks" maskbit="1" name="RFO" filter="False" change="CNL remove" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="2" name="IFETCH" filter="False" change="CNL remove" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Any MLC or LLC HW prefetch accessing L2&lt;comma&gt; including rejects. " maskbit="3" name="PREFETCH" filter="False" change="CNL remove" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="4" name="DCU_WB" filter="False" change="SKL update" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="5" name="MLC_FILL" filter="False" change="SKL update" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="6" name="MLC_WB" filter="False" change="SKL update" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Count any valid transaction that access the MLC pipe (incl. snoops&lt;comma&gt; page walks&lt;comma&gt; etc)" maskbit="7" name="ALL" filter="False" change="SKL update.infra" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xFC" internal="False" type="PMON" unit="MLC" normalization_method="Core" name="L2_REJECTS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Any reject type. Account for Rejects for all agents including HWP. All reject types included - incl. Same set&lt;comma&gt; DCU WB match&lt;comma&gt; SMC&lt;comma&gt; Load/RFO conflict&lt;comma&gt; etc" maskbit="3" name="ALL" filter="False" change="" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xF1" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="L2_LINES_IN" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Cache lines filled into MLC in I-state. No rejects" maskbit="0" name="I" filter="False" change="" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Cache lines filled into MLC in S-state. No rejects" maskbit="1" name="S" filter="False" change="" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Cache lines filled into MLC in E-state. No rejects" maskbit="2" name="E" filter="False" change="" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Cache lines filled into MLC in M-state. No rejects" maskbit="3" name="M" filter="False" change="SKL new" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Cache lines filled into MLC in F-state. No rejects" maskbit="4" name="F" filter="False" change="SKL new" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x2E" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="LONGEST_LAT_CACHE" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Core-originated cacheable read-requests who miss the LLC (L3). Read-requests include as Loads/RFO/I2M/IFetch (incl. any L1 HW prefetch)&lt;comma&gt; MLC- or LLC-prefetch for Loads/RFO/IFetch -  architectural event" maskbit="0" name="MISS" filter="False" change="CNL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Core-originated cacheable read-requests who access the LLC (L3). Read-requests include as Loads/RFO/I2M/IFetch (incl. any L1 HW prefetch)&lt;comma&gt; MLC- or LLC-prefetch for Loads/RFO/IFetch -  architectural event" maskbit="1" name="ACCESS" filter="False" change="CNL update" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xF3" internal="False" type="PMON" unit="MLC/prefc" normalization_method="Core" name="L2_HW_PREFETCH" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="number of requests that hit a detector" maskbit="0" name="HIT" filter="False" change="CNL remove" unit="MLC/prefc"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="number of requests that allocate detectors" maskbit="1" name="ALLOC" filter="False" change="CNL remove" unit="MLC/prefc"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="number of data prefetch requests triggered to OutputQ" maskbit="2" name="DATA_TRIGGER" filter="False" change="CNL remove" unit="MLC/prefc"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="number of instruction prefetch requests triggered to OutputQ" maskbit="3" name="INSTRUCTION_TRIGGER" filter="False" change="CNL remove" unit="MLC/prefc"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="number of aggressive requests (aka kickstart)" maskbit="5" name="KICKSTART" filter="False" change="CNL remove" unit="MLC/prefc"></SubEvent>
            </Event>
            <Event code="0xF4" internal="False" type="PMON" unit="MLC/SQ" normalization_method="Core" name="SQ_MISC" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Total number of SQ promotions" maskbit="0" name="SQ_PROMOTION" filter="False" change="CNL remove" unit="MLC/SQ" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="# of DCU writebacks that miss MLC. No rejects." maskbit="1" name="DCU_WB_MISS" filter="False" change="SKL fix" unit="MLC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Counts any MLC fill request that got dropped due to any reason. A fill can be dropped in SNB in L2 BW constrained cases." maskbit="3" name="FILL_DROPPED" filter="False" change="CNL remove" unit="MLC/SQ" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Number of split lock or bus lock requests. Uarch assume this can rarely happen (UC Lock&lt;comma&gt; lock that straddles two cache line)" maskbit="4" name="SPLIT_LOCK" filter="False" change="" unit="MLC/SQ" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles SuperQ overall occupancy for Uncore-requests was above or equal to a predefined threshold. Accounts for all SQ entries of any type&lt;comma&gt; for either thread&lt;comma&gt; and in both slices&lt;comma&gt; from MLC-miss point till SQ dealloc." maskbit="5" name="OCCUPANCY_OVER_THRESHOLD" filter="False" change="SKL new" unit="MLC/SQ" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0xFE" internal="False" type="PMON" unit="MLC/IDI" normalization_method="Uncore" name="IDI_MISC" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Raw number of WBM2E or WBEF2E C2U messages sent" maskbit="0" name="WB_TO_E" filter="False" change="SKL update" unit="MLC/IDI"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="WB C2U message sent with upgrade indication set." maskbit="1" name="WB_UPGRADE" filter="False" change="SKL new" unit="MLC/IDI"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="WB C2U message sent with downgrade indication set." maskbit="2" name="WB_DOWNGRADE" filter="False" change="SKL new" unit="MLC/IDI"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Cycles any MLC transaction in SQ (of either slice) waiting to be sent to Uncore/IDI. This means the request has completed MLC pipelines but has not sent to Uncore yet." maskbit="3" name="UNCORE_PENDING" filter="False" change="CNL remove" unit="MLC/IDI"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="GO-WritePull-Drop U2C messages received" maskbit="4" name="WRITEPULL_DROP" filter="False" change="SKL new" unit="MLC/IDI"></SubEvent>
            </Event>
            <Event code="0xF5" internal="True" type="PMON" unit="MLC/dfxd" normalization_method="Core" name="MLC_DEBUG" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="CNL remove: ok by SV and Arch" maskbit="0" name="TIMEOUT_TRIGGER" filter="False" change="CNL remove" unit="MLC/dfxd"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="Yes" description="Any correctable error" maskbit="1" name="CORRECTABLE_ERROR" filter="False" change="CNL remove" unit="MLC/dfxd"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="// ODLAT ARM0 Trigger - no thread qualification" maskbit="2" name="ODLAT_TRIG_0" filter="False" change="CNL remove" unit="MLC/dfxd"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="// ODLAT ARM1 Trigger - no thread qualification" maskbit="3" name="ODLAT_TRIG_1" filter="False" change="CNL remove" unit="MLC/dfxd"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="// ODLAT ARM2 Trigger - no thread qualification" maskbit="4" name="ODLAT_TRIG_2" filter="False" change="CNL remove" unit="MLC/dfxd"></SubEvent>
                <SubEvent CounterRestrictions="" internal="True" Inc_per_cycle="1" Threaded="No" description="// ODLAT ARM3 Trigger - no thread qualification" maskbit="5" name="ODLAT_TRIG_3" filter="False" change="CNL remove" unit="MLC/dfxd"></SubEvent>
            </Event>
            <Event code="0xB7" internal="False" type="Matrix_pmon" unit="MLC" normalization_method="Uncore" name="OFFCORE_RESPONSE_0" cluster="MLC">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Partially" description="Counts when a Core-originated request received Uncore response matching the request-response configuration specified in MSR 0x1a6 occurs - see Matrix tab" maskbit="0" name="RESPONSE0/MATRIX" filter="False" change="SKL update" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xBB" internal="False" type="Matrix_pmon" unit="MLC" normalization_method="Uncore" name="OFFCORE_RESPONSE_1" cluster="MLC">
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Partially" description="Counts when a Core-originated request received Uncore response matching the request-response configuration specified in MSR 0x1a7 occurs - see Matrix tab" maskbit="0" name="RESPONSE1/MATRIX" filter="False" change="SKL update" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x3C" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="CPU_CLK_UNHALTED" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="&quot;Count &quot;&quot;Bus Clock&quot;&quot; pulses ANDed with thread_unhalted. &quot;&quot;Bus Clock&quot;&quot; is Crystal clock in SKL. -  architectural event&quot;" maskbit="0" name="XCLK" filter="False" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="0,1,2,3" internal="False" Inc_per_cycle="1" Threaded="Yes" description="&quot;Count &quot;&quot;Bus Clock&quot;&quot; pulses when this thread is unhalted and the other thread is halted.&quot;" maskbit="1" name="NO_OTHER" filter="False" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="&quot;Count &quot;&quot;Bus Clock&quot;&quot; Cycles in which MLC is in 1-slice mode and at least one thread is unhalted.&quot;" maskbit="2" name="NO_MLC_CACHE" filter="False" change="SKL new" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xBA" internal="False" type="PMON" unit="MLC/PIC" normalization_method="Uncore" name="PIC_ACCESSES" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of times a real Wakeup from TC1 occurs for that thread." maskbit="2" name="C1_WAKEUP" filter="False" change="CNL remove" unit="MLC/PIC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Count number of times the Limbo counter expired (i.e. underflowed which will cause wakeup to the cores)." maskbit="3" name="LIMBO" filter="False" change="CNL remove (to CMON)" unit="MLC/PIC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Count each time an IPI is being sent to Uncore. Need to account for both MSR-write and MMIO supported interfaces." maskbit="4" name="IPI" filter="False" change="CNL remove" unit="MLC/PIC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of fixed Interrupts into ITR (Interrupt Tracking Registers) arch registers from APIC internal source (LVT - Local Vector Table)" maskbit="5" name="LVT" filter="False" change="CNL remove" unit="MLC/PIC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of fixed Interrupts into ITR (Interrupt Tracking Registers) arch registers from external APIC source (IDI)" maskbit="6" name="IDI" filter="False" change="CNL remove" unit="MLC/PIC" cpuModes="PMON"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Number of IntPrioUpd request messages sent to NCU. Any APIC change of architectural configuration will cause IntPrioUpd message to uncore&lt;comma&gt; where this event counts." maskbit="7" name="INT_PRIO_UPD" filter="False" change="CNL remove" unit="MLC/PIC" cpuModes="PMON"></SubEvent>
            </Event>
            <Event code="0x30" internal="False" type="PMON" unit="MLC" normalization_method="Core" name="MLC_AUX1" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Auxiliary reserved event. Implement infra by accounting for that in the Xbar and allocating space in the Xbar input PerfEventMnn0H. The actual wires to be connected to there will be defined upon need in ECO mode." maskbit="0" name="SUB0" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="1" name="SUB1" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="2" name="SUB2" filter="False" change="SKL update" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x31" internal="False" type="PMON" unit="MLC" normalization_method="Core" name="MLC_AUX2" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="Auxiliary reserved event. Implement infra by accounting for that in the Xbar and allocating space in the Xbar input PerfEventMnn0H. The actual wires to be connected to there will be defined upon need in ECO mode." maskbit="0" name="SUB0" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="1" name="SUB1" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="" maskbit="2" name="SUB2" filter="False" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x24" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="L2_HIT_MISS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="True Demand Load* requests access the L2 cache. No rejects." maskbit="0" name="LOAD" filter="False" change="SKL fix" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="RFO requests access the L2 cache. Account for RFO&lt;comma&gt; RFO-locks&lt;comma&gt; STA-prefetch and I2Ms." maskbit="1" name="RFO" filter="False" change="SKL fix" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="Code fetch requests access the L2 cache." maskbit="2" name="IFETCH" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="DCU load HW- and SW-prefetch requests access the L2 cache." maskbit="3" name="DCU_LOAD_PREFETCHERS" filter="False" change="CNL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="MLC-prefetch requests access the L2 cache. Account for all MLC prefetches for Load&lt;comma&gt; RFO and Code requests&lt;comma&gt; regardless of prefetch destination (MLC or LLC)." maskbit="4" name="MLC_PREFETCHERS" filter="False" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="Filter for cachelines in I-state" maskbit="5" name="MISS" filter="True" change="" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="Filter for cachelines in E/S/F-states" maskbit="6" name="HIT" filter="True" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="Filter for cachelines in M-state" maskbit="7" name="HITM" filter="True" change="" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xF9" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="L2_MLC_PREFETCH_RQSTS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="0" name="LOAD" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="1" name="RFO" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="2" name="IFETCH" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="I-state" maskbit="3" name="MISS" filter="True" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="E/S/F-state" maskbit="4" name="HIT" filter="True" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="M-state" maskbit="5" name="HITM" filter="True" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xFA" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="L2_LLC_PREFETCH_RQSTS" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="0" name="LOAD" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="1" name="RFO" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="2" Threaded="Yes" description="" maskbit="2" name="IFETCH" filter="False" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="I-state" maskbit="3" name="MISS" filter="True" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="E/S/F-state" maskbit="4" name="HIT" filter="True" change="CNL remove" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="N/A" Threaded="N/A" description="M-state" maskbit="5" name="HITM" filter="True" change="CNL remove" unit="MLC"></SubEvent>
            </Event>
            <Event code="0xF2" internal="False" type="PMON" unit="MLC" normalization_method="Uncore" name="L2_LINES_OUT" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="A cache-line is silently evicted. For client config&lt;comma&gt; an E&lt;comma&gt; S or I-state line is evicted. For server&lt;comma&gt; An S or I-state line is evicted. A non-threaded event." maskbit="0" name="SILENT" filter="False" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes" description="A cache-line is written-back to uncore whether modified or not. For client config it is an M-state line. For server&lt;comma&gt; An M-&lt;comma&gt; E or F-state line is evicted. A threaded event (by thread who owns i.e. fills in the line)." maskbit="1" name="NON_SILENT" filter="False" change="SKL update" unit="MLC"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="Yes in Servers" description="A cache-line is evicted from MLC&lt;comma&gt; where it was brought by MLC-prefetch but never used by demand." maskbit="2" name="USELESS_PREF" filter="False" change="" unit="MLC"></SubEvent>
            </Event>
            <Event code="0x28" internal="False" type="PMON" unit="MLC/PML" normalization_method="Core" name="ICC_PROTECTOR" cluster="MLC">
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles the core is in ICCP license level 0 (128b light)" maskbit="0" name="LICENSE_0_broken_skx_s5352825" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles the core is in ICCP license level 0 (128b heavy)" maskbit="1" name="LICENSE_1_broken_skx_s5352825" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles the core is in ICCP license level 1 (256b light)" maskbit="2" name="LICENSE_2_broken_skx_s5352825" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles the core is in ICCP license level 2 (256b heavy)" maskbit="3" name="LICENSE_3_broken_skx_s5352825" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles the core is in ICCP license level 3 (512b light)" maskbit="4" name="LICENSE_4_broken_skx_s5352825" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles the core is in ICCP license level 4 (512b heavy)" maskbit="5" name="LICENSE_5_broken_skx_s5352825" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
                <SubEvent CounterRestrictions="" internal="False" Inc_per_cycle="1" Threaded="No" description="Cycles where MLC is throttling Core dispatch due to pending power license request. Account for all sources of ICCP throttling (internal + external/DirectCmd - from PCU)" maskbit="6" name="THROTTLE" filter="False" change="SKL new" unit="MLC/PML"></SubEvent>
            </Event>
        </ProcessorArea>
    </Core></Events>
