<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p31" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_31{left:548px;bottom:933px;letter-spacing:0.09px;word-spacing:-0.67px;}
#t2_31{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_31{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_31{left:719px;bottom:51px;letter-spacing:0.1px;}
#t5_31{left:95px;bottom:878px;letter-spacing:0.12px;}
#t6_31{left:160px;bottom:878px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t7_31{left:160px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8_31{left:584px;bottom:850px;letter-spacing:-0.19px;word-spacing:0.14px;}
#t9_31{left:666px;bottom:850px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#ta_31{left:160px;bottom:834px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tb_31{left:353px;bottom:834px;letter-spacing:-0.18px;word-spacing:0.03px;}
#tc_31{left:537px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#td_31{left:160px;bottom:814px;}
#te_31{left:197px;bottom:814px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tf_31{left:160px;bottom:794px;}
#tg_31{left:197px;bottom:794px;letter-spacing:-0.12px;}
#th_31{left:197px;bottom:777px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_31{left:197px;bottom:760px;letter-spacing:-0.1px;}
#tj_31{left:160px;bottom:740px;}
#tk_31{left:197px;bottom:740px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tl_31{left:197px;bottom:724px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tm_31{left:197px;bottom:704px;}
#tn_31{left:234px;bottom:704px;letter-spacing:-0.13px;word-spacing:0.02px;}
#to_31{left:197px;bottom:684px;}
#tp_31{left:234px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tq_31{left:160px;bottom:664px;}
#tr_31{left:197px;bottom:664px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ts_31{left:160px;bottom:644px;}
#tt_31{left:197px;bottom:644px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_31{left:160px;bottom:624px;}
#tv_31{left:197px;bottom:624px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tw_31{left:160px;bottom:604px;}
#tx_31{left:197px;bottom:604px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_31{left:197px;bottom:588px;letter-spacing:-0.16px;}
#tz_31{left:160px;bottom:568px;}
#t10_31{left:197px;bottom:568px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_31{left:160px;bottom:540px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t12_31{left:338px;bottom:540px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t13_31{left:512px;bottom:540px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t14_31{left:160px;bottom:523px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_31{left:160px;bottom:507px;letter-spacing:-0.1px;}
#t16_31{left:160px;bottom:479px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t17_31{left:402px;bottom:479px;letter-spacing:-0.21px;word-spacing:0.06px;}
#t18_31{left:540px;bottom:479px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t19_31{left:512px;bottom:447px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1a_31{left:346px;bottom:410px;letter-spacing:0.12px;}
#t1b_31{left:435px;bottom:411px;letter-spacing:-0.13px;}
#t1c_31{left:623px;bottom:411px;letter-spacing:-0.17px;}
#t1d_31{left:346px;bottom:378px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1e_31{left:435px;bottom:378px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1f_31{left:623px;bottom:378px;letter-spacing:-0.12px;}
#t1g_31{left:346px;bottom:349px;}
#t1h_31{left:435px;bottom:349px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1i_31{left:623px;bottom:349px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t1j_31{left:346px;bottom:320px;letter-spacing:-0.13px;}
#t1k_31{left:435px;bottom:320px;letter-spacing:-0.11px;}
#t1l_31{left:623px;bottom:320px;}
#t1m_31{left:346px;bottom:291px;}
#t1n_31{left:435px;bottom:291px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1o_31{left:623px;bottom:291px;}
#t1p_31{left:346px;bottom:262px;}
#t1q_31{left:435px;bottom:262px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1r_31{left:623px;bottom:262px;}
#t1s_31{left:346px;bottom:233px;}
#t1t_31{left:435px;bottom:233px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_31{left:623px;bottom:233px;letter-spacing:-0.11px;}
#t1v_31{left:346px;bottom:204px;}
#t1w_31{left:435px;bottom:204px;letter-spacing:-0.11px;}
#t1x_31{left:623px;bottom:204px;letter-spacing:-0.11px;}
#t1y_31{left:346px;bottom:175px;}
#t1z_31{left:435px;bottom:175px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t20_31{left:623px;bottom:175px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t21_31{left:346px;bottom:146px;letter-spacing:-0.12px;}
#t22_31{left:435px;bottom:146px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t23_31{left:623px;bottom:146px;letter-spacing:-0.11px;}

.s1_31{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_31{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_31{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_31{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_31{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_31{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts31" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg31Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg31" style="-webkit-user-select: none;"><object width="825" height="990" data="31/31.svg" type="image/svg+xml" id="pdf31" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_31" class="t s1_31">Introduction to the ARM Architecture </span>
<span id="t2_31" class="t s2_31">ARM DDI 0100I </span><span id="t3_31" class="t s1_31">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_31" class="t s2_31">A1-5 </span>
<span id="t5_31" class="t s3_31">A1.1.3 </span><span id="t6_31" class="t s3_31">Status registers </span>
<span id="t7_31" class="t s4_31">All processor state other than the general-purpose register contents is held in </span><span id="t8_31" class="t s5_31">status registers</span><span id="t9_31" class="t s4_31">. The current </span>
<span id="ta_31" class="t s4_31">operating processor status is in the </span><span id="tb_31" class="t s5_31">Current Program Status Register </span><span id="tc_31" class="t s4_31">(CPSR). The CPSR holds: </span>
<span id="td_31" class="t s4_31">• </span><span id="te_31" class="t s4_31">four condition code flags (Negative, Zero, Carry and oVerflow). </span>
<span id="tf_31" class="t s4_31">• </span><span id="tg_31" class="t s4_31">one sticky (Q) flag (ARMv5 and above only). This encodes whether saturation has occurred in </span>
<span id="th_31" class="t s4_31">saturated arithmetic instructions, or signed overflow in some specific multiply accumulate </span>
<span id="ti_31" class="t s4_31">instructions. </span>
<span id="tj_31" class="t s4_31">• </span><span id="tk_31" class="t s4_31">four GE (Greater than or Equal) flags (ARMv6 and above only). These encode the following </span>
<span id="tl_31" class="t s4_31">conditions separately for each operation in parallel instructions: </span>
<span id="tm_31" class="t s4_31">— </span><span id="tn_31" class="t s4_31">whether the results of signed operations were non-negative </span>
<span id="to_31" class="t s4_31">— </span><span id="tp_31" class="t s4_31">whether unsigned operations produced a carry or a borrow. </span>
<span id="tq_31" class="t s4_31">• </span><span id="tr_31" class="t s4_31">two interrupt disable bits, one for each type of interrupt (two in ARMv5 and below). </span>
<span id="ts_31" class="t s4_31">• </span><span id="tt_31" class="t s4_31">one (A) bit imprecise abort mask (from ARMv6) </span>
<span id="tu_31" class="t s4_31">• </span><span id="tv_31" class="t s4_31">five bits that encode the current processor mode. </span>
<span id="tw_31" class="t s4_31">• </span><span id="tx_31" class="t s4_31">two bits that encode whether ARM instructions, Thumb instructions, or Jazelle opcodes are being </span>
<span id="ty_31" class="t s4_31">executed. </span>
<span id="tz_31" class="t s4_31">• </span><span id="t10_31" class="t s4_31">one bit that controls the endianness of load and store operations (ARMv6 and above only). </span>
<span id="t11_31" class="t s4_31">Each exception mode also has a </span><span id="t12_31" class="t s5_31">Saved Program Status Register </span><span id="t13_31" class="t s4_31">(SPSR) which holds the CPSR of the task </span>
<span id="t14_31" class="t s4_31">immediately before the exception occurred. The CPSR and the SPSRs are accessed with special </span>
<span id="t15_31" class="t s4_31">instructions. </span>
<span id="t16_31" class="t s4_31">For more details on status registers, refer to </span><span id="t17_31" class="t s5_31">Program status registers </span><span id="t18_31" class="t s4_31">on page A2-11. </span>
<span id="t19_31" class="t s6_31">Table A1-1 Status register summary </span>
<span id="t1a_31" class="t s3_31">Field </span><span id="t1b_31" class="t s6_31">Description </span><span id="t1c_31" class="t s6_31">Architecture </span>
<span id="t1d_31" class="t s4_31">N Z C V </span><span id="t1e_31" class="t s4_31">Condition code flags </span><span id="t1f_31" class="t s4_31">All </span>
<span id="t1g_31" class="t s4_31">J </span><span id="t1h_31" class="t s4_31">Jazelle state flag </span><span id="t1i_31" class="t s4_31">5TEJ and above </span>
<span id="t1j_31" class="t s4_31">GE[3:0] </span><span id="t1k_31" class="t s4_31">SIMD condition flags </span><span id="t1l_31" class="t s4_31">6 </span>
<span id="t1m_31" class="t s4_31">E </span><span id="t1n_31" class="t s4_31">Endian Load/Store </span><span id="t1o_31" class="t s4_31">6 </span>
<span id="t1p_31" class="t s4_31">A </span><span id="t1q_31" class="t s4_31">Imprecise Abort Mask </span><span id="t1r_31" class="t s4_31">6 </span>
<span id="t1s_31" class="t s4_31">I </span><span id="t1t_31" class="t s4_31">IRQ Interrupt Mask </span><span id="t1u_31" class="t s4_31">All </span>
<span id="t1v_31" class="t s4_31">F </span><span id="t1w_31" class="t s4_31">FIQ Interrupt Mask </span><span id="t1x_31" class="t s4_31">All </span>
<span id="t1y_31" class="t s4_31">T </span><span id="t1z_31" class="t s4_31">Thumb state flag </span><span id="t20_31" class="t s4_31">4T and above </span>
<span id="t21_31" class="t s4_31">Mode[4:0] </span><span id="t22_31" class="t s4_31">Processor mode </span><span id="t23_31" class="t s4_31">All </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
