Info: Starting: Create testbench Platform Designer system
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS.ipx
Info: qsys-generate C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS.qsys --testbench=STANDARD --output-directory=C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading MicroV3Final_restored/AvalonRiscV_QSYS.qsys
Progress: Reading input file
Progress: Adding MasterUART [AvalonMasterUART 3.0]
Progress: Parameterizing module MasterUART
Progress: Adding RISC_V_AVALON_0 [RISC_V_AVALON 3.0]
Progress: Parameterizing module RISC_V_AVALON_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding externalMemory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module externalMemory
Progress: Adding instruccionMemory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module instruccionMemory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS\testbench\AvalonRiscV_QSYS.ipx
Progress: Loading MicroV3Final_restored/AvalonRiscV_QSYS.qsys
Progress: Loading MicroV3Final_restored/RISC_V_AVALON_hw.tcl
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/* matched 62 files in 0,05 seconds
Progress: Loading ip/AvalonMasterUART_hw.tcl
Progress: Loading ip/avalon_displays7seg_hw.tcl
Progress: Loading ip/avalon_timer_hw.tcl
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/ip/**/* matched 17 files in 0,10 seconds
Progress: Loading ip/AvalonMasterUART_hw.tcl
Progress: Loading ip/avalon_displays7seg_hw.tcl
Progress: Loading ip/avalon_timer_hw.tcl
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/*/* matched 206 files in 0,14 seconds
Info: C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS\testbench\AvalonRiscV_QSYS.ipx described 0 plugins, 3 paths, in 0,29 seconds
Progress: Loading testbench/AvalonRiscV_QSYS_tb.qsys
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/* matched 12 files in 0,32 seconds
Info: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/*/* matched 9 files in 0,00 seconds
Info: C:/Users/Pablo/.altera.quartus/ip/17.1/**/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\17.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\17.1\ip\altera\altera_components.ipx described 2005 plugins, 0 paths, in 0,19 seconds
Info: C:/intelfpga_lite/17.1/ip/**/* matched 138 files in 0,21 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,00 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/**/* matched 8 files in 0,00 seconds
Info: Reading index C:\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\17.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,02 seconds
Info: C:/intelfpga_lite/17.1/quartus/common/librarian/factories/**/* matched 4 files in 0,02 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\intelfpga_lite\17.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,56 seconds
Info: C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,56 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: AvalonRiscV_QSYS
Info: TB_Gen: System design is: AvalonRiscV_QSYS
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property masteruart_rs232_rx EXPORT_OF
Info: get_instance_property MasterUART CLASS_NAME
Info: get_instance_assignment MasterUART testbench.partner.map.rs232_rx
Info: get_interface_property masteruart_rs232_tx EXPORT_OF
Info: get_instance_property MasterUART CLASS_NAME
Info: get_instance_assignment MasterUART testbench.partner.map.rs232_tx
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : AvalonRiscV_QSYS_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : AvalonRiscV_QSYS_tb with all standard BFMs
Info: create_system AvalonRiscV_QSYS_tb
Info: add_instance AvalonRiscV_QSYS_inst AvalonRiscV_QSYS 
Info: set_use_testbench_naming_pattern true AvalonRiscV_QSYS
Info: get_instance_interfaces AvalonRiscV_QSYS_inst
Info: get_instance_interface_property AvalonRiscV_QSYS_inst clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_rx CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_tx CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst reset CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property AvalonRiscV_QSYS_inst clk CLASS_NAME
Info: add_instance AvalonRiscV_QSYS_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property AvalonRiscV_QSYS_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst clk clockRate
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property AvalonRiscV_QSYS_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst clk CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_clk_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_clk_bfm clk CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_clk_bfm.clk AvalonRiscV_QSYS_inst.clk
Info: get_instance_interface_property AvalonRiscV_QSYS_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property AvalonRiscV_QSYS_inst reset CLASS_NAME
Info: add_instance AvalonRiscV_QSYS_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property AvalonRiscV_QSYS_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports AvalonRiscV_QSYS_inst reset
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property AvalonRiscV_QSYS_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_reset_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property AvalonRiscV_QSYS_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst reset associatedClock
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_clk_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: AvalonRiscV_QSYS_inst_reset_bfm is not associated to any clock; connecting AvalonRiscV_QSYS_inst_reset_bfm to 'AvalonRiscV_QSYS_inst_clk_bfm.clk'
Warning: TB_Gen: AvalonRiscV_QSYS_inst_reset_bfm is not associated to any clock; connecting AvalonRiscV_QSYS_inst_reset_bfm to 'AvalonRiscV_QSYS_inst_clk_bfm.clk'
Info: add_connection AvalonRiscV_QSYS_inst_clk_bfm.clk AvalonRiscV_QSYS_inst_reset_bfm.clk
Info: get_instance_interface_property AvalonRiscV_QSYS_inst reset CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_reset_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm reset CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_reset_bfm.reset AvalonRiscV_QSYS_inst.reset
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_rx CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: masteruart_rs232_rx
Info: TB_Gen: conduit_end found: masteruart_rs232_rx
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_rx CLASS_NAME
Info: add_instance AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm altera_conduit_bfm 
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_rx associatedClock
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_rx associatedReset
Info: get_instance_interface_ports AvalonRiscV_QSYS_inst masteruart_rs232_rx
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst masteruart_rs232_rx masteruart_rs232_rx_rx ROLE
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst masteruart_rs232_rx masteruart_rs232_rx_rx WIDTH
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst masteruart_rs232_rx masteruart_rs232_rx_rx DIRECTION
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm ENABLE_RESET 1
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm SIGNAL_ROLES rx
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm conduit CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm reset CLASS_NAME
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_rx associatedClock
Info: get_instance_interface_property AvalonRiscV_QSYS_inst clk CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_clk_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_clk_bfm clk CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_clk_bfm.clk AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm.clk
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm conduit CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm reset CLASS_NAME
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_rx associatedReset
Info: get_instance_interface_property AvalonRiscV_QSYS_inst reset CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_reset_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm reset CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_reset_bfm.reset AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm.reset
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_rx CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm conduit CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm reset CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm.conduit AvalonRiscV_QSYS_inst.masteruart_rs232_rx
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_tx CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: masteruart_rs232_tx
Info: TB_Gen: conduit_end found: masteruart_rs232_tx
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_tx CLASS_NAME
Info: add_instance AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm altera_conduit_bfm 
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_tx associatedClock
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_tx associatedReset
Info: get_instance_interface_ports AvalonRiscV_QSYS_inst masteruart_rs232_tx
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst masteruart_rs232_tx masteruart_rs232_tx_tx ROLE
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst masteruart_rs232_tx masteruart_rs232_tx_tx WIDTH
Info: get_instance_interface_port_property AvalonRiscV_QSYS_inst masteruart_rs232_tx masteruart_rs232_tx_tx DIRECTION
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm ENABLE_RESET 1
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm SIGNAL_ROLES tx
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm conduit CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm reset CLASS_NAME
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_tx associatedClock
Info: get_instance_interface_property AvalonRiscV_QSYS_inst clk CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_clk_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_clk_bfm clk CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_clk_bfm.clk AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm.clk
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm conduit CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm reset CLASS_NAME
Info: get_instance_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm CLASS_NAME
Info: get_instance_interface_parameter_value AvalonRiscV_QSYS_inst masteruart_rs232_tx associatedReset
Info: get_instance_interface_property AvalonRiscV_QSYS_inst reset CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_reset_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_reset_bfm reset CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_reset_bfm.reset AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm.reset
Info: get_instance_interface_property AvalonRiscV_QSYS_inst masteruart_rs232_tx CLASS_NAME
Info: get_instance_interfaces AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm clk CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm conduit CLASS_NAME
Info: get_instance_interface_property AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm reset CLASS_NAME
Info: add_connection AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm.conduit AvalonRiscV_QSYS_inst.masteruart_rs232_tx
Info: send_message Info TB_Gen: Saving testbench system: AvalonRiscV_QSYS_tb.qsys
Info: TB_Gen: Saving testbench system: AvalonRiscV_QSYS_tb.qsys
Info: save_system AvalonRiscV_QSYS_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb.qsys
Info: Done
Info: qsys-generate C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS\testbench\AvalonRiscV_QSYS_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/AvalonRiscV_QSYS_tb.qsys
Progress: Reading input file
Progress: Adding AvalonRiscV_QSYS_inst [AvalonRiscV_QSYS 1.0]
Progress: Parameterizing module AvalonRiscV_QSYS_inst
Progress: Adding AvalonRiscV_QSYS_inst_clk_bfm [altera_avalon_clock_source 17.1]
Progress: Parameterizing module AvalonRiscV_QSYS_inst_clk_bfm
Progress: Adding AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm
Progress: Adding AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm [altera_conduit_bfm 17.1]
Progress: Parameterizing module AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm
Progress: Adding AvalonRiscV_QSYS_inst_reset_bfm [altera_avalon_reset_source 17.1]
Progress: Parameterizing module AvalonRiscV_QSYS_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_clk_bfm: Elaborate: altera_clock_source
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_clk_bfm:            $Revision: #3 $
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_clk_bfm:            $Date: 2017/09/19 $
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_reset_bfm: Elaborate: altera_reset_source
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_reset_bfm:            $Revision: #3 $
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_reset_bfm:            $Date: 2017/09/19 $
Info: AvalonRiscV_QSYS_tb.AvalonRiscV_QSYS_inst_reset_bfm: Reset is negatively asserted.
Info: AvalonRiscV_QSYS_tb: Generating AvalonRiscV_QSYS_tb "AvalonRiscV_QSYS_tb" for SIM_VERILOG
Info: Interconnect is inserted between master MasterUART.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master MasterUART.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master MasterUART.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: AvalonRiscV_QSYS_inst: "No matching role found for MasterUART:avalon_master:BEGINTRANSFER (flush)"
Warning: AvalonRiscV_QSYS_inst: "No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)"
Warning: AvalonRiscV_QSYS_inst: "No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)"
Info: AvalonRiscV_QSYS_inst: "AvalonRiscV_QSYS_tb" instantiated AvalonRiscV_QSYS "AvalonRiscV_QSYS_inst"
Info: AvalonRiscV_QSYS_inst_clk_bfm: "AvalonRiscV_QSYS_tb" instantiated altera_avalon_clock_source "AvalonRiscV_QSYS_inst_clk_bfm"
Info: AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm: "AvalonRiscV_QSYS_tb" instantiated altera_conduit_bfm "AvalonRiscV_QSYS_inst_masteruart_rs232_rx_bfm"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm: "AvalonRiscV_QSYS_tb" instantiated altera_conduit_bfm "AvalonRiscV_QSYS_inst_masteruart_rs232_tx_bfm"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: AvalonRiscV_QSYS_inst_reset_bfm: "AvalonRiscV_QSYS_tb" instantiated altera_avalon_reset_source "AvalonRiscV_QSYS_inst_reset_bfm"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/verbosity_pkg.sv
Info: MasterUART: "AvalonRiscV_QSYS_inst" instantiated AvalonMasterUART "MasterUART"
Info: RISC_V_AVALON_0: "AvalonRiscV_QSYS_inst" instantiated RISC_V_AVALON "RISC_V_AVALON_0"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation/submodules/avalon_mm_master.sv
Info: externalMemory: Starting RTL generation for module 'AvalonRiscV_QSYS_externalMemory'
Info: externalMemory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AvalonRiscV_QSYS_externalMemory --dir=C:/Users/Pablo/AppData/Local/Temp/alt8739_411239614111866206.dir/0009_externalMemory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8739_411239614111866206.dir/0009_externalMemory_gen//AvalonRiscV_QSYS_externalMemory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pablo/AppData/Local/Temp/alt8739_411239614111866206.dir/0009_externalMemory_gen/  ]
Info: externalMemory: Done RTL generation for module 'AvalonRiscV_QSYS_externalMemory'
Info: externalMemory: "AvalonRiscV_QSYS_inst" instantiated altera_avalon_onchip_memory2 "externalMemory"
Info: instruccionMemory: Starting RTL generation for module 'AvalonRiscV_QSYS_instruccionMemory'
Info: instruccionMemory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AvalonRiscV_QSYS_instruccionMemory --dir=C:/Users/Pablo/AppData/Local/Temp/alt8739_411239614111866206.dir/0010_instruccionMemory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8739_411239614111866206.dir/0010_instruccionMemory_gen//AvalonRiscV_QSYS_instruccionMemory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Pablo/AppData/Local/Temp/alt8739_411239614111866206.dir/0010_instruccionMemory_gen/  ]
Info: instruccionMemory: Done RTL generation for module 'AvalonRiscV_QSYS_instruccionMemory'
Info: instruccionMemory: "AvalonRiscV_QSYS_inst" instantiated altera_avalon_onchip_memory2 "instruccionMemory"
Info: mm_interconnect_0: "AvalonRiscV_QSYS_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "AvalonRiscV_QSYS_inst" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "AvalonRiscV_QSYS_inst" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "AvalonRiscV_QSYS_inst" instantiated altera_reset_controller "rst_controller"
Info: MasterUART_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "MasterUART_avalon_master_translator"
Info: RISC_V_AVALON_0_debug_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RISC_V_AVALON_0_debug_translator"
Info: AvalonRiscV_QSYS_tb: Done "AvalonRiscV_QSYS_tb" with 16 modules, 47 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS_tb.spd --output-directory=C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Pablo\Desktop\TFG\ISDIGI\MicroV3Final_restored\AvalonRiscV_QSYS_tb.spd --output-directory=C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	16 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
