// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "12/01/2018 20:01:56"
                                                                                
// Verilog Test Bench template for design : my_IO
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ps/ 1 ps
module my_IO_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg treg_PS2_CLK;
reg treg_PS2_DAT;
reg clk;
reg clk_ram;
reg reset;
// wires                                               
wire PS2_CLK;
wire PS2_DAT;
wire debug;
wire [9:0]  h_addr;
wire hsync;
wire sync_n;
wire [9:0]  v_addr;
wire valid;
wire [7:0]  vga_b;
wire vga_clk;
wire [7:0]  vga_g;
wire [7:0]  vga_r;
wire vsync;

// assign statements (if any)                          
assign PS2_CLK = treg_PS2_CLK;
assign PS2_DAT = treg_PS2_DAT;
my_IO i1 (
// port map - connection between master ports and signals/registers   
	.PS2_CLK(PS2_CLK),
	.PS2_DAT(PS2_DAT),
	.clk(clk),
	.clk_ram(clk_ram),
	.debug(debug),
	.h_addr(h_addr),
	.hsync(hsync),
	.reset(reset),
	.sync_n(sync_n),
	.v_addr(v_addr),
	.valid(valid),
	.vga_b(vga_b),
	.vga_clk(vga_clk),
	.vga_g(vga_g),
	.vga_r(vga_r),
	.vsync(vsync)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

