#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55ea2f51d2c0 .scope module, "tb" "tb" 2 10;
 .timescale -9 -12;
v0x55ea2f566c80_0 .var "clk", 0 0;
v0x55ea2f566d40_0 .net "inputs", 7 0, L_0x55ea2f567050;  1 drivers
v0x55ea2f566e00_0 .var "instr", 5 0;
v0x55ea2f566ea0_0 .net "outputs", 7 0, L_0x55ea2f568220;  1 drivers
v0x55ea2f566f60_0 .var "reset", 0 0;
L_0x55ea2f567050 .concat [ 1 1 6 0], v0x55ea2f566c80_0, v0x55ea2f566f60_0, v0x55ea2f566e00_0;
S_0x55ea2f50e060 .scope module, "McCoy" "aidan_McCoy" 2 23, 3 9 0, S_0x55ea2f51d2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x7fd9cd90b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ea2f5652e0_0 .net/2u *"_ivl_12", 1 0, L_0x7fd9cd90b0f0;  1 drivers
v0x55ea2f5653e0_0 .net *"_ivl_14", 7 0, L_0x55ea2f568040;  1 drivers
L_0x7fd9cd90b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ea2f5654c0_0 .net/2u *"_ivl_16", 1 0, L_0x7fd9cd90b138;  1 drivers
v0x55ea2f565580_0 .net *"_ivl_18", 7 0, L_0x55ea2f5680e0;  1 drivers
v0x55ea2f565660_0 .net "aluFun", 0 0, v0x55ea2f560f60_0;  1 drivers
v0x55ea2f5657a0_0 .net "aluOut", 5 0, L_0x55ea2f567da0;  1 drivers
v0x55ea2f565860_0 .net "bez", 0 0, v0x55ea2f561020_0;  1 drivers
v0x55ea2f565950_0 .net "clk", 0 0, L_0x55ea2f567140;  1 drivers
v0x55ea2f5659f0_0 .net "imm", 5 0, L_0x55ea2f5677a0;  1 drivers
v0x55ea2f565ab0_0 .net "instr", 5 0, L_0x55ea2f567430;  1 drivers
v0x55ea2f565b90_0 .net "io_in", 7 0, L_0x55ea2f567050;  alias, 1 drivers
v0x55ea2f565c70_0 .net "io_out", 7 0, L_0x55ea2f568220;  alias, 1 drivers
v0x55ea2f565d50_0 .net "ja", 0 0, v0x55ea2f5610f0_0;  1 drivers
v0x55ea2f565e40_0 .net "newx8", 5 0, v0x55ea2f5650a0_0;  1 drivers
v0x55ea2f565f50_0 .net "nextPC", 5 0, v0x55ea2f562e70_0;  1 drivers
v0x55ea2f566060_0 .net "op1", 5 0, v0x55ea2f561b80_0;  1 drivers
v0x55ea2f566170_0 .net "op1Sel", 0 0, v0x55ea2f5611f0_0;  1 drivers
v0x55ea2f566260_0 .net "op2", 5 0, v0x55ea2f5621a0_0;  1 drivers
v0x55ea2f566370_0 .net "op2Sel", 0 0, v0x55ea2f561290_0;  1 drivers
v0x55ea2f566460_0 .net "pc", 5 0, v0x55ea2f562620_0;  1 drivers
v0x55ea2f566520_0 .net "pc1", 5 0, L_0x55ea2f567a60;  1 drivers
v0x55ea2f566630_0 .net "pcSel", 0 0, v0x55ea2f5608e0_0;  1 drivers
v0x55ea2f566720_0 .net "regOut", 5 0, v0x55ea2f5634c0_0;  1 drivers
v0x55ea2f5667e0_0 .net "reset", 0 0, L_0x55ea2f567270;  1 drivers
v0x55ea2f566880_0 .net "writeReg", 0 0, v0x55ea2f561420_0;  1 drivers
v0x55ea2f566920_0 .net "writex8", 0 0, v0x55ea2f5614e0_0;  1 drivers
v0x55ea2f566a10_0 .net "x8", 5 0, v0x55ea2f564990_0;  1 drivers
v0x55ea2f566b60_0 .net "x8Sel", 1 0, v0x55ea2f5615a0_0;  1 drivers
L_0x55ea2f567140 .part L_0x55ea2f567050, 0, 1;
L_0x55ea2f567270 .part L_0x55ea2f567050, 1, 1;
L_0x55ea2f567430 .part L_0x55ea2f567050, 2, 6;
L_0x55ea2f5674d0 .part L_0x55ea2f567430, 0, 3;
L_0x55ea2f567930 .part L_0x55ea2f567430, 3, 3;
L_0x55ea2f567ed0 .part L_0x55ea2f567430, 3, 3;
L_0x55ea2f568040 .concat [ 6 2 0 0], v0x55ea2f562620_0, L_0x7fd9cd90b0f0;
L_0x55ea2f5680e0 .concat [ 6 2 0 0], v0x55ea2f564990_0, L_0x7fd9cd90b138;
L_0x55ea2f568220 .functor MUXZ 8, L_0x55ea2f5680e0, L_0x55ea2f568040, L_0x55ea2f567140, C4<>;
S_0x55ea2f50e1f0 .scope module, "adder" "add1" 3 56, 4 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in";
    .port_info 1 /OUTPUT 6 "out";
L_0x7fd9cd90b0a8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55ea2f50e850_0 .net/2u *"_ivl_0", 5 0, L_0x7fd9cd90b0a8;  1 drivers
v0x55ea2f4f60d0_0 .net "in", 5 0, v0x55ea2f562620_0;  alias, 1 drivers
v0x55ea2f53d470_0 .net "out", 5 0, L_0x55ea2f567a60;  alias, 1 drivers
L_0x55ea2f567a60 .arith/sum 6, v0x55ea2f562620_0, L_0x7fd9cd90b0a8;
S_0x55ea2f55fe20 .scope module, "aluBlock" "alu" 3 66, 5 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "op1";
    .port_info 1 /INPUT 6 "op2";
    .port_info 2 /INPUT 1 "aluFun";
    .port_info 3 /OUTPUT 6 "aluOut";
L_0x55ea2f567b00 .functor NOT 6, v0x55ea2f561b80_0, C4<000000>, C4<000000>, C4<000000>;
v0x55ea2f53c050_0 .net *"_ivl_0", 5 0, L_0x55ea2f567b00;  1 drivers
v0x55ea2f560040_0 .net *"_ivl_2", 5 0, L_0x55ea2f567c00;  1 drivers
v0x55ea2f560120_0 .net "aluFun", 0 0, v0x55ea2f560f60_0;  alias, 1 drivers
v0x55ea2f5601c0_0 .net "aluOut", 5 0, L_0x55ea2f567da0;  alias, 1 drivers
v0x55ea2f5602a0_0 .net "op1", 5 0, v0x55ea2f561b80_0;  alias, 1 drivers
v0x55ea2f5603d0_0 .net "op2", 5 0, v0x55ea2f5621a0_0;  alias, 1 drivers
L_0x55ea2f567c00 .arith/sum 6, v0x55ea2f561b80_0, v0x55ea2f5621a0_0;
L_0x55ea2f567da0 .functor MUXZ 6, L_0x55ea2f567c00, L_0x55ea2f567b00, v0x55ea2f560f60_0, C4<>;
S_0x55ea2f560530 .scope module, "branchBlock" "branch" 3 58, 6 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "x8";
    .port_info 1 /INPUT 1 "bez";
    .port_info 2 /INPUT 1 "ja";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "pcSel";
v0x55ea2f560740_0 .net "bez", 0 0, v0x55ea2f561020_0;  alias, 1 drivers
v0x55ea2f560820_0 .net "ja", 0 0, v0x55ea2f5610f0_0;  alias, 1 drivers
v0x55ea2f5608e0_0 .var "pcSel", 0 0;
v0x55ea2f560980_0 .net "reset", 0 0, L_0x55ea2f567270;  alias, 1 drivers
v0x55ea2f560a40_0 .net "x8", 5 0, v0x55ea2f564990_0;  alias, 1 drivers
E_0x55ea2f4f0b90 .event edge, v0x55ea2f560980_0, v0x55ea2f560820_0, v0x55ea2f560740_0, v0x55ea2f560a40_0;
S_0x55ea2f560c10 .scope module, "decoderBlock" "decoder" 3 45, 7 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "bez";
    .port_info 2 /OUTPUT 1 "ja";
    .port_info 3 /OUTPUT 1 "aluFun";
    .port_info 4 /OUTPUT 1 "op1";
    .port_info 5 /OUTPUT 1 "op2";
    .port_info 6 /OUTPUT 1 "writeReg";
    .port_info 7 /OUTPUT 1 "writex8";
    .port_info 8 /OUTPUT 2 "x8Sel";
v0x55ea2f560f60_0 .var "aluFun", 0 0;
v0x55ea2f561020_0 .var "bez", 0 0;
v0x55ea2f5610f0_0 .var "ja", 0 0;
v0x55ea2f5611f0_0 .var "op1", 0 0;
v0x55ea2f561290_0 .var "op2", 0 0;
v0x55ea2f561380_0 .net "opcode", 2 0, L_0x55ea2f5674d0;  1 drivers
v0x55ea2f561420_0 .var "writeReg", 0 0;
v0x55ea2f5614e0_0 .var "writex8", 0 0;
v0x55ea2f5615a0_0 .var "x8Sel", 1 0;
E_0x55ea2f544170 .event edge, v0x55ea2f561380_0;
S_0x55ea2f5617a0 .scope module, "op1Mux" "mux2" 3 62, 8 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x55ea2f5619c0_0 .net "in0", 5 0, v0x55ea2f5634c0_0;  alias, 1 drivers
v0x55ea2f561ac0_0 .net "in1", 5 0, v0x55ea2f564990_0;  alias, 1 drivers
v0x55ea2f561b80_0 .var "out", 5 0;
v0x55ea2f561c80_0 .net "sel", 0 0, v0x55ea2f5611f0_0;  alias, 1 drivers
E_0x55ea2f545160 .event edge, v0x55ea2f5611f0_0, v0x55ea2f5619c0_0, v0x55ea2f560a40_0;
S_0x55ea2f561da0 .scope module, "op2Mux" "mux2" 3 64, 8 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x55ea2f561fc0_0 .net "in0", 5 0, v0x55ea2f5634c0_0;  alias, 1 drivers
v0x55ea2f5620d0_0 .net "in1", 5 0, v0x55ea2f562620_0;  alias, 1 drivers
v0x55ea2f5621a0_0 .var "out", 5 0;
v0x55ea2f5622a0_0 .net "sel", 0 0, v0x55ea2f561290_0;  alias, 1 drivers
E_0x55ea2f545360 .event edge, v0x55ea2f561290_0, v0x55ea2f5619c0_0, v0x55ea2f4f60d0_0;
S_0x55ea2f5623c0 .scope module, "pcBlock" "pc" 3 54, 9 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "nextPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 6 "PC";
v0x55ea2f562620_0 .var "PC", 5 0;
v0x55ea2f562750_0 .net "clk", 0 0, L_0x55ea2f567140;  alias, 1 drivers
v0x55ea2f562810_0 .net "nextPC", 5 0, v0x55ea2f562e70_0;  alias, 1 drivers
v0x55ea2f5628d0_0 .net "reset", 0 0, L_0x55ea2f567270;  alias, 1 drivers
E_0x55ea2f5625a0 .event negedge, v0x55ea2f562750_0;
S_0x55ea2f562a30 .scope module, "pcMux" "mux2" 3 52, 8 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 6 "out";
v0x55ea2f562c90_0 .net "in0", 5 0, L_0x55ea2f567da0;  alias, 1 drivers
v0x55ea2f562da0_0 .net "in1", 5 0, L_0x55ea2f567a60;  alias, 1 drivers
v0x55ea2f562e70_0 .var "out", 5 0;
v0x55ea2f562f70_0 .net "sel", 0 0, v0x55ea2f5608e0_0;  alias, 1 drivers
E_0x55ea2f562c10 .event edge, v0x55ea2f5608e0_0, v0x55ea2f5601c0_0, v0x55ea2f53d470_0;
S_0x55ea2f563090 .scope module, "regBlock" "register" 3 70, 10 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "regAddr";
    .port_info 3 /INPUT 6 "x8";
    .port_info 4 /INPUT 1 "writeReg";
    .port_info 5 /OUTPUT 6 "out";
v0x55ea2f563400_0 .net "clk", 0 0, L_0x55ea2f567140;  alias, 1 drivers
v0x55ea2f5634c0_0 .var "out", 5 0;
v0x55ea2f563560_0 .net "regAddr", 2 0, L_0x55ea2f567ed0;  1 drivers
v0x55ea2f563620 .array "registers", 0 7, 5 0;
v0x55ea2f563830_0 .net "reset", 0 0, L_0x55ea2f567270;  alias, 1 drivers
v0x55ea2f563970_0 .net "writeReg", 0 0, v0x55ea2f561420_0;  alias, 1 drivers
v0x55ea2f563a10_0 .net "x8", 5 0, v0x55ea2f564990_0;  alias, 1 drivers
v0x55ea2f563620_0 .array/port v0x55ea2f563620, 0;
v0x55ea2f563620_1 .array/port v0x55ea2f563620, 1;
v0x55ea2f563620_2 .array/port v0x55ea2f563620, 2;
E_0x55ea2f563350/0 .event edge, v0x55ea2f563560_0, v0x55ea2f563620_0, v0x55ea2f563620_1, v0x55ea2f563620_2;
v0x55ea2f563620_3 .array/port v0x55ea2f563620, 3;
v0x55ea2f563620_4 .array/port v0x55ea2f563620, 4;
v0x55ea2f563620_5 .array/port v0x55ea2f563620, 5;
v0x55ea2f563620_6 .array/port v0x55ea2f563620, 6;
E_0x55ea2f563350/1 .event edge, v0x55ea2f563620_3, v0x55ea2f563620_4, v0x55ea2f563620_5, v0x55ea2f563620_6;
v0x55ea2f563620_7 .array/port v0x55ea2f563620, 7;
E_0x55ea2f563350/2 .event edge, v0x55ea2f563620_7;
E_0x55ea2f563350 .event/or E_0x55ea2f563350/0, E_0x55ea2f563350/1, E_0x55ea2f563350/2;
S_0x55ea2f563c00 .scope module, "signBlock" "iSign" 3 48, 11 8 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "imm";
    .port_info 1 /OUTPUT 6 "out";
v0x55ea2f563e00_0 .net *"_ivl_1", 0 0, L_0x55ea2f567570;  1 drivers
L_0x7fd9cd90b018 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55ea2f563f00_0 .net/2u *"_ivl_2", 2 0, L_0x7fd9cd90b018;  1 drivers
v0x55ea2f563fe0_0 .net *"_ivl_4", 5 0, L_0x55ea2f567610;  1 drivers
L_0x7fd9cd90b060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55ea2f5640a0_0 .net/2u *"_ivl_6", 2 0, L_0x7fd9cd90b060;  1 drivers
v0x55ea2f564180_0 .net *"_ivl_8", 5 0, L_0x55ea2f5676b0;  1 drivers
v0x55ea2f5642b0_0 .net "imm", 2 0, L_0x55ea2f567930;  1 drivers
v0x55ea2f564390_0 .net "out", 5 0, L_0x55ea2f5677a0;  alias, 1 drivers
L_0x55ea2f567570 .part L_0x55ea2f567930, 2, 1;
L_0x55ea2f567610 .concat [ 3 3 0 0], L_0x55ea2f567930, L_0x7fd9cd90b018;
L_0x55ea2f5676b0 .concat [ 3 3 0 0], L_0x55ea2f567930, L_0x7fd9cd90b060;
L_0x55ea2f5677a0 .functor MUXZ 6, L_0x55ea2f5676b0, L_0x55ea2f567610, L_0x55ea2f567570, C4<>;
S_0x55ea2f5644d0 .scope module, "x8Block" "x8" 3 73, 12 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "newx8";
    .port_info 1 /INPUT 1 "writex8";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 6 "x8";
v0x55ea2f564720_0 .net "clk", 0 0, L_0x55ea2f567140;  alias, 1 drivers
v0x55ea2f564810_0 .net "newx8", 5 0, v0x55ea2f5650a0_0;  alias, 1 drivers
v0x55ea2f5648f0_0 .net "writex8", 0 0, v0x55ea2f5614e0_0;  alias, 1 drivers
v0x55ea2f564990_0 .var "x8", 5 0;
S_0x55ea2f564ac0 .scope module, "x8Mux" "mux3" 3 75, 13 7 0, S_0x55ea2f50e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "in0";
    .port_info 1 /INPUT 6 "in1";
    .port_info 2 /INPUT 6 "in2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 6 "out";
v0x55ea2f564db0_0 .net "in0", 5 0, v0x55ea2f5634c0_0;  alias, 1 drivers
v0x55ea2f564e90_0 .net "in1", 5 0, L_0x55ea2f5677a0;  alias, 1 drivers
v0x55ea2f564f80_0 .net "in2", 5 0, L_0x55ea2f567da0;  alias, 1 drivers
v0x55ea2f5650a0_0 .var "out", 5 0;
v0x55ea2f565140_0 .net "sel", 1 0, v0x55ea2f5615a0_0;  alias, 1 drivers
E_0x55ea2f564d20 .event edge, v0x55ea2f5615a0_0, v0x55ea2f5619c0_0, v0x55ea2f564390_0, v0x55ea2f5601c0_0;
    .scope S_0x55ea2f560c10;
T_0 ;
    %wait E_0x55ea2f544170;
    %load/vec4 v0x55ea2f561380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5610f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5611f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f561290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f560f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f561420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5614e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ea2f5615a0_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ea2f562a30;
T_1 ;
    %wait E_0x55ea2f562c10;
    %load/vec4 v0x55ea2f562f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x55ea2f562c90_0;
    %store/vec4 v0x55ea2f562e70_0, 0, 6;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x55ea2f562da0_0;
    %store/vec4 v0x55ea2f562e70_0, 0, 6;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55ea2f5623c0;
T_2 ;
    %wait E_0x55ea2f5625a0;
    %load/vec4 v0x55ea2f5628d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ea2f562620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ea2f562810_0;
    %assign/vec4 v0x55ea2f562620_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ea2f560530;
T_3 ;
    %wait E_0x55ea2f4f0b90;
    %load/vec4 v0x55ea2f560980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5608e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ea2f560820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f5608e0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ea2f560740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55ea2f560a40_0;
    %pad/u 8;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %store/vec4 v0x55ea2f5608e0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f5608e0_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ea2f5617a0;
T_4 ;
    %wait E_0x55ea2f545160;
    %load/vec4 v0x55ea2f561c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x55ea2f5619c0_0;
    %store/vec4 v0x55ea2f561b80_0, 0, 6;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x55ea2f561ac0_0;
    %store/vec4 v0x55ea2f561b80_0, 0, 6;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ea2f561da0;
T_5 ;
    %wait E_0x55ea2f545360;
    %load/vec4 v0x55ea2f5622a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x55ea2f561fc0_0;
    %store/vec4 v0x55ea2f5621a0_0, 0, 6;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x55ea2f5620d0_0;
    %store/vec4 v0x55ea2f5621a0_0, 0, 6;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55ea2f563090;
T_6 ;
    %wait E_0x55ea2f5625a0;
    %load/vec4 v0x55ea2f563970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55ea2f563560_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55ea2f563a10_0;
    %load/vec4 v0x55ea2f563560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea2f563620, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea2f563620, 0, 4;
T_6.3 ;
T_6.0 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ea2f563620, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ea2f563090;
T_7 ;
    %wait E_0x55ea2f563350;
    %load/vec4 v0x55ea2f563560_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55ea2f563620, 4;
    %store/vec4 v0x55ea2f5634c0_0, 0, 6;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ea2f5644d0;
T_8 ;
    %wait E_0x55ea2f5625a0;
    %load/vec4 v0x55ea2f5648f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55ea2f564810_0;
    %assign/vec4 v0x55ea2f564990_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ea2f564990_0;
    %assign/vec4 v0x55ea2f564990_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ea2f564ac0;
T_9 ;
    %wait E_0x55ea2f564d20;
    %load/vec4 v0x55ea2f565140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55ea2f564db0_0;
    %store/vec4 v0x55ea2f5650a0_0, 0, 6;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55ea2f564e90_0;
    %store/vec4 v0x55ea2f5650a0_0, 0, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55ea2f564f80_0;
    %store/vec4 v0x55ea2f5650a0_0, 0, 6;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55ea2f564f80_0;
    %store/vec4 v0x55ea2f5650a0_0, 0, 6;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ea2f51d2c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f566c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f566f60_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %end;
    .thread T_10;
    .scope S_0x55ea2f51d2c0;
T_11 ;
    %delay 1000, 0;
    %load/vec4 v0x55ea2f566c80_0;
    %inv;
    %store/vec4 v0x55ea2f566c80_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55ea2f51d2c0;
T_12 ;
    %vpi_call 2 29 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ea2f51d2c0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea2f566f60_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea2f566f60_0, 0, 1;
    %vpi_call 2 35 "$display", "Begin testing addition with out not. 2 + 3 and 2 + -4" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 1000, 0;
    %vpi_call 2 48 "$display", "Expected value: 2 + 3 = 5. Output: %d", &PV<v0x55ea2f566ea0_0, 0, 6> {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 54 "$display", "Expected value: 2 + -4 = -2. Output: %d", S<0,vec4,s6> {1 0 0};
    %vpi_call 2 55 "$display", "Begin testing addition with not. 3 - 12" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 63 "$display", "Expected value: 3 + 3 = 6. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 66 "$display", "Expected value: 3 + 6 = 9. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 69 "$display", "Expected value: 3 + 9 = 12. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 72 "$display", "Expected value: !12 = -13. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 79 "$display", "Expected value: 1 + -13 = -12. Output: %d", S<0,vec4,s6> {1 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x55ea2f566e00_0, 0, 6;
    %delay 2000, 0;
    %load/vec4 v0x55ea2f566ea0_0;
    %parti/s 6, 0, 2;
    %vpi_call 2 86 "$display", "Expected value: 3 + -12 = -9. Output: %d", S<0,vec4,s6> {1 0 0};
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "add_sub_tb.v";
    "mccoy.v";
    "./add1.v";
    "./alu.v";
    "./branch.v";
    "./decoder.v";
    "./mux2.v";
    "./pc.v";
    "./register.v";
    "./iSign.v";
    "./x8.v";
    "./mux3.v";
