# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_top_controller_func_synth.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd" \

# Do not sort compile order
nosort
