// Seed: 1800263757
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  id_8(
      id_8[id_3], -1, 1 + id_5, 1
  );
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd31
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire id_6;
  assign id_5[-1'b0&&id_1] = 1'b0;
  wire id_7;
endmodule
