
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035835                       # Number of seconds simulated
sim_ticks                                 35835141030                       # Number of ticks simulated
final_tick                               562801504215                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126547                       # Simulator instruction rate (inst/s)
host_op_rate                                   163871                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1409864                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907144                       # Number of bytes of host memory used
host_seconds                                 25417.44                       # Real time elapsed on the host
sim_insts                                  3216506729                       # Number of instructions simulated
sim_ops                                    4165192583                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2015872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1815936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       761344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4598784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1299456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1299456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15749                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5948                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35928                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10152                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10152                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56254055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50674727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21245738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128331684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             157164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36262059                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36262059                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36262059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56254055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50674727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21245738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164593743                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85935591                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31086771                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263448                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121717                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13083953                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12133791                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3283156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89915                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31209626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172405743                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31086771                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15416947                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37923040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11390587                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6247405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15287153                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       913841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84601823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46678783     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335517      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688265      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548191      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767910      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2286191      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652641      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923701      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18720624     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84601823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361745                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006220                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32648904                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6057669                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469603                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245329                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9180316                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312423                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41753                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206140099                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78967                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9180316                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35039073                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1346735                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1187827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268303                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579567                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198853886                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30699                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482874                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1293                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278441696                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928312168                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928312168                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107746147                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40480                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22647                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9809962                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18539183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9431976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149120                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3029035                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188060713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149408961                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290004                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64956350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198357400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5835                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84601823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29241821     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18269104     21.59%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11935432     14.11%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849613     10.46%     80.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7624445      9.01%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3943525      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382646      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633023      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722214      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84601823                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875408     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177838     14.45%     85.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177520     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124485746     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126258      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14836291      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7944132      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149408961                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738616                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230771                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384940518                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253056633                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145603075                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150639732                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560872                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7305215                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          668                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2406200                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9180316                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         544927                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80729                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188099616                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18539183                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9431976                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22369                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          668                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191545                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462112                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147031794                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13917144                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2377165                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21652155                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739994                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735011                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710953                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145699648                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145603075                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94876455                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267870084                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354188                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65290894                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126973                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75421507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29187488     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962584     27.79%     66.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8532438     11.31%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792235      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3917184      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1590337      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1890178      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948723      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3600340      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75421507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3600340                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259921496                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385386867                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42950                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1333768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859356                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859356                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163662                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163662                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661461266                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201253895                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190200801                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85935591                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31381527                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27439756                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1986658                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15672850                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15087929                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2256661                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62761                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     37000839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174627422                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31381527                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17344590                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35945681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9755379                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4143383                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         18239363                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       787812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84847316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48901635     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1780616      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3258251      3.84%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3054806      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5032215      5.93%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5240485      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1240587      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          933433      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15405288     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84847316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365175                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032073                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        38163928                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4004062                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34789191                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138414                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7751717                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3410006                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5710                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195373170                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1354                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7751717                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39765345                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1345640                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       459331                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33310797                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2214482                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     190237717                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        757966                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       891210                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    252541334                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    865888743                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    865888743                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164411433                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        88129859                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22437                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10953                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5939018                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29300054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6360252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104503                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2072925                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180050138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21893                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151996940                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202192                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53963484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    148182941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84847316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841135                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29268196     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15864582     18.70%     53.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13805606     16.27%     69.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8473267      9.99%     79.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8875090     10.46%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5220867      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2303977      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       613060      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       422671      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84847316                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         596871     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        192744     21.39%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111580     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119195397     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1196770      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10941      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26188498     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5405334      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151996940                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768731                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             901195                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389944581                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234035982                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147047672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152898135                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371107                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8361678                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          863                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1555384                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7751717                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         710223                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63184                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180072031                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       211065                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29300054                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6360252                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10953                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          467                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1059269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1169370                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228639                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149164606                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25173448                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2832332                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30446893                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22549460                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5273445                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735772                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147211655                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147047672                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90348141                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220409894                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711138                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409910                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110470853                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125480053                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54592700                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1991924                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77095599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321813                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35356474     45.86%     45.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16383183     21.25%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9171358     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3103306      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2971982      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1237040      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3321039      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       964862      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4586355      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77095599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110470853                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125480053                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25743244                       # Number of memory references committed
system.switch_cpus1.commit.loads             20938376                       # Number of loads committed
system.switch_cpus1.commit.membars              10940                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19650521                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109534115                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1695324                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4586355                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252581997                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          367903841                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1088275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110470853                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125480053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110470853                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777903                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777903                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.285508                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.285508                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       690063449                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192705107                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      201418390                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21880                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85935591                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31789458                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25931705                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2120794                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13456708                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12433961                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3428600                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94110                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31792285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174579805                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31789458                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15862561                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38788649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11268632                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5280722                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15683657                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1014697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84983334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46194685     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2566272      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4803391      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4784643      5.63%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2965952      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2362587      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1476503      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1369370      1.61%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18459931     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84983334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369922                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.031519                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33148268                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5222007                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37264311                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       227311                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9121433                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5364990                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209443945                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1410                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9121433                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35549515                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1006348                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       928451                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35044409                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3333174                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201955196                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1384123                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1020659                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283591434                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942162052                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942162052                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175465924                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108125497                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36049                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17278                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9280208                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18686905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9528161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118747                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2999194                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190397303                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151694991                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       299438                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64329323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196791815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84983334                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784997                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898905                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29001175     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18585413     21.87%     56.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12108648     14.25%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8016352      9.43%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8473746      9.97%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4075456      4.80%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3237945      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       733500      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       751099      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84983334                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         944717     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179136     13.74%     86.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       180119     13.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126865965     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2038280      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17278      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14684588      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8088880      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151694991                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765217                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1303972                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389976724                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254761508                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148227320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152998963                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472202                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7248182                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2076                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2281707                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9121433                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         520192                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90923                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190431859                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       449875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18686905                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9528161                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17278                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1327940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2504708                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149696727                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14012219                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1998262                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21909682                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21222025                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7897463                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741964                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148273995                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148227320                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94482069                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271117426                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724865                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348491                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102190664                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125827013                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64605306                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2146466                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75861901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151318                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28635208     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21327376     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8869550     11.69%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4417334      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4394689      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1772003      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1770486      2.33%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       955192      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3720063      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75861901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102190664                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125827013                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18685175                       # Number of memory references committed
system.switch_cpus2.commit.loads             11438723                       # Number of loads committed
system.switch_cpus2.commit.membars              17278                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18161719                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113360666                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2595274                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3720063                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262574157                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          389992021                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 952257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102190664                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125827013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102190664                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840934                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840934                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189154                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189154                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672487444                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205903121                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192427989                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34556                       # number of misc regfile writes
system.l2.replacements                          35930                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           941920                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68698                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.711025                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           845.826929                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.388074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5357.543727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.500005                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6108.775163                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.469095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2537.771882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5768.068043                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7331.837707                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4784.819375                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025813                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.163499                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.186425                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.077447                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176027                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.223750                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.146021                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56812                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40506                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33638                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  130956                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41201                       # number of Writeback hits
system.l2.Writeback_hits::total                 41201                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56812                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33638                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130956                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56812                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40506                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33638                       # number of overall hits
system.l2.overall_hits::total                  130956                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15749                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5948                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35928                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5948                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35928                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15749                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14187                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5948                       # number of overall misses
system.l2.overall_misses::total                 35928                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       665858                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    801562498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       642596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    753113628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       590383                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    333284012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1889858975                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       665858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    801562498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       642596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    753113628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       590383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    333284012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1889858975                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       665858                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    801562498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       642596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    753113628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       590383                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    333284012                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1889858975                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              166884                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41201                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41201                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54693                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               166884                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54693                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              166884                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.259393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.150255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215287                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.217045                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.259393                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.150255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215287                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.217045                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.259393                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.150255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215287                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47561.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50896.088514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42839.733333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53084.769719                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 39358.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56032.954270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52601.285209                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47561.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50896.088514                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42839.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53084.769719                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 39358.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56032.954270                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52601.285209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47561.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50896.088514                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42839.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53084.769719                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 39358.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56032.954270                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52601.285209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10152                       # number of writebacks
system.l2.writebacks::total                     10152                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5948                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35928                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       584867                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    710388935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       555084                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    670870557                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       503254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    298995805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1681898502                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       584867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    710388935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       555084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    670870557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       503254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    298995805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1681898502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       584867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    710388935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       555084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    670870557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       503254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    298995805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1681898502                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215287                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.259393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.150255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215287                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.259393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.150255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215287                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41776.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45106.923297                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37005.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47287.696976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 33550.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50268.292703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46813.028891                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41776.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45106.923297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37005.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47287.696976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 33550.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50268.292703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46813.028891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41776.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45106.923297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37005.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47287.696976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 33550.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50268.292703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46813.028891                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995308                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015294753                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042846.585513                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995308                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15287136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15287136                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15287136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15287136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15287136                       # number of overall hits
system.cpu0.icache.overall_hits::total       15287136                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       880522                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       880522                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       880522                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       880522                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       880522                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       880522                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15287153                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15287153                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15287153                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15287153                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15287153                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15287153                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51795.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51795.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51795.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51795.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51795.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51795.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       693868                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       693868                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       693868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       693868                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       693868                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       693868                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        49562                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        49562                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        49562                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        49562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        49562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        49562                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564674                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.704932                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514254                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485746                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10572984                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10572984                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21967                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21967                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17565689                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17565689                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17565689                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17565689                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154211                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154211                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154211                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154211                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154211                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4755684887                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4755684887                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4755684887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4755684887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4755684887                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4755684887                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727195                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719900                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014376                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014376                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008703                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008703                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008703                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008703                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30838.817510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30838.817510                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30838.817510                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30838.817510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30838.817510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30838.817510                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20128                       # number of writebacks
system.cpu0.dcache.writebacks::total            20128                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81650                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81650                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81650                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81650                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81650                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81650                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72561                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1303870673                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1303870673                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1303870673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1303870673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1303870673                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1303870673                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17969.304075                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17969.304075                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17969.304075                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17969.304075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17969.304075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17969.304075                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.988801                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924224010                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1705210.350554                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.988801                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024021                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18239347                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18239347                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18239347                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18239347                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18239347                       # number of overall hits
system.cpu1.icache.overall_hits::total       18239347                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       811980                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       811980                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       811980                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       811980                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       811980                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       811980                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18239363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18239363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18239363                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18239363                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18239363                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18239363                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50748.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50748.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50748.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50748.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50748.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50748.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       718876                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       718876                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       718876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       718876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       718876                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       718876                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47925.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47925.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47925.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47925.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47925.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47925.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54693                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231585831                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54949                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4214.559519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.216811                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.783189                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.836784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.163216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22863995                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22863995                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4782966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4782966                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10957                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10957                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10940                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10940                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27646961                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27646961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27646961                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27646961                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169748                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169748                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169748                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6667115365                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6667115365                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6667115365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6667115365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6667115365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6667115365                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23033743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23033743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4782966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4782966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10940                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10940                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27816709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27816709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27816709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27816709                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007370                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007370                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006102                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39276.547382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39276.547382                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39276.547382                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39276.547382                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39276.547382                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39276.547382                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11992                       # number of writebacks
system.cpu1.dcache.writebacks::total            11992                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       115055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       115055                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       115055                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       115055                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       115055                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       115055                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54693                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54693                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54693                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54693                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54693                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1083193512                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1083193512                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1083193512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1083193512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1083193512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1083193512                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19804.975262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19804.975262                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19804.975262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19804.975262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19804.975262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19804.975262                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.997058                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013583948                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2184448.163793                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997058                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15683639                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15683639                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15683639                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15683639                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15683639                       # number of overall hits
system.cpu2.icache.overall_hits::total       15683639                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       754781                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       754781                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       754781                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       754781                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       754781                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       754781                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15683657                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15683657                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15683657                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15683657                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15683657                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15683657                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 41932.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41932.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 41932.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41932.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 41932.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41932.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       606723                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       606723                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       606723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       606723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       606723                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       606723                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40448.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40448.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 40448.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40448.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 40448.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40448.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39586                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169269481                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39842                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4248.518674                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.759415                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.240585                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905310                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094690                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10694773                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10694773                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7212454                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7212454                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17278                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17278                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17278                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17907227                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17907227                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17907227                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17907227                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103356                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103356                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103356                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103356                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103356                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103356                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3319986632                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3319986632                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3319986632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3319986632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3319986632                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3319986632                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10798129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10798129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7212454                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7212454                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18010583                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18010583                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18010583                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18010583                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009572                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009572                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005739                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005739                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005739                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005739                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32121.856806                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32121.856806                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32121.856806                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32121.856806                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32121.856806                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32121.856806                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9081                       # number of writebacks
system.cpu2.dcache.writebacks::total             9081                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63770                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63770                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63770                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63770                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63770                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63770                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39586                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39586                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39586                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39586                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39586                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39586                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    583111383                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    583111383                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    583111383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    583111383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    583111383                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    583111383                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14730.242586                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14730.242586                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14730.242586                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14730.242586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14730.242586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14730.242586                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
