

================================================================
== Vivado HLS Report for 'int_32_div3'
================================================================
* Date:           Fri Aug 24 17:04:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rework_int_division
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.332|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|      87|
|Register         |        -|      -|      14|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      20|      93|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |q0_U   |int_32_div3_q0  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |int_32_div3_q1  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |int_32_div3_q2  |        0|  1|   1|    64|    1|     1|           64|
    |q3_U   |int_32_div3_q3  |        0|  1|   1|    64|    1|     1|           64|
    |r0_U   |int_32_div3_r0  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |int_32_div3_r1  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |q0_address0  |  15|          3|    6|         18|
    |q1_address0  |  15|          3|    6|         18|
    |q2_address0  |  15|          3|    6|         18|
    |q3_address0  |  15|          3|    6|         18|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         17|   25|         77|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  4|   0|    4|          0|
    |d_chunk_V_reg_275  |  4|   0|    4|          0|
    |q0_load_reg_295    |  1|   0|    1|          0|
    |q1_load_reg_290    |  1|   0|    1|          0|
    |q2_load_reg_285    |  1|   0|    1|          0|
    |q3_load_reg_280    |  1|   0|    1|          0|
    |r0_load_reg_305    |  1|   0|    1|          0|
    |r1_load_reg_300    |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 14|   0|   14|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  int_32_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  int_32_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  int_32_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs |  int_32_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  int_32_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  int_32_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs |  int_32_div3 | return value |
|d_V        |  in |   32|   ap_none  |      d_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [test.cpp:46]   --->   Operation 5 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %d_V)"   --->   Operation 6 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %d_V_read, i32 28, i32 31)" [test.cpp:48]   --->   Operation 7 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = zext i4 %p_Result_s to i64" [test.cpp:49]   --->   Operation 8 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%q3_addr = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp" [test.cpp:49]   --->   Operation 9 'getelementptr' 'q3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.33ns)   --->   "%q3_load = load i1* %q3_addr, align 1" [test.cpp:49]   --->   Operation 10 'load' 'q3_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp" [test.cpp:50]   --->   Operation 11 'getelementptr' 'q2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.33ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [test.cpp:50]   --->   Operation 12 'load' 'q2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp" [test.cpp:51]   --->   Operation 13 'getelementptr' 'q1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.33ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [test.cpp:51]   --->   Operation 14 'load' 'q1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp" [test.cpp:52]   --->   Operation 15 'getelementptr' 'q0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.33ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [test.cpp:52]   --->   Operation 16 'load' 'q0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp" [test.cpp:53]   --->   Operation 17 'getelementptr' 'r1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.33ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [test.cpp:53]   --->   Operation 18 'load' 'r1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp" [test.cpp:54]   --->   Operation 19 'getelementptr' 'r0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.33ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [test.cpp:54]   --->   Operation 20 'load' 'r0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_chunk_V = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %d_V_read, i32 24, i32 27)" [test.cpp:59]   --->   Operation 21 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 22 [1/2] (1.33ns)   --->   "%q3_load = load i1* %q3_addr, align 1" [test.cpp:49]   --->   Operation 22 'load' 'q3_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 23 [1/2] (1.33ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [test.cpp:50]   --->   Operation 23 'load' 'q2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 24 [1/2] (1.33ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [test.cpp:51]   --->   Operation 24 'load' 'q1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 25 [1/2] (1.33ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [test.cpp:52]   --->   Operation 25 'load' 'q0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/2] (1.33ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [test.cpp:53]   --->   Operation 26 'load' 'r1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/2] (1.33ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [test.cpp:54]   --->   Operation 27 'load' 'r0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s_7 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4(i1 %r1_load, i1 %r0_load, i4 %d_chunk_V)" [test.cpp:61]   --->   Operation 28 'bitconcatenate' 'p_Result_s_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = zext i6 %p_Result_s_7 to i64" [test.cpp:61]   --->   Operation 29 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%q3_addr_1 = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp_2" [test.cpp:61]   --->   Operation 30 'getelementptr' 'q3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.33ns)   --->   "%q3_load_1 = load i1* %q3_addr_1, align 1" [test.cpp:61]   --->   Operation 31 'load' 'q3_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%q2_addr_1 = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_2" [test.cpp:62]   --->   Operation 32 'getelementptr' 'q2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.33ns)   --->   "%q2_load_1 = load i1* %q2_addr_1, align 1" [test.cpp:62]   --->   Operation 33 'load' 'q2_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%q1_addr_1 = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_2" [test.cpp:63]   --->   Operation 34 'getelementptr' 'q1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.33ns)   --->   "%q1_load_1 = load i1* %q1_addr_1, align 1" [test.cpp:63]   --->   Operation 35 'load' 'q1_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%q0_addr_1 = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_2" [test.cpp:64]   --->   Operation 36 'getelementptr' 'q0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.33ns)   --->   "%q0_load_1 = load i1* %q0_addr_1, align 1" [test.cpp:64]   --->   Operation 37 'load' 'q0_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0), !map !76"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %d_V), !map !82"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @int_32_div3_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:30]   --->   Operation 41 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:47]   --->   Operation 42 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (1.33ns)   --->   "%q3_load_1 = load i1* %q3_addr_1, align 1" [test.cpp:61]   --->   Operation 43 'load' 'q3_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 44 [1/2] (1.33ns)   --->   "%q2_load_1 = load i1* %q2_addr_1, align 1" [test.cpp:62]   --->   Operation 44 'load' 'q2_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 45 [1/2] (1.33ns)   --->   "%q1_load_1 = load i1* %q1_addr_1, align 1" [test.cpp:63]   --->   Operation 45 'load' 'q1_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 46 [1/2] (1.33ns)   --->   "%q0_load_1 = load i1* %q0_addr_1, align 1" [test.cpp:64]   --->   Operation 46 'load' 'q0_load_1' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %q3_load, i1 %q2_load, i1 %q1_load, i1 %q0_load, i1 %q3_load_1, i1 %q2_load_1, i1 %q1_load_1, i1 %q0_load_1)" [test.cpp:64]   --->   Operation 47 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32(i32 undef, i8 %tmp_4, i32 24, i32 31)" [test.cpp:64]   --->   Operation 48 'partset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_1)" [test.cpp:67]   --->   Operation 49 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "ret i32 %p_Result_1" [test.cpp:126]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_1        (specregionbegin) [ 00111]
d_V_read     (read           ) [ 00000]
p_Result_s   (partselect     ) [ 00000]
tmp          (zext           ) [ 00000]
q3_addr      (getelementptr  ) [ 00100]
q2_addr      (getelementptr  ) [ 00100]
q1_addr      (getelementptr  ) [ 00100]
q0_addr      (getelementptr  ) [ 00100]
r1_addr      (getelementptr  ) [ 00100]
r0_addr      (getelementptr  ) [ 00100]
d_chunk_V    (partselect     ) [ 00110]
q3_load      (load           ) [ 00011]
q2_load      (load           ) [ 00011]
q1_load      (load           ) [ 00011]
q0_load      (load           ) [ 00011]
r1_load      (load           ) [ 00010]
r0_load      (load           ) [ 00010]
p_Result_s_7 (bitconcatenate ) [ 00000]
tmp_2        (zext           ) [ 00000]
q3_addr_1    (getelementptr  ) [ 00001]
q2_addr_1    (getelementptr  ) [ 00001]
q1_addr_1    (getelementptr  ) [ 00001]
q0_addr_1    (getelementptr  ) [ 00001]
StgValue_38  (specbitsmap    ) [ 00000]
StgValue_39  (specbitsmap    ) [ 00000]
StgValue_40  (spectopmodule  ) [ 00000]
StgValue_41  (speclatency    ) [ 00000]
StgValue_42  (speclatency    ) [ 00000]
q3_load_1    (load           ) [ 00000]
q2_load_1    (load           ) [ 00000]
q1_load_1    (load           ) [ 00000]
q0_load_1    (load           ) [ 00000]
tmp_4        (bitconcatenate ) [ 00000]
p_Result_1   (partset        ) [ 00000]
empty        (specregionend  ) [ 00000]
StgValue_50  (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_32_div3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="d_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="q3_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q3_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q3_load/1 q3_load_1/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="q2_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q2_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q2_load/1 q2_load_1/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="q1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q1_load/1 q1_load_1/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="q0_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q0_load/1 q0_load_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r1_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r1_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="r0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r0_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r0_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="q3_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q3_addr_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="q2_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q2_addr_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="q1_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="q0_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Result_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="d_chunk_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Result_s_7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="4" slack="2"/>
<pin id="207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_7/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="2"/>
<pin id="220" dir="0" index="2" bw="1" slack="2"/>
<pin id="221" dir="0" index="3" bw="1" slack="2"/>
<pin id="222" dir="0" index="4" bw="1" slack="2"/>
<pin id="223" dir="0" index="5" bw="1" slack="0"/>
<pin id="224" dir="0" index="6" bw="1" slack="0"/>
<pin id="225" dir="0" index="7" bw="1" slack="0"/>
<pin id="226" dir="0" index="8" bw="1" slack="0"/>
<pin id="227" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="0" index="4" bw="6" slack="0"/>
<pin id="239" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="245" class="1005" name="q3_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q3_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="q2_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q2_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="q1_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="q0_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="r1_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r1_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="r0_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r0_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="d_chunk_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="2"/>
<pin id="277" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="q3_load_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="q3_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="q2_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="2"/>
<pin id="287" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="q2_load "/>
</bind>
</comp>

<comp id="290" class="1005" name="q1_load_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="q1_load "/>
</bind>
</comp>

<comp id="295" class="1005" name="q0_load_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="2"/>
<pin id="297" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="q0_load "/>
</bind>
</comp>

<comp id="300" class="1005" name="r1_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r1_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="r0_load_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r0_load "/>
</bind>
</comp>

<comp id="310" class="1005" name="q3_addr_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q3_addr_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="q2_addr_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="1"/>
<pin id="317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q2_addr_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="q1_addr_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="1"/>
<pin id="322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="q0_addr_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="1"/>
<pin id="327" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="56" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="56" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="69" pin="3"/><net_sink comp="217" pin=5"/></net>

<net id="230"><net_src comp="82" pin="3"/><net_sink comp="217" pin=6"/></net>

<net id="231"><net_src comp="95" pin="3"/><net_sink comp="217" pin=7"/></net>

<net id="232"><net_src comp="108" pin="3"/><net_sink comp="217" pin=8"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="217" pin="9"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="248"><net_src comp="62" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="253"><net_src comp="75" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="258"><net_src comp="88" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="263"><net_src comp="101" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="268"><net_src comp="114" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="273"><net_src comp="127" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="278"><net_src comp="192" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="283"><net_src comp="69" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="288"><net_src comp="82" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="293"><net_src comp="95" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="298"><net_src comp="108" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="303"><net_src comp="121" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="308"><net_src comp="134" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="313"><net_src comp="140" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="318"><net_src comp="148" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="323"><net_src comp="156" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="328"><net_src comp="164" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: int_32_div3 : d_V | {1 }
	Port: int_32_div3 : q3 | {1 2 3 4 }
	Port: int_32_div3 : q2 | {1 2 3 4 }
	Port: int_32_div3 : q1 | {1 2 3 4 }
	Port: int_32_div3 : q0 | {1 2 3 4 }
	Port: int_32_div3 : r1 | {1 2 }
	Port: int_32_div3 : r0 | {1 2 }
  - Chain level:
	State 1
		tmp : 1
		q3_addr : 2
		q3_load : 3
		q2_addr : 2
		q2_load : 3
		q1_addr : 2
		q1_load : 3
		q0_addr : 2
		q0_load : 3
		r1_addr : 2
		r1_load : 3
		r0_addr : 2
		r0_load : 3
	State 2
	State 3
		tmp_2 : 1
		q3_addr_1 : 2
		q3_load_1 : 3
		q2_addr_1 : 2
		q2_load_1 : 3
		q1_addr_1 : 2
		q1_load_1 : 3
		q0_addr_1 : 2
		q0_load_1 : 3
	State 4
		tmp_4 : 1
		p_Result_1 : 2
		StgValue_50 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   | d_V_read_read_fu_56 |
|----------|---------------------|
|partselect|  p_Result_s_fu_172  |
|          |   d_chunk_V_fu_192  |
|----------|---------------------|
|   zext   |      tmp_fu_182     |
|          |     tmp_2_fu_209    |
|----------|---------------------|
|bitconcatenate| p_Result_s_7_fu_202 |
|          |     tmp_4_fu_217    |
|----------|---------------------|
|  partset |  p_Result_1_fu_233  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|d_chunk_V_reg_275|    4   |
|q0_addr_1_reg_325|    6   |
| q0_addr_reg_260 |    6   |
| q0_load_reg_295 |    1   |
|q1_addr_1_reg_320|    6   |
| q1_addr_reg_255 |    6   |
| q1_load_reg_290 |    1   |
|q2_addr_1_reg_315|    6   |
| q2_addr_reg_250 |    6   |
| q2_load_reg_285 |    1   |
|q3_addr_1_reg_310|    6   |
| q3_addr_reg_245 |    6   |
| q3_load_reg_280 |    1   |
| r0_addr_reg_270 |    6   |
| r0_load_reg_305 |    1   |
| r1_addr_reg_265 |    6   |
| r1_load_reg_300 |    1   |
+-----------------+--------+
|      Total      |   70   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69 |  p0  |   4  |   6  |   24   ||    21   |
|  grp_access_fu_82 |  p0  |   4  |   6  |   24   ||    21   |
|  grp_access_fu_95 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_108 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_121 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  6.914  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    -   |    -   |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    6   |    -   |   102  |
|  Register |    -   |    -   |   70   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   76   |   108  |
+-----------+--------+--------+--------+--------+
