// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_mat_data_dout,
        in_mat_data_num_data_valid,
        in_mat_data_fifo_cap,
        in_mat_data_empty_n,
        in_mat_data_read,
        out_mat_data_din,
        out_mat_data_num_data_valid,
        out_mat_data_fifo_cap,
        out_mat_data_full_n,
        out_mat_data_write,
        img_width,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buf_r_address1,
        buf_r_ce1,
        buf_r_we1,
        buf_r_d1,
        buf_1_address0,
        buf_1_ce0,
        buf_1_q0,
        buf_1_address1,
        buf_1_ce1,
        buf_1_we1,
        buf_1_d1,
        buf_2_address0,
        buf_2_ce0,
        buf_2_q0,
        buf_2_address1,
        buf_2_ce1,
        buf_2_we1,
        buf_2_d1,
        buf_3_address0,
        buf_3_ce0,
        buf_3_q0,
        buf_3_address1,
        buf_3_ce1,
        buf_3_we1,
        buf_3_d1,
        buf_4_address0,
        buf_4_ce0,
        buf_4_q0,
        buf_4_address1,
        buf_4_ce1,
        buf_4_we1,
        buf_4_d1,
        buf_5_address0,
        buf_5_ce0,
        buf_5_q0,
        buf_5_address1,
        buf_5_ce1,
        buf_5_we1,
        buf_5_d1,
        buf_6_address0,
        buf_6_ce0,
        buf_6_q0,
        buf_6_address1,
        buf_6_ce1,
        buf_6_we1,
        buf_6_d1,
        trunc_ln6,
        trunc_ln5,
        trunc_ln4,
        trunc_ln3,
        trunc_ln2,
        trunc_ln1,
        trunc_ln,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        cmp_i_i147_i,
        src_buf7_4_out,
        src_buf7_4_out_ap_vld,
        src_buf7_3_out,
        src_buf7_3_out_ap_vld,
        src_buf7_2_out,
        src_buf7_2_out_ap_vld,
        src_buf7_1_out,
        src_buf7_1_out_ap_vld,
        src_buf7_out,
        src_buf7_out_ap_vld,
        src_buf7_0_out,
        src_buf7_0_out_ap_vld,
        src_buf6_4_out,
        src_buf6_4_out_ap_vld,
        src_buf6_3_out,
        src_buf6_3_out_ap_vld,
        src_buf6_2_out,
        src_buf6_2_out_ap_vld,
        src_buf6_1_out,
        src_buf6_1_out_ap_vld,
        src_buf6_out,
        src_buf6_out_ap_vld,
        src_buf6_0_out,
        src_buf6_0_out_ap_vld,
        src_buf5_4_out,
        src_buf5_4_out_ap_vld,
        src_buf5_3_out,
        src_buf5_3_out_ap_vld,
        src_buf5_2_out,
        src_buf5_2_out_ap_vld,
        src_buf5_1_out,
        src_buf5_1_out_ap_vld,
        src_buf5_out,
        src_buf5_out_ap_vld,
        src_buf5_0_out,
        src_buf5_0_out_ap_vld,
        src_buf4_4_out,
        src_buf4_4_out_ap_vld,
        src_buf4_3_out,
        src_buf4_3_out_ap_vld,
        src_buf4_2_out,
        src_buf4_2_out_ap_vld,
        src_buf4_1_out,
        src_buf4_1_out_ap_vld,
        src_buf4_out,
        src_buf4_out_ap_vld,
        src_buf4_0_out,
        src_buf4_0_out_ap_vld,
        src_buf3_4_out,
        src_buf3_4_out_ap_vld,
        src_buf3_3_out,
        src_buf3_3_out_ap_vld,
        src_buf3_2_out,
        src_buf3_2_out_ap_vld,
        src_buf3_1_out,
        src_buf3_1_out_ap_vld,
        src_buf3_out,
        src_buf3_out_ap_vld,
        src_buf3_0_out,
        src_buf3_0_out_ap_vld,
        src_buf2_4_out,
        src_buf2_4_out_ap_vld,
        src_buf2_3_out,
        src_buf2_3_out_ap_vld,
        src_buf2_2_out,
        src_buf2_2_out_ap_vld,
        src_buf2_1_out,
        src_buf2_1_out_ap_vld,
        src_buf2_out,
        src_buf2_out_ap_vld,
        src_buf2_0_out,
        src_buf2_0_out_ap_vld,
        src_buf1_4_out,
        src_buf1_4_out_ap_vld,
        src_buf1_3_out,
        src_buf1_3_out_ap_vld,
        src_buf1_2_out,
        src_buf1_2_out_ap_vld,
        src_buf1_1_out,
        src_buf1_1_out_ap_vld,
        src_buf1_out,
        src_buf1_out_ap_vld,
        src_buf1_0_out,
        src_buf1_0_out_ap_vld,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din1,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din2,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din3,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din4,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din5,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din6,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din7,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din8,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din9,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din10,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din11,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din12,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din13,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din14,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din15,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din16,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din17,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din18,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din19,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din20,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din21,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din22,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din23,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din24,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din25,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din26,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din27,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din28,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din29,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din30,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din31,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din32,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din33,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din34,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din35,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din36,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din37,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din38,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din39,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din40,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din41,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din42,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din43,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din44,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din45,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din46,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din47,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din48,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din49,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din50,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din51,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din52,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_din53,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_dout0,
        grp_xfapplygaussian7x7_3_16_s_fu_379_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] in_mat_data_dout;
input  [2:0] in_mat_data_num_data_valid;
input  [1:0] in_mat_data_fifo_cap;
input   in_mat_data_empty_n;
output   in_mat_data_read;
output  [23:0] out_mat_data_din;
input  [1:0] out_mat_data_num_data_valid;
input  [1:0] out_mat_data_fifo_cap;
input   out_mat_data_full_n;
output   out_mat_data_write;
input  [15:0] img_width;
output  [11:0] buf_r_address0;
output   buf_r_ce0;
input  [23:0] buf_r_q0;
output  [11:0] buf_r_address1;
output   buf_r_ce1;
output   buf_r_we1;
output  [23:0] buf_r_d1;
output  [11:0] buf_1_address0;
output   buf_1_ce0;
input  [23:0] buf_1_q0;
output  [11:0] buf_1_address1;
output   buf_1_ce1;
output   buf_1_we1;
output  [23:0] buf_1_d1;
output  [11:0] buf_2_address0;
output   buf_2_ce0;
input  [23:0] buf_2_q0;
output  [11:0] buf_2_address1;
output   buf_2_ce1;
output   buf_2_we1;
output  [23:0] buf_2_d1;
output  [11:0] buf_3_address0;
output   buf_3_ce0;
input  [23:0] buf_3_q0;
output  [11:0] buf_3_address1;
output   buf_3_ce1;
output   buf_3_we1;
output  [23:0] buf_3_d1;
output  [11:0] buf_4_address0;
output   buf_4_ce0;
input  [23:0] buf_4_q0;
output  [11:0] buf_4_address1;
output   buf_4_ce1;
output   buf_4_we1;
output  [23:0] buf_4_d1;
output  [11:0] buf_5_address0;
output   buf_5_ce0;
input  [23:0] buf_5_q0;
output  [11:0] buf_5_address1;
output   buf_5_ce1;
output   buf_5_we1;
output  [23:0] buf_5_d1;
output  [11:0] buf_6_address0;
output   buf_6_ce0;
input  [23:0] buf_6_q0;
output  [11:0] buf_6_address1;
output   buf_6_ce1;
output   buf_6_we1;
output  [23:0] buf_6_d1;
input  [2:0] trunc_ln6;
input  [2:0] trunc_ln5;
input  [2:0] trunc_ln4;
input  [2:0] trunc_ln3;
input  [2:0] trunc_ln2;
input  [2:0] trunc_ln1;
input  [2:0] trunc_ln;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [0:0] cmp_i_i147_i;
output  [23:0] src_buf7_4_out;
output   src_buf7_4_out_ap_vld;
output  [23:0] src_buf7_3_out;
output   src_buf7_3_out_ap_vld;
output  [23:0] src_buf7_2_out;
output   src_buf7_2_out_ap_vld;
output  [23:0] src_buf7_1_out;
output   src_buf7_1_out_ap_vld;
output  [23:0] src_buf7_out;
output   src_buf7_out_ap_vld;
output  [23:0] src_buf7_0_out;
output   src_buf7_0_out_ap_vld;
output  [23:0] src_buf6_4_out;
output   src_buf6_4_out_ap_vld;
output  [23:0] src_buf6_3_out;
output   src_buf6_3_out_ap_vld;
output  [23:0] src_buf6_2_out;
output   src_buf6_2_out_ap_vld;
output  [23:0] src_buf6_1_out;
output   src_buf6_1_out_ap_vld;
output  [23:0] src_buf6_out;
output   src_buf6_out_ap_vld;
output  [23:0] src_buf6_0_out;
output   src_buf6_0_out_ap_vld;
output  [23:0] src_buf5_4_out;
output   src_buf5_4_out_ap_vld;
output  [23:0] src_buf5_3_out;
output   src_buf5_3_out_ap_vld;
output  [23:0] src_buf5_2_out;
output   src_buf5_2_out_ap_vld;
output  [23:0] src_buf5_1_out;
output   src_buf5_1_out_ap_vld;
output  [23:0] src_buf5_out;
output   src_buf5_out_ap_vld;
output  [23:0] src_buf5_0_out;
output   src_buf5_0_out_ap_vld;
output  [23:0] src_buf4_4_out;
output   src_buf4_4_out_ap_vld;
output  [23:0] src_buf4_3_out;
output   src_buf4_3_out_ap_vld;
output  [23:0] src_buf4_2_out;
output   src_buf4_2_out_ap_vld;
output  [23:0] src_buf4_1_out;
output   src_buf4_1_out_ap_vld;
output  [23:0] src_buf4_out;
output   src_buf4_out_ap_vld;
output  [23:0] src_buf4_0_out;
output   src_buf4_0_out_ap_vld;
output  [23:0] src_buf3_4_out;
output   src_buf3_4_out_ap_vld;
output  [23:0] src_buf3_3_out;
output   src_buf3_3_out_ap_vld;
output  [23:0] src_buf3_2_out;
output   src_buf3_2_out_ap_vld;
output  [23:0] src_buf3_1_out;
output   src_buf3_1_out_ap_vld;
output  [23:0] src_buf3_out;
output   src_buf3_out_ap_vld;
output  [23:0] src_buf3_0_out;
output   src_buf3_0_out_ap_vld;
output  [23:0] src_buf2_4_out;
output   src_buf2_4_out_ap_vld;
output  [23:0] src_buf2_3_out;
output   src_buf2_3_out_ap_vld;
output  [23:0] src_buf2_2_out;
output   src_buf2_2_out_ap_vld;
output  [23:0] src_buf2_1_out;
output   src_buf2_1_out_ap_vld;
output  [23:0] src_buf2_out;
output   src_buf2_out_ap_vld;
output  [23:0] src_buf2_0_out;
output   src_buf2_0_out_ap_vld;
output  [23:0] src_buf1_4_out;
output   src_buf1_4_out_ap_vld;
output  [23:0] src_buf1_3_out;
output   src_buf1_3_out_ap_vld;
output  [23:0] src_buf1_2_out;
output   src_buf1_2_out_ap_vld;
output  [23:0] src_buf1_1_out;
output   src_buf1_1_out_ap_vld;
output  [23:0] src_buf1_out;
output   src_buf1_out_ap_vld;
output  [23:0] src_buf1_0_out;
output   src_buf1_0_out_ap_vld;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din1;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din2;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din3;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din4;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din5;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din6;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din7;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din8;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din9;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din10;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din11;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din12;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din13;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din14;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din15;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din16;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din17;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din18;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din19;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din20;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din21;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din22;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din23;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din24;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din25;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din26;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din27;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din28;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din29;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din30;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din31;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din32;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din33;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din34;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din35;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din36;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din37;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din38;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din39;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din40;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din41;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din42;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din43;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din44;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din45;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din46;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din47;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din48;
output  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din49;
output  [7:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din50;
output  [7:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din51;
output  [7:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din52;
output  [7:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_din53;
input  [23:0] grp_xfapplygaussian7x7_3_16_s_fu_379_p_dout0;
output   grp_xfapplygaussian7x7_3_16_s_fu_379_p_ce;

reg ap_idle;
reg in_mat_data_read;
reg out_mat_data_write;
reg buf_r_ce0;
reg[11:0] buf_r_address1;
reg buf_r_ce1;
reg buf_r_we1;
reg[23:0] buf_r_d1;
reg buf_1_ce0;
reg[11:0] buf_1_address1;
reg buf_1_ce1;
reg buf_1_we1;
reg[23:0] buf_1_d1;
reg buf_2_ce0;
reg[11:0] buf_2_address1;
reg buf_2_ce1;
reg buf_2_we1;
reg[23:0] buf_2_d1;
reg buf_3_ce0;
reg[11:0] buf_3_address1;
reg buf_3_ce1;
reg buf_3_we1;
reg[23:0] buf_3_d1;
reg buf_4_ce0;
reg[11:0] buf_4_address1;
reg buf_4_ce1;
reg buf_4_we1;
reg[23:0] buf_4_d1;
reg buf_5_ce0;
reg[11:0] buf_5_address1;
reg buf_5_ce1;
reg buf_5_we1;
reg[23:0] buf_5_d1;
reg buf_6_ce0;
reg[11:0] buf_6_address1;
reg buf_6_ce1;
reg buf_6_we1;
reg[23:0] buf_6_d1;
reg src_buf7_4_out_ap_vld;
reg src_buf7_3_out_ap_vld;
reg src_buf7_2_out_ap_vld;
reg src_buf7_1_out_ap_vld;
reg src_buf7_out_ap_vld;
reg src_buf7_0_out_ap_vld;
reg src_buf6_4_out_ap_vld;
reg src_buf6_3_out_ap_vld;
reg src_buf6_2_out_ap_vld;
reg src_buf6_1_out_ap_vld;
reg src_buf6_out_ap_vld;
reg src_buf6_0_out_ap_vld;
reg src_buf5_4_out_ap_vld;
reg src_buf5_3_out_ap_vld;
reg src_buf5_2_out_ap_vld;
reg src_buf5_1_out_ap_vld;
reg src_buf5_out_ap_vld;
reg src_buf5_0_out_ap_vld;
reg src_buf4_4_out_ap_vld;
reg src_buf4_3_out_ap_vld;
reg src_buf4_2_out_ap_vld;
reg src_buf4_1_out_ap_vld;
reg src_buf4_out_ap_vld;
reg src_buf4_0_out_ap_vld;
reg src_buf3_4_out_ap_vld;
reg src_buf3_3_out_ap_vld;
reg src_buf3_2_out_ap_vld;
reg src_buf3_1_out_ap_vld;
reg src_buf3_out_ap_vld;
reg src_buf3_0_out_ap_vld;
reg src_buf2_4_out_ap_vld;
reg src_buf2_3_out_ap_vld;
reg src_buf2_2_out_ap_vld;
reg src_buf2_1_out_ap_vld;
reg src_buf2_out_ap_vld;
reg src_buf2_0_out_ap_vld;
reg src_buf1_4_out_ap_vld;
reg src_buf1_3_out_ap_vld;
reg src_buf1_2_out_ap_vld;
reg src_buf1_1_out_ap_vld;
reg src_buf1_out_ap_vld;
reg src_buf1_0_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln964_reg_2204;
reg    ap_predicate_op163_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg   [0:0] icmp_ln1000_reg_2243;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter14_reg;
reg    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln964_fu_1280_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    in_mat_data_blk_n;
wire    ap_block_pp0_stage0;
wire    out_mat_data_blk_n;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] cmp_i_i147_i_read_read_fu_370_p2;
wire   [2:0] trunc_ln_read_reg_2161;
reg   [12:0] col_6_reg_2196;
reg   [12:0] col_6_reg_2196_pp0_iter1_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter1_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter2_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter3_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter4_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter5_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter6_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter7_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter8_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter9_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter10_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter11_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter12_reg;
reg   [0:0] icmp_ln964_reg_2204_pp0_iter13_reg;
wire   [0:0] icmp_ln1000_fu_1327_p2;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter3_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter4_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter5_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter6_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter7_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter8_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter9_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter10_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter11_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter12_reg;
reg   [0:0] icmp_ln1000_reg_2243_pp0_iter13_reg;
reg   [23:0] src_buf1_7_reg_2247;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter4_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter5_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter6_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter7_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter8_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter9_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter10_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter11_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter12_reg;
reg   [23:0] src_buf1_7_reg_2247_pp0_iter13_reg;
reg   [23:0] src_buf1_8_reg_2254;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter4_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter5_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter6_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter7_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter8_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter9_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter10_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter11_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter12_reg;
reg   [23:0] src_buf1_8_reg_2254_pp0_iter13_reg;
reg   [23:0] src_buf1_9_reg_2260;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter4_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter5_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter6_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter7_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter8_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter9_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter10_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter11_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter12_reg;
reg   [23:0] src_buf1_9_reg_2260_pp0_iter13_reg;
reg   [23:0] src_buf1_10_reg_2266;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter4_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter5_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter6_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter7_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter8_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter9_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter10_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter11_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter12_reg;
reg   [23:0] src_buf1_10_reg_2266_pp0_iter13_reg;
reg   [23:0] src_buf1_11_reg_2272;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter4_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter5_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter6_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter7_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter8_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter9_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter10_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter11_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter12_reg;
reg   [23:0] src_buf1_11_reg_2272_pp0_iter13_reg;
reg   [23:0] src_buf2_7_reg_2278;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter4_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter5_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter6_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter7_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter8_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter9_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter10_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter11_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter12_reg;
reg   [23:0] src_buf2_7_reg_2278_pp0_iter13_reg;
reg   [23:0] src_buf2_8_reg_2285;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter4_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter5_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter6_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter7_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter8_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter9_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter10_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter11_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter12_reg;
reg   [23:0] src_buf2_8_reg_2285_pp0_iter13_reg;
reg   [23:0] src_buf2_9_reg_2291;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter4_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter5_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter6_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter7_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter8_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter9_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter10_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter11_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter12_reg;
reg   [23:0] src_buf2_9_reg_2291_pp0_iter13_reg;
reg   [23:0] src_buf2_10_reg_2297;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter4_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter5_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter6_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter7_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter8_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter9_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter10_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter11_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter12_reg;
reg   [23:0] src_buf2_10_reg_2297_pp0_iter13_reg;
reg   [23:0] src_buf2_11_reg_2303;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter4_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter5_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter6_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter7_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter8_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter9_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter10_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter11_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter12_reg;
reg   [23:0] src_buf2_11_reg_2303_pp0_iter13_reg;
reg   [23:0] src_buf3_7_reg_2309;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter4_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter5_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter6_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter7_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter8_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter9_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter10_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter11_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter12_reg;
reg   [23:0] src_buf3_7_reg_2309_pp0_iter13_reg;
reg   [23:0] src_buf3_8_reg_2316;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter4_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter5_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter6_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter7_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter8_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter9_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter10_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter11_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter12_reg;
reg   [23:0] src_buf3_8_reg_2316_pp0_iter13_reg;
reg   [23:0] src_buf3_9_reg_2322;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter4_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter5_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter6_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter7_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter8_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter9_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter10_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter11_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter12_reg;
reg   [23:0] src_buf3_9_reg_2322_pp0_iter13_reg;
reg   [23:0] src_buf3_10_reg_2328;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter4_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter5_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter6_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter7_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter8_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter9_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter10_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter11_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter12_reg;
reg   [23:0] src_buf3_10_reg_2328_pp0_iter13_reg;
reg   [23:0] src_buf3_11_reg_2334;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter4_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter5_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter6_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter7_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter8_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter9_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter10_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter11_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter12_reg;
reg   [23:0] src_buf3_11_reg_2334_pp0_iter13_reg;
reg   [23:0] src_buf4_7_reg_2340;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter4_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter5_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter6_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter7_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter8_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter9_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter10_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter11_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter12_reg;
reg   [23:0] src_buf4_7_reg_2340_pp0_iter13_reg;
reg   [23:0] src_buf4_8_reg_2347;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter4_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter5_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter6_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter7_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter8_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter9_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter10_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter11_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter12_reg;
reg   [23:0] src_buf4_8_reg_2347_pp0_iter13_reg;
reg   [23:0] src_buf4_9_reg_2353;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter4_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter5_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter6_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter7_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter8_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter9_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter10_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter11_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter12_reg;
reg   [23:0] src_buf4_9_reg_2353_pp0_iter13_reg;
reg   [23:0] src_buf4_10_reg_2359;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter4_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter5_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter6_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter7_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter8_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter9_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter10_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter11_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter12_reg;
reg   [23:0] src_buf4_10_reg_2359_pp0_iter13_reg;
reg   [23:0] src_buf4_11_reg_2365;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter4_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter5_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter6_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter7_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter8_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter9_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter10_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter11_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter12_reg;
reg   [23:0] src_buf4_11_reg_2365_pp0_iter13_reg;
reg   [23:0] src_buf5_7_reg_2371;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter4_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter5_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter6_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter7_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter8_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter9_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter10_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter11_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter12_reg;
reg   [23:0] src_buf5_7_reg_2371_pp0_iter13_reg;
reg   [23:0] src_buf5_8_reg_2378;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter4_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter5_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter6_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter7_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter8_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter9_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter10_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter11_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter12_reg;
reg   [23:0] src_buf5_8_reg_2378_pp0_iter13_reg;
reg   [23:0] src_buf5_9_reg_2384;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter4_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter5_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter6_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter7_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter8_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter9_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter10_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter11_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter12_reg;
reg   [23:0] src_buf5_9_reg_2384_pp0_iter13_reg;
reg   [23:0] src_buf5_10_reg_2390;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter4_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter5_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter6_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter7_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter8_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter9_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter10_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter11_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter12_reg;
reg   [23:0] src_buf5_10_reg_2390_pp0_iter13_reg;
reg   [23:0] src_buf5_11_reg_2396;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter4_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter5_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter6_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter7_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter8_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter9_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter10_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter11_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter12_reg;
reg   [23:0] src_buf5_11_reg_2396_pp0_iter13_reg;
reg   [23:0] src_buf6_7_reg_2402;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter4_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter5_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter6_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter7_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter8_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter9_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter10_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter11_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter12_reg;
reg   [23:0] src_buf6_7_reg_2402_pp0_iter13_reg;
reg   [23:0] src_buf6_8_reg_2409;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter4_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter5_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter6_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter7_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter8_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter9_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter10_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter11_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter12_reg;
reg   [23:0] src_buf6_8_reg_2409_pp0_iter13_reg;
reg   [23:0] src_buf6_9_reg_2415;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter4_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter5_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter6_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter7_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter8_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter9_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter10_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter11_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter12_reg;
reg   [23:0] src_buf6_9_reg_2415_pp0_iter13_reg;
reg   [23:0] src_buf6_10_reg_2421;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter4_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter5_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter6_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter7_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter8_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter9_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter10_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter11_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter12_reg;
reg   [23:0] src_buf6_10_reg_2421_pp0_iter13_reg;
reg   [23:0] src_buf6_11_reg_2427;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter4_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter5_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter6_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter7_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter8_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter9_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter10_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter11_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter12_reg;
reg   [23:0] src_buf6_11_reg_2427_pp0_iter13_reg;
reg   [23:0] src_buf7_7_reg_2433;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter4_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter5_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter6_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter7_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter8_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter9_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter10_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter11_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter12_reg;
reg   [23:0] src_buf7_7_reg_2433_pp0_iter13_reg;
reg   [23:0] src_buf7_8_reg_2440;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter4_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter5_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter6_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter7_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter8_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter9_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter10_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter11_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter12_reg;
reg   [23:0] src_buf7_8_reg_2440_pp0_iter13_reg;
reg   [23:0] src_buf7_9_reg_2446;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter4_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter5_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter6_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter7_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter8_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter9_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter10_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter11_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter12_reg;
reg   [23:0] src_buf7_9_reg_2446_pp0_iter13_reg;
reg   [23:0] src_buf7_10_reg_2452;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter4_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter5_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter6_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter7_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter8_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter9_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter10_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter11_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter12_reg;
reg   [23:0] src_buf7_10_reg_2452_pp0_iter13_reg;
reg   [23:0] src_buf7_11_reg_2458;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter4_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter5_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter6_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter7_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter8_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter9_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter10_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter11_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter12_reg;
reg   [23:0] src_buf7_11_reg_2458_pp0_iter13_reg;
wire   [23:0] src_buf1_5_fu_1437_p9;
reg   [23:0] src_buf1_5_reg_2464;
wire   [23:0] src_buf2_5_fu_1456_p9;
reg   [23:0] src_buf2_5_reg_2469;
wire   [23:0] src_buf3_5_fu_1475_p9;
reg   [23:0] src_buf3_5_reg_2474;
wire   [23:0] src_buf4_5_fu_1494_p9;
reg   [23:0] src_buf4_5_reg_2479;
wire   [23:0] src_buf5_5_fu_1513_p9;
reg   [23:0] src_buf5_5_reg_2484;
wire   [23:0] src_buf6_5_fu_1532_p9;
reg   [23:0] src_buf6_5_reg_2489;
wire   [23:0] src_buf7_5_fu_1551_p9;
reg   [23:0] src_buf7_5_reg_2494;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call29;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call29;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call29;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call29;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call29;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call29;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call29;
reg    ap_block_state16_pp0_stage0_iter15_ignore_call29;
wire    ap_block_pp0_stage0_11001_ignoreCallOp295;
wire   [63:0] zext_ln972_fu_1297_p1;
wire   [63:0] zext_ln970_fu_1307_p1;
wire   [63:0] zext_ln974_fu_1317_p1;
reg   [12:0] col_fu_198;
wire   [12:0] col_7_fu_1286_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_6;
reg   [23:0] src_buf1_6_fu_202;
reg   [23:0] src_buf2_6_fu_206;
reg   [23:0] src_buf3_6_fu_210;
reg   [23:0] src_buf4_6_fu_214;
reg   [23:0] src_buf5_6_fu_218;
reg   [23:0] src_buf6_6_fu_222;
reg   [23:0] src_buf7_6_fu_226;
reg   [23:0] src_buf1_fu_230;
reg   [23:0] src_buf1_1_fu_234;
reg   [23:0] src_buf1_2_fu_238;
reg   [23:0] src_buf1_3_fu_242;
reg   [23:0] src_buf1_4_fu_246;
reg   [23:0] src_buf2_fu_250;
reg   [23:0] src_buf2_1_fu_254;
reg   [23:0] src_buf2_2_fu_258;
reg   [23:0] src_buf2_3_fu_262;
reg   [23:0] src_buf2_4_fu_266;
reg   [23:0] src_buf3_fu_270;
reg   [23:0] src_buf3_1_fu_274;
reg   [23:0] src_buf3_2_fu_278;
reg   [23:0] src_buf3_3_fu_282;
reg   [23:0] src_buf3_4_fu_286;
reg   [23:0] src_buf4_fu_290;
reg   [23:0] src_buf4_1_fu_294;
reg   [23:0] src_buf4_2_fu_298;
reg   [23:0] src_buf4_3_fu_302;
reg   [23:0] src_buf4_4_fu_306;
reg   [23:0] src_buf5_fu_310;
reg   [23:0] src_buf5_1_fu_314;
reg   [23:0] src_buf5_2_fu_318;
reg   [23:0] src_buf5_3_fu_322;
reg   [23:0] src_buf5_4_fu_326;
reg   [23:0] src_buf6_fu_330;
reg   [23:0] src_buf6_1_fu_334;
reg   [23:0] src_buf6_2_fu_338;
reg   [23:0] src_buf6_3_fu_342;
reg   [23:0] src_buf6_4_fu_346;
reg   [23:0] src_buf7_fu_350;
reg   [23:0] src_buf7_1_fu_354;
reg   [23:0] src_buf7_2_fu_358;
reg   [23:0] src_buf7_3_fu_362;
reg   [23:0] src_buf7_4_fu_366;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln964_fu_1276_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] frp_pipeline_valid_U_valid_out;
wire   [4:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [23:0] pf_out_mat_data_U_data_out;
wire    pf_out_mat_data_U_data_out_vld;
wire    pf_out_mat_data_U_pf_ready;
wire    pf_out_mat_data_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_in_mat_data;
reg    ap_frp_data_issued_nxt_in_mat_data_op163;
reg   [3:0] ap_frp_data_req_in_mat_data;
reg   [0:0] ap_frp_data_req_in_mat_data_op163;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_out_mat_data_U_data_in_vld;
reg    pf_all_done;
reg    ap_condition_1719;
reg    ap_condition_1724;
reg    ap_condition_2074;
reg    ap_condition_2076;
reg    ap_condition_2070;
reg    ap_condition_2072;
reg    ap_condition_2066;
reg    ap_condition_2068;
reg    ap_condition_2062;
reg    ap_condition_2064;
reg    ap_condition_2058;
reg    ap_condition_2060;
reg    ap_condition_2078;
reg    ap_condition_2080;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_frp_data_req_in_mat_data = 4'd0;
#0 pf_all_done = 1'b0;
end

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U191(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln6),
    .dout(src_buf1_5_fu_1437_p9)
);

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U192(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln5),
    .dout(src_buf2_5_fu_1456_p9)
);

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U193(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln4),
    .dout(src_buf3_5_fu_1475_p9)
);

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U194(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln3),
    .dout(src_buf4_5_fu_1494_p9)
);

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U195(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln2),
    .dout(src_buf5_5_fu_1513_p9)
);

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U196(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln1),
    .dout(src_buf6_5_fu_1532_p9)
);

gaussian_filter_accel_mux_7_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 24 ),
    .din5_WIDTH( 24 ),
    .din6_WIDTH( 24 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
mux_7_3_24_1_1_U197(
    .din0(buf_r_q0),
    .din1(buf_1_q0),
    .din2(buf_2_q0),
    .din3(buf_3_q0),
    .din4(buf_4_q0),
    .din5(buf_5_q0),
    .din6(buf_6_q0),
    .din7(trunc_ln),
    .dout(src_buf7_5_fu_1551_p9)
);

gaussian_filter_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

gaussian_filter_accel_frp_pipeline_valid #(
    .PipelineLatency( 16 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 4 ),
    .ExitLatency( 3 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

gaussian_filter_accel_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 16 ),
    .PipelineII( 1 ),
    .DataWidth( 24 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_out_mat_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(grp_xfapplygaussian7x7_3_16_s_fu_379_p_dout0),
    .data_out(pf_out_mat_data_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_out_mat_data_U_data_in_vld),
    .data_out_vld(pf_out_mat_data_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_out_mat_data_U_pf_ready),
    .pf_done(pf_out_mat_data_U_pf_done),
    .data_out_read(out_mat_data_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_in_mat_data <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b0)) begin
            ap_frp_data_req_in_mat_data <= (ap_frp_data_req_in_mat_data - ap_frp_data_next_issued_in_mat_data);
        end else begin
            ap_frp_data_req_in_mat_data <= ((ap_frp_data_req_in_mat_data + ap_frp_data_req_in_mat_data_op163) - ap_frp_data_next_issued_in_mat_data);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_out_mat_data_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln964_fu_1280_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        col_fu_198 <= col_7_fu_1286_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_fu_198 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf1_1_fu_234 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf1_1_fu_234 <= src_buf1_2_fu_238;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf1_2_fu_238 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf1_2_fu_238 <= src_buf1_3_fu_242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf1_3_fu_242 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf1_3_fu_242 <= src_buf1_4_fu_246;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf1_4_fu_246 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf1_4_fu_246 <= src_buf1_5_fu_1437_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf1_6_fu_202 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf1_6_fu_202 <= src_buf1_7_reg_2247;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf1_fu_230 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf1_fu_230 <= src_buf1_1_fu_234;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf2_1_fu_254 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf2_1_fu_254 <= src_buf2_2_fu_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf2_2_fu_258 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf2_2_fu_258 <= src_buf2_3_fu_262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf2_3_fu_262 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf2_3_fu_262 <= src_buf2_4_fu_266;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf2_4_fu_266 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf2_4_fu_266 <= src_buf2_5_fu_1456_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf2_6_fu_206 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf2_6_fu_206 <= src_buf2_7_reg_2278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf2_fu_250 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf2_fu_250 <= src_buf2_1_fu_254;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf3_1_fu_274 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf3_1_fu_274 <= src_buf3_2_fu_278;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf3_2_fu_278 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf3_2_fu_278 <= src_buf3_3_fu_282;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf3_3_fu_282 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf3_3_fu_282 <= src_buf3_4_fu_286;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf3_4_fu_286 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf3_4_fu_286 <= src_buf3_5_fu_1475_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf3_6_fu_210 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf3_6_fu_210 <= src_buf3_7_reg_2309;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf3_fu_270 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf3_fu_270 <= src_buf3_1_fu_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf4_1_fu_294 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf4_1_fu_294 <= src_buf4_2_fu_298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf4_2_fu_298 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf4_2_fu_298 <= src_buf4_3_fu_302;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf4_3_fu_302 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf4_3_fu_302 <= src_buf4_4_fu_306;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf4_4_fu_306 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf4_4_fu_306 <= src_buf4_5_fu_1494_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf4_6_fu_214 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf4_6_fu_214 <= src_buf4_7_reg_2340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf4_fu_290 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf4_fu_290 <= src_buf4_1_fu_294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf5_1_fu_314 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf5_1_fu_314 <= src_buf5_2_fu_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf5_2_fu_318 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf5_2_fu_318 <= src_buf5_3_fu_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf5_3_fu_322 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf5_3_fu_322 <= src_buf5_4_fu_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf5_4_fu_326 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf5_4_fu_326 <= src_buf5_5_fu_1513_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf5_6_fu_218 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf5_6_fu_218 <= src_buf5_7_reg_2371;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf5_fu_310 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf5_fu_310 <= src_buf5_1_fu_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf6_1_fu_334 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf6_1_fu_334 <= src_buf6_2_fu_338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf6_2_fu_338 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf6_2_fu_338 <= src_buf6_3_fu_342;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf6_3_fu_342 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf6_3_fu_342 <= src_buf6_4_fu_346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf6_4_fu_346 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf6_4_fu_346 <= src_buf6_5_fu_1532_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf6_6_fu_222 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf6_6_fu_222 <= src_buf6_7_reg_2402;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf6_fu_330 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf6_fu_330 <= src_buf6_1_fu_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf7_1_fu_354 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf7_1_fu_354 <= src_buf7_2_fu_358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf7_2_fu_358 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf7_2_fu_358 <= src_buf7_3_fu_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf7_3_fu_362 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf7_3_fu_362 <= src_buf7_4_fu_366;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf7_4_fu_366 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf7_4_fu_366 <= src_buf7_5_fu_1551_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf7_6_fu_226 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf7_6_fu_226 <= src_buf7_7_reg_2433;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf7_fu_350 <= 24'd0;
        end else if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            src_buf7_fu_350 <= src_buf7_1_fu_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1000_reg_2243_pp0_iter10_reg <= icmp_ln1000_reg_2243_pp0_iter9_reg;
        icmp_ln1000_reg_2243_pp0_iter11_reg <= icmp_ln1000_reg_2243_pp0_iter10_reg;
        icmp_ln1000_reg_2243_pp0_iter12_reg <= icmp_ln1000_reg_2243_pp0_iter11_reg;
        icmp_ln1000_reg_2243_pp0_iter13_reg <= icmp_ln1000_reg_2243_pp0_iter12_reg;
        icmp_ln1000_reg_2243_pp0_iter14_reg <= icmp_ln1000_reg_2243_pp0_iter13_reg;
        icmp_ln1000_reg_2243_pp0_iter3_reg <= icmp_ln1000_reg_2243;
        icmp_ln1000_reg_2243_pp0_iter4_reg <= icmp_ln1000_reg_2243_pp0_iter3_reg;
        icmp_ln1000_reg_2243_pp0_iter5_reg <= icmp_ln1000_reg_2243_pp0_iter4_reg;
        icmp_ln1000_reg_2243_pp0_iter6_reg <= icmp_ln1000_reg_2243_pp0_iter5_reg;
        icmp_ln1000_reg_2243_pp0_iter7_reg <= icmp_ln1000_reg_2243_pp0_iter6_reg;
        icmp_ln1000_reg_2243_pp0_iter8_reg <= icmp_ln1000_reg_2243_pp0_iter7_reg;
        icmp_ln1000_reg_2243_pp0_iter9_reg <= icmp_ln1000_reg_2243_pp0_iter8_reg;
        icmp_ln964_reg_2204_pp0_iter10_reg <= icmp_ln964_reg_2204_pp0_iter9_reg;
        icmp_ln964_reg_2204_pp0_iter11_reg <= icmp_ln964_reg_2204_pp0_iter10_reg;
        icmp_ln964_reg_2204_pp0_iter12_reg <= icmp_ln964_reg_2204_pp0_iter11_reg;
        icmp_ln964_reg_2204_pp0_iter13_reg <= icmp_ln964_reg_2204_pp0_iter12_reg;
        icmp_ln964_reg_2204_pp0_iter2_reg <= icmp_ln964_reg_2204_pp0_iter1_reg;
        icmp_ln964_reg_2204_pp0_iter3_reg <= icmp_ln964_reg_2204_pp0_iter2_reg;
        icmp_ln964_reg_2204_pp0_iter4_reg <= icmp_ln964_reg_2204_pp0_iter3_reg;
        icmp_ln964_reg_2204_pp0_iter5_reg <= icmp_ln964_reg_2204_pp0_iter4_reg;
        icmp_ln964_reg_2204_pp0_iter6_reg <= icmp_ln964_reg_2204_pp0_iter5_reg;
        icmp_ln964_reg_2204_pp0_iter7_reg <= icmp_ln964_reg_2204_pp0_iter6_reg;
        icmp_ln964_reg_2204_pp0_iter8_reg <= icmp_ln964_reg_2204_pp0_iter7_reg;
        icmp_ln964_reg_2204_pp0_iter9_reg <= icmp_ln964_reg_2204_pp0_iter8_reg;
        src_buf1_10_reg_2266_pp0_iter10_reg <= src_buf1_10_reg_2266_pp0_iter9_reg;
        src_buf1_10_reg_2266_pp0_iter11_reg <= src_buf1_10_reg_2266_pp0_iter10_reg;
        src_buf1_10_reg_2266_pp0_iter12_reg <= src_buf1_10_reg_2266_pp0_iter11_reg;
        src_buf1_10_reg_2266_pp0_iter13_reg <= src_buf1_10_reg_2266_pp0_iter12_reg;
        src_buf1_10_reg_2266_pp0_iter4_reg <= src_buf1_10_reg_2266;
        src_buf1_10_reg_2266_pp0_iter5_reg <= src_buf1_10_reg_2266_pp0_iter4_reg;
        src_buf1_10_reg_2266_pp0_iter6_reg <= src_buf1_10_reg_2266_pp0_iter5_reg;
        src_buf1_10_reg_2266_pp0_iter7_reg <= src_buf1_10_reg_2266_pp0_iter6_reg;
        src_buf1_10_reg_2266_pp0_iter8_reg <= src_buf1_10_reg_2266_pp0_iter7_reg;
        src_buf1_10_reg_2266_pp0_iter9_reg <= src_buf1_10_reg_2266_pp0_iter8_reg;
        src_buf1_11_reg_2272_pp0_iter10_reg <= src_buf1_11_reg_2272_pp0_iter9_reg;
        src_buf1_11_reg_2272_pp0_iter11_reg <= src_buf1_11_reg_2272_pp0_iter10_reg;
        src_buf1_11_reg_2272_pp0_iter12_reg <= src_buf1_11_reg_2272_pp0_iter11_reg;
        src_buf1_11_reg_2272_pp0_iter13_reg <= src_buf1_11_reg_2272_pp0_iter12_reg;
        src_buf1_11_reg_2272_pp0_iter4_reg <= src_buf1_11_reg_2272;
        src_buf1_11_reg_2272_pp0_iter5_reg <= src_buf1_11_reg_2272_pp0_iter4_reg;
        src_buf1_11_reg_2272_pp0_iter6_reg <= src_buf1_11_reg_2272_pp0_iter5_reg;
        src_buf1_11_reg_2272_pp0_iter7_reg <= src_buf1_11_reg_2272_pp0_iter6_reg;
        src_buf1_11_reg_2272_pp0_iter8_reg <= src_buf1_11_reg_2272_pp0_iter7_reg;
        src_buf1_11_reg_2272_pp0_iter9_reg <= src_buf1_11_reg_2272_pp0_iter8_reg;
        src_buf1_7_reg_2247_pp0_iter10_reg <= src_buf1_7_reg_2247_pp0_iter9_reg;
        src_buf1_7_reg_2247_pp0_iter11_reg <= src_buf1_7_reg_2247_pp0_iter10_reg;
        src_buf1_7_reg_2247_pp0_iter12_reg <= src_buf1_7_reg_2247_pp0_iter11_reg;
        src_buf1_7_reg_2247_pp0_iter13_reg <= src_buf1_7_reg_2247_pp0_iter12_reg;
        src_buf1_7_reg_2247_pp0_iter4_reg <= src_buf1_7_reg_2247;
        src_buf1_7_reg_2247_pp0_iter5_reg <= src_buf1_7_reg_2247_pp0_iter4_reg;
        src_buf1_7_reg_2247_pp0_iter6_reg <= src_buf1_7_reg_2247_pp0_iter5_reg;
        src_buf1_7_reg_2247_pp0_iter7_reg <= src_buf1_7_reg_2247_pp0_iter6_reg;
        src_buf1_7_reg_2247_pp0_iter8_reg <= src_buf1_7_reg_2247_pp0_iter7_reg;
        src_buf1_7_reg_2247_pp0_iter9_reg <= src_buf1_7_reg_2247_pp0_iter8_reg;
        src_buf1_8_reg_2254_pp0_iter10_reg <= src_buf1_8_reg_2254_pp0_iter9_reg;
        src_buf1_8_reg_2254_pp0_iter11_reg <= src_buf1_8_reg_2254_pp0_iter10_reg;
        src_buf1_8_reg_2254_pp0_iter12_reg <= src_buf1_8_reg_2254_pp0_iter11_reg;
        src_buf1_8_reg_2254_pp0_iter13_reg <= src_buf1_8_reg_2254_pp0_iter12_reg;
        src_buf1_8_reg_2254_pp0_iter4_reg <= src_buf1_8_reg_2254;
        src_buf1_8_reg_2254_pp0_iter5_reg <= src_buf1_8_reg_2254_pp0_iter4_reg;
        src_buf1_8_reg_2254_pp0_iter6_reg <= src_buf1_8_reg_2254_pp0_iter5_reg;
        src_buf1_8_reg_2254_pp0_iter7_reg <= src_buf1_8_reg_2254_pp0_iter6_reg;
        src_buf1_8_reg_2254_pp0_iter8_reg <= src_buf1_8_reg_2254_pp0_iter7_reg;
        src_buf1_8_reg_2254_pp0_iter9_reg <= src_buf1_8_reg_2254_pp0_iter8_reg;
        src_buf1_9_reg_2260_pp0_iter10_reg <= src_buf1_9_reg_2260_pp0_iter9_reg;
        src_buf1_9_reg_2260_pp0_iter11_reg <= src_buf1_9_reg_2260_pp0_iter10_reg;
        src_buf1_9_reg_2260_pp0_iter12_reg <= src_buf1_9_reg_2260_pp0_iter11_reg;
        src_buf1_9_reg_2260_pp0_iter13_reg <= src_buf1_9_reg_2260_pp0_iter12_reg;
        src_buf1_9_reg_2260_pp0_iter4_reg <= src_buf1_9_reg_2260;
        src_buf1_9_reg_2260_pp0_iter5_reg <= src_buf1_9_reg_2260_pp0_iter4_reg;
        src_buf1_9_reg_2260_pp0_iter6_reg <= src_buf1_9_reg_2260_pp0_iter5_reg;
        src_buf1_9_reg_2260_pp0_iter7_reg <= src_buf1_9_reg_2260_pp0_iter6_reg;
        src_buf1_9_reg_2260_pp0_iter8_reg <= src_buf1_9_reg_2260_pp0_iter7_reg;
        src_buf1_9_reg_2260_pp0_iter9_reg <= src_buf1_9_reg_2260_pp0_iter8_reg;
        src_buf2_10_reg_2297_pp0_iter10_reg <= src_buf2_10_reg_2297_pp0_iter9_reg;
        src_buf2_10_reg_2297_pp0_iter11_reg <= src_buf2_10_reg_2297_pp0_iter10_reg;
        src_buf2_10_reg_2297_pp0_iter12_reg <= src_buf2_10_reg_2297_pp0_iter11_reg;
        src_buf2_10_reg_2297_pp0_iter13_reg <= src_buf2_10_reg_2297_pp0_iter12_reg;
        src_buf2_10_reg_2297_pp0_iter4_reg <= src_buf2_10_reg_2297;
        src_buf2_10_reg_2297_pp0_iter5_reg <= src_buf2_10_reg_2297_pp0_iter4_reg;
        src_buf2_10_reg_2297_pp0_iter6_reg <= src_buf2_10_reg_2297_pp0_iter5_reg;
        src_buf2_10_reg_2297_pp0_iter7_reg <= src_buf2_10_reg_2297_pp0_iter6_reg;
        src_buf2_10_reg_2297_pp0_iter8_reg <= src_buf2_10_reg_2297_pp0_iter7_reg;
        src_buf2_10_reg_2297_pp0_iter9_reg <= src_buf2_10_reg_2297_pp0_iter8_reg;
        src_buf2_11_reg_2303_pp0_iter10_reg <= src_buf2_11_reg_2303_pp0_iter9_reg;
        src_buf2_11_reg_2303_pp0_iter11_reg <= src_buf2_11_reg_2303_pp0_iter10_reg;
        src_buf2_11_reg_2303_pp0_iter12_reg <= src_buf2_11_reg_2303_pp0_iter11_reg;
        src_buf2_11_reg_2303_pp0_iter13_reg <= src_buf2_11_reg_2303_pp0_iter12_reg;
        src_buf2_11_reg_2303_pp0_iter4_reg <= src_buf2_11_reg_2303;
        src_buf2_11_reg_2303_pp0_iter5_reg <= src_buf2_11_reg_2303_pp0_iter4_reg;
        src_buf2_11_reg_2303_pp0_iter6_reg <= src_buf2_11_reg_2303_pp0_iter5_reg;
        src_buf2_11_reg_2303_pp0_iter7_reg <= src_buf2_11_reg_2303_pp0_iter6_reg;
        src_buf2_11_reg_2303_pp0_iter8_reg <= src_buf2_11_reg_2303_pp0_iter7_reg;
        src_buf2_11_reg_2303_pp0_iter9_reg <= src_buf2_11_reg_2303_pp0_iter8_reg;
        src_buf2_7_reg_2278_pp0_iter10_reg <= src_buf2_7_reg_2278_pp0_iter9_reg;
        src_buf2_7_reg_2278_pp0_iter11_reg <= src_buf2_7_reg_2278_pp0_iter10_reg;
        src_buf2_7_reg_2278_pp0_iter12_reg <= src_buf2_7_reg_2278_pp0_iter11_reg;
        src_buf2_7_reg_2278_pp0_iter13_reg <= src_buf2_7_reg_2278_pp0_iter12_reg;
        src_buf2_7_reg_2278_pp0_iter4_reg <= src_buf2_7_reg_2278;
        src_buf2_7_reg_2278_pp0_iter5_reg <= src_buf2_7_reg_2278_pp0_iter4_reg;
        src_buf2_7_reg_2278_pp0_iter6_reg <= src_buf2_7_reg_2278_pp0_iter5_reg;
        src_buf2_7_reg_2278_pp0_iter7_reg <= src_buf2_7_reg_2278_pp0_iter6_reg;
        src_buf2_7_reg_2278_pp0_iter8_reg <= src_buf2_7_reg_2278_pp0_iter7_reg;
        src_buf2_7_reg_2278_pp0_iter9_reg <= src_buf2_7_reg_2278_pp0_iter8_reg;
        src_buf2_8_reg_2285_pp0_iter10_reg <= src_buf2_8_reg_2285_pp0_iter9_reg;
        src_buf2_8_reg_2285_pp0_iter11_reg <= src_buf2_8_reg_2285_pp0_iter10_reg;
        src_buf2_8_reg_2285_pp0_iter12_reg <= src_buf2_8_reg_2285_pp0_iter11_reg;
        src_buf2_8_reg_2285_pp0_iter13_reg <= src_buf2_8_reg_2285_pp0_iter12_reg;
        src_buf2_8_reg_2285_pp0_iter4_reg <= src_buf2_8_reg_2285;
        src_buf2_8_reg_2285_pp0_iter5_reg <= src_buf2_8_reg_2285_pp0_iter4_reg;
        src_buf2_8_reg_2285_pp0_iter6_reg <= src_buf2_8_reg_2285_pp0_iter5_reg;
        src_buf2_8_reg_2285_pp0_iter7_reg <= src_buf2_8_reg_2285_pp0_iter6_reg;
        src_buf2_8_reg_2285_pp0_iter8_reg <= src_buf2_8_reg_2285_pp0_iter7_reg;
        src_buf2_8_reg_2285_pp0_iter9_reg <= src_buf2_8_reg_2285_pp0_iter8_reg;
        src_buf2_9_reg_2291_pp0_iter10_reg <= src_buf2_9_reg_2291_pp0_iter9_reg;
        src_buf2_9_reg_2291_pp0_iter11_reg <= src_buf2_9_reg_2291_pp0_iter10_reg;
        src_buf2_9_reg_2291_pp0_iter12_reg <= src_buf2_9_reg_2291_pp0_iter11_reg;
        src_buf2_9_reg_2291_pp0_iter13_reg <= src_buf2_9_reg_2291_pp0_iter12_reg;
        src_buf2_9_reg_2291_pp0_iter4_reg <= src_buf2_9_reg_2291;
        src_buf2_9_reg_2291_pp0_iter5_reg <= src_buf2_9_reg_2291_pp0_iter4_reg;
        src_buf2_9_reg_2291_pp0_iter6_reg <= src_buf2_9_reg_2291_pp0_iter5_reg;
        src_buf2_9_reg_2291_pp0_iter7_reg <= src_buf2_9_reg_2291_pp0_iter6_reg;
        src_buf2_9_reg_2291_pp0_iter8_reg <= src_buf2_9_reg_2291_pp0_iter7_reg;
        src_buf2_9_reg_2291_pp0_iter9_reg <= src_buf2_9_reg_2291_pp0_iter8_reg;
        src_buf3_10_reg_2328_pp0_iter10_reg <= src_buf3_10_reg_2328_pp0_iter9_reg;
        src_buf3_10_reg_2328_pp0_iter11_reg <= src_buf3_10_reg_2328_pp0_iter10_reg;
        src_buf3_10_reg_2328_pp0_iter12_reg <= src_buf3_10_reg_2328_pp0_iter11_reg;
        src_buf3_10_reg_2328_pp0_iter13_reg <= src_buf3_10_reg_2328_pp0_iter12_reg;
        src_buf3_10_reg_2328_pp0_iter4_reg <= src_buf3_10_reg_2328;
        src_buf3_10_reg_2328_pp0_iter5_reg <= src_buf3_10_reg_2328_pp0_iter4_reg;
        src_buf3_10_reg_2328_pp0_iter6_reg <= src_buf3_10_reg_2328_pp0_iter5_reg;
        src_buf3_10_reg_2328_pp0_iter7_reg <= src_buf3_10_reg_2328_pp0_iter6_reg;
        src_buf3_10_reg_2328_pp0_iter8_reg <= src_buf3_10_reg_2328_pp0_iter7_reg;
        src_buf3_10_reg_2328_pp0_iter9_reg <= src_buf3_10_reg_2328_pp0_iter8_reg;
        src_buf3_11_reg_2334_pp0_iter10_reg <= src_buf3_11_reg_2334_pp0_iter9_reg;
        src_buf3_11_reg_2334_pp0_iter11_reg <= src_buf3_11_reg_2334_pp0_iter10_reg;
        src_buf3_11_reg_2334_pp0_iter12_reg <= src_buf3_11_reg_2334_pp0_iter11_reg;
        src_buf3_11_reg_2334_pp0_iter13_reg <= src_buf3_11_reg_2334_pp0_iter12_reg;
        src_buf3_11_reg_2334_pp0_iter4_reg <= src_buf3_11_reg_2334;
        src_buf3_11_reg_2334_pp0_iter5_reg <= src_buf3_11_reg_2334_pp0_iter4_reg;
        src_buf3_11_reg_2334_pp0_iter6_reg <= src_buf3_11_reg_2334_pp0_iter5_reg;
        src_buf3_11_reg_2334_pp0_iter7_reg <= src_buf3_11_reg_2334_pp0_iter6_reg;
        src_buf3_11_reg_2334_pp0_iter8_reg <= src_buf3_11_reg_2334_pp0_iter7_reg;
        src_buf3_11_reg_2334_pp0_iter9_reg <= src_buf3_11_reg_2334_pp0_iter8_reg;
        src_buf3_7_reg_2309_pp0_iter10_reg <= src_buf3_7_reg_2309_pp0_iter9_reg;
        src_buf3_7_reg_2309_pp0_iter11_reg <= src_buf3_7_reg_2309_pp0_iter10_reg;
        src_buf3_7_reg_2309_pp0_iter12_reg <= src_buf3_7_reg_2309_pp0_iter11_reg;
        src_buf3_7_reg_2309_pp0_iter13_reg <= src_buf3_7_reg_2309_pp0_iter12_reg;
        src_buf3_7_reg_2309_pp0_iter4_reg <= src_buf3_7_reg_2309;
        src_buf3_7_reg_2309_pp0_iter5_reg <= src_buf3_7_reg_2309_pp0_iter4_reg;
        src_buf3_7_reg_2309_pp0_iter6_reg <= src_buf3_7_reg_2309_pp0_iter5_reg;
        src_buf3_7_reg_2309_pp0_iter7_reg <= src_buf3_7_reg_2309_pp0_iter6_reg;
        src_buf3_7_reg_2309_pp0_iter8_reg <= src_buf3_7_reg_2309_pp0_iter7_reg;
        src_buf3_7_reg_2309_pp0_iter9_reg <= src_buf3_7_reg_2309_pp0_iter8_reg;
        src_buf3_8_reg_2316_pp0_iter10_reg <= src_buf3_8_reg_2316_pp0_iter9_reg;
        src_buf3_8_reg_2316_pp0_iter11_reg <= src_buf3_8_reg_2316_pp0_iter10_reg;
        src_buf3_8_reg_2316_pp0_iter12_reg <= src_buf3_8_reg_2316_pp0_iter11_reg;
        src_buf3_8_reg_2316_pp0_iter13_reg <= src_buf3_8_reg_2316_pp0_iter12_reg;
        src_buf3_8_reg_2316_pp0_iter4_reg <= src_buf3_8_reg_2316;
        src_buf3_8_reg_2316_pp0_iter5_reg <= src_buf3_8_reg_2316_pp0_iter4_reg;
        src_buf3_8_reg_2316_pp0_iter6_reg <= src_buf3_8_reg_2316_pp0_iter5_reg;
        src_buf3_8_reg_2316_pp0_iter7_reg <= src_buf3_8_reg_2316_pp0_iter6_reg;
        src_buf3_8_reg_2316_pp0_iter8_reg <= src_buf3_8_reg_2316_pp0_iter7_reg;
        src_buf3_8_reg_2316_pp0_iter9_reg <= src_buf3_8_reg_2316_pp0_iter8_reg;
        src_buf3_9_reg_2322_pp0_iter10_reg <= src_buf3_9_reg_2322_pp0_iter9_reg;
        src_buf3_9_reg_2322_pp0_iter11_reg <= src_buf3_9_reg_2322_pp0_iter10_reg;
        src_buf3_9_reg_2322_pp0_iter12_reg <= src_buf3_9_reg_2322_pp0_iter11_reg;
        src_buf3_9_reg_2322_pp0_iter13_reg <= src_buf3_9_reg_2322_pp0_iter12_reg;
        src_buf3_9_reg_2322_pp0_iter4_reg <= src_buf3_9_reg_2322;
        src_buf3_9_reg_2322_pp0_iter5_reg <= src_buf3_9_reg_2322_pp0_iter4_reg;
        src_buf3_9_reg_2322_pp0_iter6_reg <= src_buf3_9_reg_2322_pp0_iter5_reg;
        src_buf3_9_reg_2322_pp0_iter7_reg <= src_buf3_9_reg_2322_pp0_iter6_reg;
        src_buf3_9_reg_2322_pp0_iter8_reg <= src_buf3_9_reg_2322_pp0_iter7_reg;
        src_buf3_9_reg_2322_pp0_iter9_reg <= src_buf3_9_reg_2322_pp0_iter8_reg;
        src_buf4_10_reg_2359_pp0_iter10_reg <= src_buf4_10_reg_2359_pp0_iter9_reg;
        src_buf4_10_reg_2359_pp0_iter11_reg <= src_buf4_10_reg_2359_pp0_iter10_reg;
        src_buf4_10_reg_2359_pp0_iter12_reg <= src_buf4_10_reg_2359_pp0_iter11_reg;
        src_buf4_10_reg_2359_pp0_iter13_reg <= src_buf4_10_reg_2359_pp0_iter12_reg;
        src_buf4_10_reg_2359_pp0_iter4_reg <= src_buf4_10_reg_2359;
        src_buf4_10_reg_2359_pp0_iter5_reg <= src_buf4_10_reg_2359_pp0_iter4_reg;
        src_buf4_10_reg_2359_pp0_iter6_reg <= src_buf4_10_reg_2359_pp0_iter5_reg;
        src_buf4_10_reg_2359_pp0_iter7_reg <= src_buf4_10_reg_2359_pp0_iter6_reg;
        src_buf4_10_reg_2359_pp0_iter8_reg <= src_buf4_10_reg_2359_pp0_iter7_reg;
        src_buf4_10_reg_2359_pp0_iter9_reg <= src_buf4_10_reg_2359_pp0_iter8_reg;
        src_buf4_11_reg_2365_pp0_iter10_reg <= src_buf4_11_reg_2365_pp0_iter9_reg;
        src_buf4_11_reg_2365_pp0_iter11_reg <= src_buf4_11_reg_2365_pp0_iter10_reg;
        src_buf4_11_reg_2365_pp0_iter12_reg <= src_buf4_11_reg_2365_pp0_iter11_reg;
        src_buf4_11_reg_2365_pp0_iter13_reg <= src_buf4_11_reg_2365_pp0_iter12_reg;
        src_buf4_11_reg_2365_pp0_iter4_reg <= src_buf4_11_reg_2365;
        src_buf4_11_reg_2365_pp0_iter5_reg <= src_buf4_11_reg_2365_pp0_iter4_reg;
        src_buf4_11_reg_2365_pp0_iter6_reg <= src_buf4_11_reg_2365_pp0_iter5_reg;
        src_buf4_11_reg_2365_pp0_iter7_reg <= src_buf4_11_reg_2365_pp0_iter6_reg;
        src_buf4_11_reg_2365_pp0_iter8_reg <= src_buf4_11_reg_2365_pp0_iter7_reg;
        src_buf4_11_reg_2365_pp0_iter9_reg <= src_buf4_11_reg_2365_pp0_iter8_reg;
        src_buf4_7_reg_2340_pp0_iter10_reg <= src_buf4_7_reg_2340_pp0_iter9_reg;
        src_buf4_7_reg_2340_pp0_iter11_reg <= src_buf4_7_reg_2340_pp0_iter10_reg;
        src_buf4_7_reg_2340_pp0_iter12_reg <= src_buf4_7_reg_2340_pp0_iter11_reg;
        src_buf4_7_reg_2340_pp0_iter13_reg <= src_buf4_7_reg_2340_pp0_iter12_reg;
        src_buf4_7_reg_2340_pp0_iter4_reg <= src_buf4_7_reg_2340;
        src_buf4_7_reg_2340_pp0_iter5_reg <= src_buf4_7_reg_2340_pp0_iter4_reg;
        src_buf4_7_reg_2340_pp0_iter6_reg <= src_buf4_7_reg_2340_pp0_iter5_reg;
        src_buf4_7_reg_2340_pp0_iter7_reg <= src_buf4_7_reg_2340_pp0_iter6_reg;
        src_buf4_7_reg_2340_pp0_iter8_reg <= src_buf4_7_reg_2340_pp0_iter7_reg;
        src_buf4_7_reg_2340_pp0_iter9_reg <= src_buf4_7_reg_2340_pp0_iter8_reg;
        src_buf4_8_reg_2347_pp0_iter10_reg <= src_buf4_8_reg_2347_pp0_iter9_reg;
        src_buf4_8_reg_2347_pp0_iter11_reg <= src_buf4_8_reg_2347_pp0_iter10_reg;
        src_buf4_8_reg_2347_pp0_iter12_reg <= src_buf4_8_reg_2347_pp0_iter11_reg;
        src_buf4_8_reg_2347_pp0_iter13_reg <= src_buf4_8_reg_2347_pp0_iter12_reg;
        src_buf4_8_reg_2347_pp0_iter4_reg <= src_buf4_8_reg_2347;
        src_buf4_8_reg_2347_pp0_iter5_reg <= src_buf4_8_reg_2347_pp0_iter4_reg;
        src_buf4_8_reg_2347_pp0_iter6_reg <= src_buf4_8_reg_2347_pp0_iter5_reg;
        src_buf4_8_reg_2347_pp0_iter7_reg <= src_buf4_8_reg_2347_pp0_iter6_reg;
        src_buf4_8_reg_2347_pp0_iter8_reg <= src_buf4_8_reg_2347_pp0_iter7_reg;
        src_buf4_8_reg_2347_pp0_iter9_reg <= src_buf4_8_reg_2347_pp0_iter8_reg;
        src_buf4_9_reg_2353_pp0_iter10_reg <= src_buf4_9_reg_2353_pp0_iter9_reg;
        src_buf4_9_reg_2353_pp0_iter11_reg <= src_buf4_9_reg_2353_pp0_iter10_reg;
        src_buf4_9_reg_2353_pp0_iter12_reg <= src_buf4_9_reg_2353_pp0_iter11_reg;
        src_buf4_9_reg_2353_pp0_iter13_reg <= src_buf4_9_reg_2353_pp0_iter12_reg;
        src_buf4_9_reg_2353_pp0_iter4_reg <= src_buf4_9_reg_2353;
        src_buf4_9_reg_2353_pp0_iter5_reg <= src_buf4_9_reg_2353_pp0_iter4_reg;
        src_buf4_9_reg_2353_pp0_iter6_reg <= src_buf4_9_reg_2353_pp0_iter5_reg;
        src_buf4_9_reg_2353_pp0_iter7_reg <= src_buf4_9_reg_2353_pp0_iter6_reg;
        src_buf4_9_reg_2353_pp0_iter8_reg <= src_buf4_9_reg_2353_pp0_iter7_reg;
        src_buf4_9_reg_2353_pp0_iter9_reg <= src_buf4_9_reg_2353_pp0_iter8_reg;
        src_buf5_10_reg_2390_pp0_iter10_reg <= src_buf5_10_reg_2390_pp0_iter9_reg;
        src_buf5_10_reg_2390_pp0_iter11_reg <= src_buf5_10_reg_2390_pp0_iter10_reg;
        src_buf5_10_reg_2390_pp0_iter12_reg <= src_buf5_10_reg_2390_pp0_iter11_reg;
        src_buf5_10_reg_2390_pp0_iter13_reg <= src_buf5_10_reg_2390_pp0_iter12_reg;
        src_buf5_10_reg_2390_pp0_iter4_reg <= src_buf5_10_reg_2390;
        src_buf5_10_reg_2390_pp0_iter5_reg <= src_buf5_10_reg_2390_pp0_iter4_reg;
        src_buf5_10_reg_2390_pp0_iter6_reg <= src_buf5_10_reg_2390_pp0_iter5_reg;
        src_buf5_10_reg_2390_pp0_iter7_reg <= src_buf5_10_reg_2390_pp0_iter6_reg;
        src_buf5_10_reg_2390_pp0_iter8_reg <= src_buf5_10_reg_2390_pp0_iter7_reg;
        src_buf5_10_reg_2390_pp0_iter9_reg <= src_buf5_10_reg_2390_pp0_iter8_reg;
        src_buf5_11_reg_2396_pp0_iter10_reg <= src_buf5_11_reg_2396_pp0_iter9_reg;
        src_buf5_11_reg_2396_pp0_iter11_reg <= src_buf5_11_reg_2396_pp0_iter10_reg;
        src_buf5_11_reg_2396_pp0_iter12_reg <= src_buf5_11_reg_2396_pp0_iter11_reg;
        src_buf5_11_reg_2396_pp0_iter13_reg <= src_buf5_11_reg_2396_pp0_iter12_reg;
        src_buf5_11_reg_2396_pp0_iter4_reg <= src_buf5_11_reg_2396;
        src_buf5_11_reg_2396_pp0_iter5_reg <= src_buf5_11_reg_2396_pp0_iter4_reg;
        src_buf5_11_reg_2396_pp0_iter6_reg <= src_buf5_11_reg_2396_pp0_iter5_reg;
        src_buf5_11_reg_2396_pp0_iter7_reg <= src_buf5_11_reg_2396_pp0_iter6_reg;
        src_buf5_11_reg_2396_pp0_iter8_reg <= src_buf5_11_reg_2396_pp0_iter7_reg;
        src_buf5_11_reg_2396_pp0_iter9_reg <= src_buf5_11_reg_2396_pp0_iter8_reg;
        src_buf5_7_reg_2371_pp0_iter10_reg <= src_buf5_7_reg_2371_pp0_iter9_reg;
        src_buf5_7_reg_2371_pp0_iter11_reg <= src_buf5_7_reg_2371_pp0_iter10_reg;
        src_buf5_7_reg_2371_pp0_iter12_reg <= src_buf5_7_reg_2371_pp0_iter11_reg;
        src_buf5_7_reg_2371_pp0_iter13_reg <= src_buf5_7_reg_2371_pp0_iter12_reg;
        src_buf5_7_reg_2371_pp0_iter4_reg <= src_buf5_7_reg_2371;
        src_buf5_7_reg_2371_pp0_iter5_reg <= src_buf5_7_reg_2371_pp0_iter4_reg;
        src_buf5_7_reg_2371_pp0_iter6_reg <= src_buf5_7_reg_2371_pp0_iter5_reg;
        src_buf5_7_reg_2371_pp0_iter7_reg <= src_buf5_7_reg_2371_pp0_iter6_reg;
        src_buf5_7_reg_2371_pp0_iter8_reg <= src_buf5_7_reg_2371_pp0_iter7_reg;
        src_buf5_7_reg_2371_pp0_iter9_reg <= src_buf5_7_reg_2371_pp0_iter8_reg;
        src_buf5_8_reg_2378_pp0_iter10_reg <= src_buf5_8_reg_2378_pp0_iter9_reg;
        src_buf5_8_reg_2378_pp0_iter11_reg <= src_buf5_8_reg_2378_pp0_iter10_reg;
        src_buf5_8_reg_2378_pp0_iter12_reg <= src_buf5_8_reg_2378_pp0_iter11_reg;
        src_buf5_8_reg_2378_pp0_iter13_reg <= src_buf5_8_reg_2378_pp0_iter12_reg;
        src_buf5_8_reg_2378_pp0_iter4_reg <= src_buf5_8_reg_2378;
        src_buf5_8_reg_2378_pp0_iter5_reg <= src_buf5_8_reg_2378_pp0_iter4_reg;
        src_buf5_8_reg_2378_pp0_iter6_reg <= src_buf5_8_reg_2378_pp0_iter5_reg;
        src_buf5_8_reg_2378_pp0_iter7_reg <= src_buf5_8_reg_2378_pp0_iter6_reg;
        src_buf5_8_reg_2378_pp0_iter8_reg <= src_buf5_8_reg_2378_pp0_iter7_reg;
        src_buf5_8_reg_2378_pp0_iter9_reg <= src_buf5_8_reg_2378_pp0_iter8_reg;
        src_buf5_9_reg_2384_pp0_iter10_reg <= src_buf5_9_reg_2384_pp0_iter9_reg;
        src_buf5_9_reg_2384_pp0_iter11_reg <= src_buf5_9_reg_2384_pp0_iter10_reg;
        src_buf5_9_reg_2384_pp0_iter12_reg <= src_buf5_9_reg_2384_pp0_iter11_reg;
        src_buf5_9_reg_2384_pp0_iter13_reg <= src_buf5_9_reg_2384_pp0_iter12_reg;
        src_buf5_9_reg_2384_pp0_iter4_reg <= src_buf5_9_reg_2384;
        src_buf5_9_reg_2384_pp0_iter5_reg <= src_buf5_9_reg_2384_pp0_iter4_reg;
        src_buf5_9_reg_2384_pp0_iter6_reg <= src_buf5_9_reg_2384_pp0_iter5_reg;
        src_buf5_9_reg_2384_pp0_iter7_reg <= src_buf5_9_reg_2384_pp0_iter6_reg;
        src_buf5_9_reg_2384_pp0_iter8_reg <= src_buf5_9_reg_2384_pp0_iter7_reg;
        src_buf5_9_reg_2384_pp0_iter9_reg <= src_buf5_9_reg_2384_pp0_iter8_reg;
        src_buf6_10_reg_2421_pp0_iter10_reg <= src_buf6_10_reg_2421_pp0_iter9_reg;
        src_buf6_10_reg_2421_pp0_iter11_reg <= src_buf6_10_reg_2421_pp0_iter10_reg;
        src_buf6_10_reg_2421_pp0_iter12_reg <= src_buf6_10_reg_2421_pp0_iter11_reg;
        src_buf6_10_reg_2421_pp0_iter13_reg <= src_buf6_10_reg_2421_pp0_iter12_reg;
        src_buf6_10_reg_2421_pp0_iter4_reg <= src_buf6_10_reg_2421;
        src_buf6_10_reg_2421_pp0_iter5_reg <= src_buf6_10_reg_2421_pp0_iter4_reg;
        src_buf6_10_reg_2421_pp0_iter6_reg <= src_buf6_10_reg_2421_pp0_iter5_reg;
        src_buf6_10_reg_2421_pp0_iter7_reg <= src_buf6_10_reg_2421_pp0_iter6_reg;
        src_buf6_10_reg_2421_pp0_iter8_reg <= src_buf6_10_reg_2421_pp0_iter7_reg;
        src_buf6_10_reg_2421_pp0_iter9_reg <= src_buf6_10_reg_2421_pp0_iter8_reg;
        src_buf6_11_reg_2427_pp0_iter10_reg <= src_buf6_11_reg_2427_pp0_iter9_reg;
        src_buf6_11_reg_2427_pp0_iter11_reg <= src_buf6_11_reg_2427_pp0_iter10_reg;
        src_buf6_11_reg_2427_pp0_iter12_reg <= src_buf6_11_reg_2427_pp0_iter11_reg;
        src_buf6_11_reg_2427_pp0_iter13_reg <= src_buf6_11_reg_2427_pp0_iter12_reg;
        src_buf6_11_reg_2427_pp0_iter4_reg <= src_buf6_11_reg_2427;
        src_buf6_11_reg_2427_pp0_iter5_reg <= src_buf6_11_reg_2427_pp0_iter4_reg;
        src_buf6_11_reg_2427_pp0_iter6_reg <= src_buf6_11_reg_2427_pp0_iter5_reg;
        src_buf6_11_reg_2427_pp0_iter7_reg <= src_buf6_11_reg_2427_pp0_iter6_reg;
        src_buf6_11_reg_2427_pp0_iter8_reg <= src_buf6_11_reg_2427_pp0_iter7_reg;
        src_buf6_11_reg_2427_pp0_iter9_reg <= src_buf6_11_reg_2427_pp0_iter8_reg;
        src_buf6_7_reg_2402_pp0_iter10_reg <= src_buf6_7_reg_2402_pp0_iter9_reg;
        src_buf6_7_reg_2402_pp0_iter11_reg <= src_buf6_7_reg_2402_pp0_iter10_reg;
        src_buf6_7_reg_2402_pp0_iter12_reg <= src_buf6_7_reg_2402_pp0_iter11_reg;
        src_buf6_7_reg_2402_pp0_iter13_reg <= src_buf6_7_reg_2402_pp0_iter12_reg;
        src_buf6_7_reg_2402_pp0_iter4_reg <= src_buf6_7_reg_2402;
        src_buf6_7_reg_2402_pp0_iter5_reg <= src_buf6_7_reg_2402_pp0_iter4_reg;
        src_buf6_7_reg_2402_pp0_iter6_reg <= src_buf6_7_reg_2402_pp0_iter5_reg;
        src_buf6_7_reg_2402_pp0_iter7_reg <= src_buf6_7_reg_2402_pp0_iter6_reg;
        src_buf6_7_reg_2402_pp0_iter8_reg <= src_buf6_7_reg_2402_pp0_iter7_reg;
        src_buf6_7_reg_2402_pp0_iter9_reg <= src_buf6_7_reg_2402_pp0_iter8_reg;
        src_buf6_8_reg_2409_pp0_iter10_reg <= src_buf6_8_reg_2409_pp0_iter9_reg;
        src_buf6_8_reg_2409_pp0_iter11_reg <= src_buf6_8_reg_2409_pp0_iter10_reg;
        src_buf6_8_reg_2409_pp0_iter12_reg <= src_buf6_8_reg_2409_pp0_iter11_reg;
        src_buf6_8_reg_2409_pp0_iter13_reg <= src_buf6_8_reg_2409_pp0_iter12_reg;
        src_buf6_8_reg_2409_pp0_iter4_reg <= src_buf6_8_reg_2409;
        src_buf6_8_reg_2409_pp0_iter5_reg <= src_buf6_8_reg_2409_pp0_iter4_reg;
        src_buf6_8_reg_2409_pp0_iter6_reg <= src_buf6_8_reg_2409_pp0_iter5_reg;
        src_buf6_8_reg_2409_pp0_iter7_reg <= src_buf6_8_reg_2409_pp0_iter6_reg;
        src_buf6_8_reg_2409_pp0_iter8_reg <= src_buf6_8_reg_2409_pp0_iter7_reg;
        src_buf6_8_reg_2409_pp0_iter9_reg <= src_buf6_8_reg_2409_pp0_iter8_reg;
        src_buf6_9_reg_2415_pp0_iter10_reg <= src_buf6_9_reg_2415_pp0_iter9_reg;
        src_buf6_9_reg_2415_pp0_iter11_reg <= src_buf6_9_reg_2415_pp0_iter10_reg;
        src_buf6_9_reg_2415_pp0_iter12_reg <= src_buf6_9_reg_2415_pp0_iter11_reg;
        src_buf6_9_reg_2415_pp0_iter13_reg <= src_buf6_9_reg_2415_pp0_iter12_reg;
        src_buf6_9_reg_2415_pp0_iter4_reg <= src_buf6_9_reg_2415;
        src_buf6_9_reg_2415_pp0_iter5_reg <= src_buf6_9_reg_2415_pp0_iter4_reg;
        src_buf6_9_reg_2415_pp0_iter6_reg <= src_buf6_9_reg_2415_pp0_iter5_reg;
        src_buf6_9_reg_2415_pp0_iter7_reg <= src_buf6_9_reg_2415_pp0_iter6_reg;
        src_buf6_9_reg_2415_pp0_iter8_reg <= src_buf6_9_reg_2415_pp0_iter7_reg;
        src_buf6_9_reg_2415_pp0_iter9_reg <= src_buf6_9_reg_2415_pp0_iter8_reg;
        src_buf7_10_reg_2452_pp0_iter10_reg <= src_buf7_10_reg_2452_pp0_iter9_reg;
        src_buf7_10_reg_2452_pp0_iter11_reg <= src_buf7_10_reg_2452_pp0_iter10_reg;
        src_buf7_10_reg_2452_pp0_iter12_reg <= src_buf7_10_reg_2452_pp0_iter11_reg;
        src_buf7_10_reg_2452_pp0_iter13_reg <= src_buf7_10_reg_2452_pp0_iter12_reg;
        src_buf7_10_reg_2452_pp0_iter4_reg <= src_buf7_10_reg_2452;
        src_buf7_10_reg_2452_pp0_iter5_reg <= src_buf7_10_reg_2452_pp0_iter4_reg;
        src_buf7_10_reg_2452_pp0_iter6_reg <= src_buf7_10_reg_2452_pp0_iter5_reg;
        src_buf7_10_reg_2452_pp0_iter7_reg <= src_buf7_10_reg_2452_pp0_iter6_reg;
        src_buf7_10_reg_2452_pp0_iter8_reg <= src_buf7_10_reg_2452_pp0_iter7_reg;
        src_buf7_10_reg_2452_pp0_iter9_reg <= src_buf7_10_reg_2452_pp0_iter8_reg;
        src_buf7_11_reg_2458_pp0_iter10_reg <= src_buf7_11_reg_2458_pp0_iter9_reg;
        src_buf7_11_reg_2458_pp0_iter11_reg <= src_buf7_11_reg_2458_pp0_iter10_reg;
        src_buf7_11_reg_2458_pp0_iter12_reg <= src_buf7_11_reg_2458_pp0_iter11_reg;
        src_buf7_11_reg_2458_pp0_iter13_reg <= src_buf7_11_reg_2458_pp0_iter12_reg;
        src_buf7_11_reg_2458_pp0_iter4_reg <= src_buf7_11_reg_2458;
        src_buf7_11_reg_2458_pp0_iter5_reg <= src_buf7_11_reg_2458_pp0_iter4_reg;
        src_buf7_11_reg_2458_pp0_iter6_reg <= src_buf7_11_reg_2458_pp0_iter5_reg;
        src_buf7_11_reg_2458_pp0_iter7_reg <= src_buf7_11_reg_2458_pp0_iter6_reg;
        src_buf7_11_reg_2458_pp0_iter8_reg <= src_buf7_11_reg_2458_pp0_iter7_reg;
        src_buf7_11_reg_2458_pp0_iter9_reg <= src_buf7_11_reg_2458_pp0_iter8_reg;
        src_buf7_7_reg_2433_pp0_iter10_reg <= src_buf7_7_reg_2433_pp0_iter9_reg;
        src_buf7_7_reg_2433_pp0_iter11_reg <= src_buf7_7_reg_2433_pp0_iter10_reg;
        src_buf7_7_reg_2433_pp0_iter12_reg <= src_buf7_7_reg_2433_pp0_iter11_reg;
        src_buf7_7_reg_2433_pp0_iter13_reg <= src_buf7_7_reg_2433_pp0_iter12_reg;
        src_buf7_7_reg_2433_pp0_iter4_reg <= src_buf7_7_reg_2433;
        src_buf7_7_reg_2433_pp0_iter5_reg <= src_buf7_7_reg_2433_pp0_iter4_reg;
        src_buf7_7_reg_2433_pp0_iter6_reg <= src_buf7_7_reg_2433_pp0_iter5_reg;
        src_buf7_7_reg_2433_pp0_iter7_reg <= src_buf7_7_reg_2433_pp0_iter6_reg;
        src_buf7_7_reg_2433_pp0_iter8_reg <= src_buf7_7_reg_2433_pp0_iter7_reg;
        src_buf7_7_reg_2433_pp0_iter9_reg <= src_buf7_7_reg_2433_pp0_iter8_reg;
        src_buf7_8_reg_2440_pp0_iter10_reg <= src_buf7_8_reg_2440_pp0_iter9_reg;
        src_buf7_8_reg_2440_pp0_iter11_reg <= src_buf7_8_reg_2440_pp0_iter10_reg;
        src_buf7_8_reg_2440_pp0_iter12_reg <= src_buf7_8_reg_2440_pp0_iter11_reg;
        src_buf7_8_reg_2440_pp0_iter13_reg <= src_buf7_8_reg_2440_pp0_iter12_reg;
        src_buf7_8_reg_2440_pp0_iter4_reg <= src_buf7_8_reg_2440;
        src_buf7_8_reg_2440_pp0_iter5_reg <= src_buf7_8_reg_2440_pp0_iter4_reg;
        src_buf7_8_reg_2440_pp0_iter6_reg <= src_buf7_8_reg_2440_pp0_iter5_reg;
        src_buf7_8_reg_2440_pp0_iter7_reg <= src_buf7_8_reg_2440_pp0_iter6_reg;
        src_buf7_8_reg_2440_pp0_iter8_reg <= src_buf7_8_reg_2440_pp0_iter7_reg;
        src_buf7_8_reg_2440_pp0_iter9_reg <= src_buf7_8_reg_2440_pp0_iter8_reg;
        src_buf7_9_reg_2446_pp0_iter10_reg <= src_buf7_9_reg_2446_pp0_iter9_reg;
        src_buf7_9_reg_2446_pp0_iter11_reg <= src_buf7_9_reg_2446_pp0_iter10_reg;
        src_buf7_9_reg_2446_pp0_iter12_reg <= src_buf7_9_reg_2446_pp0_iter11_reg;
        src_buf7_9_reg_2446_pp0_iter13_reg <= src_buf7_9_reg_2446_pp0_iter12_reg;
        src_buf7_9_reg_2446_pp0_iter4_reg <= src_buf7_9_reg_2446;
        src_buf7_9_reg_2446_pp0_iter5_reg <= src_buf7_9_reg_2446_pp0_iter4_reg;
        src_buf7_9_reg_2446_pp0_iter6_reg <= src_buf7_9_reg_2446_pp0_iter5_reg;
        src_buf7_9_reg_2446_pp0_iter7_reg <= src_buf7_9_reg_2446_pp0_iter6_reg;
        src_buf7_9_reg_2446_pp0_iter8_reg <= src_buf7_9_reg_2446_pp0_iter7_reg;
        src_buf7_9_reg_2446_pp0_iter9_reg <= src_buf7_9_reg_2446_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_6_reg_2196 <= ap_sig_allocacmp_col_6;
        col_6_reg_2196_pp0_iter1_reg <= col_6_reg_2196;
        icmp_ln964_reg_2204 <= icmp_ln964_fu_1280_p2;
        icmp_ln964_reg_2204_pp0_iter1_reg <= icmp_ln964_reg_2204;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln964_reg_2204_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1000_reg_2243 <= icmp_ln1000_fu_1327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_10_reg_2266 <= src_buf1_3_fu_242;
        src_buf1_11_reg_2272 <= src_buf1_4_fu_246;
        src_buf1_7_reg_2247 <= src_buf1_fu_230;
        src_buf1_8_reg_2254 <= src_buf1_1_fu_234;
        src_buf1_9_reg_2260 <= src_buf1_2_fu_238;
        src_buf2_10_reg_2297 <= src_buf2_3_fu_262;
        src_buf2_11_reg_2303 <= src_buf2_4_fu_266;
        src_buf2_7_reg_2278 <= src_buf2_fu_250;
        src_buf2_8_reg_2285 <= src_buf2_1_fu_254;
        src_buf2_9_reg_2291 <= src_buf2_2_fu_258;
        src_buf3_10_reg_2328 <= src_buf3_3_fu_282;
        src_buf3_11_reg_2334 <= src_buf3_4_fu_286;
        src_buf3_7_reg_2309 <= src_buf3_fu_270;
        src_buf3_8_reg_2316 <= src_buf3_1_fu_274;
        src_buf3_9_reg_2322 <= src_buf3_2_fu_278;
        src_buf4_10_reg_2359 <= src_buf4_3_fu_302;
        src_buf4_11_reg_2365 <= src_buf4_4_fu_306;
        src_buf4_7_reg_2340 <= src_buf4_fu_290;
        src_buf4_8_reg_2347 <= src_buf4_1_fu_294;
        src_buf4_9_reg_2353 <= src_buf4_2_fu_298;
        src_buf5_10_reg_2390 <= src_buf5_3_fu_322;
        src_buf5_11_reg_2396 <= src_buf5_4_fu_326;
        src_buf5_7_reg_2371 <= src_buf5_fu_310;
        src_buf5_8_reg_2378 <= src_buf5_1_fu_314;
        src_buf5_9_reg_2384 <= src_buf5_2_fu_318;
        src_buf6_10_reg_2421 <= src_buf6_3_fu_342;
        src_buf6_11_reg_2427 <= src_buf6_4_fu_346;
        src_buf6_7_reg_2402 <= src_buf6_fu_330;
        src_buf6_8_reg_2409 <= src_buf6_1_fu_334;
        src_buf6_9_reg_2415 <= src_buf6_2_fu_338;
        src_buf7_10_reg_2452 <= src_buf7_3_fu_362;
        src_buf7_11_reg_2458 <= src_buf7_4_fu_366;
        src_buf7_7_reg_2433 <= src_buf7_fu_350;
        src_buf7_8_reg_2440 <= src_buf7_1_fu_354;
        src_buf7_9_reg_2446 <= src_buf7_2_fu_358;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_5_reg_2464 <= src_buf1_5_fu_1437_p9;
        src_buf2_5_reg_2469 <= src_buf2_5_fu_1456_p9;
        src_buf3_5_reg_2474 <= src_buf3_5_fu_1475_p9;
        src_buf4_5_reg_2479 <= src_buf4_5_fu_1494_p9;
        src_buf5_5_reg_2484 <= src_buf5_5_fu_1513_p9;
        src_buf6_5_reg_2489 <= src_buf6_5_fu_1532_p9;
        src_buf7_5_reg_2494 <= src_buf7_5_fu_1551_p9;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln964_fu_1280_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter14_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op163_read_state2 == 1'b1) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))) begin
        ap_frp_data_issued_nxt_in_mat_data_op163 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_in_mat_data_op163 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_in_mat_data_op163 == 1'b1)) begin
        ap_frp_data_next_issued_in_mat_data = 1'd1;
    end else begin
        ap_frp_data_next_issued_in_mat_data = 1'd0;
    end
end

always @ (*) begin
    if (((cmp_i_i147_i_read_read_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln964_fu_1280_p2 == 1'd1))) begin
        ap_frp_data_req_in_mat_data_op163 = 1'd1;
    end else begin
        ap_frp_data_req_in_mat_data_op163 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_col_6 = 13'd0;
    end else begin
        ap_sig_allocacmp_col_6 = col_fu_198;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2076)) begin
            buf_1_address1 = zext_ln970_fu_1307_p1;
        end else if ((1'b1 == ap_condition_2074)) begin
            buf_1_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_1_address1 = 'bx;
        end
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_ce0 = 1'b1;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_1_ce1 = 1'b1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2076)) begin
            buf_1_d1 = in_mat_data_dout;
        end else if ((1'b1 == ap_condition_2074)) begin
            buf_1_d1 = 24'd0;
        end else begin
            buf_1_d1 = 'bx;
        end
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_1_we1 = 1'b1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2072)) begin
            buf_2_address1 = zext_ln970_fu_1307_p1;
        end else if ((1'b1 == ap_condition_2070)) begin
            buf_2_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_2_address1 = 'bx;
        end
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_ce0 = 1'b1;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_2_ce1 = 1'b1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2072)) begin
            buf_2_d1 = in_mat_data_dout;
        end else if ((1'b1 == ap_condition_2070)) begin
            buf_2_d1 = 24'd0;
        end else begin
            buf_2_d1 = 'bx;
        end
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_2_we1 = 1'b1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2068)) begin
            buf_3_address1 = zext_ln970_fu_1307_p1;
        end else if ((1'b1 == ap_condition_2066)) begin
            buf_3_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_3_address1 = 'bx;
        end
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_ce0 = 1'b1;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_3_ce1 = 1'b1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2068)) begin
            buf_3_d1 = in_mat_data_dout;
        end else if ((1'b1 == ap_condition_2066)) begin
            buf_3_d1 = 24'd0;
        end else begin
            buf_3_d1 = 'bx;
        end
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_3_we1 = 1'b1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2064)) begin
            buf_4_address1 = zext_ln970_fu_1307_p1;
        end else if ((1'b1 == ap_condition_2062)) begin
            buf_4_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_4_address1 = 'bx;
        end
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_4_ce0 = 1'b1;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_4_ce1 = 1'b1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2064)) begin
            buf_4_d1 = in_mat_data_dout;
        end else if ((1'b1 == ap_condition_2062)) begin
            buf_4_d1 = 24'd0;
        end else begin
            buf_4_d1 = 'bx;
        end
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_4_we1 = 1'b1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2060)) begin
            buf_5_address1 = zext_ln970_fu_1307_p1;
        end else if ((1'b1 == ap_condition_2058)) begin
            buf_5_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_5_address1 = 'bx;
        end
    end else begin
        buf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_5_ce0 = 1'b1;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_5_ce1 = 1'b1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2060)) begin
            buf_5_d1 = in_mat_data_dout;
        end else if ((1'b1 == ap_condition_2058)) begin
            buf_5_d1 = 24'd0;
        end else begin
            buf_5_d1 = 'bx;
        end
    end else begin
        buf_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_5_we1 = 1'b1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if (((1'b1 == ap_condition_1724) & (1'b0 == ap_block_pp0_stage0))) begin
            buf_6_address1 = zext_ln970_fu_1307_p1;
        end else if (((1'b1 == ap_condition_1719) & (1'b0 == ap_block_pp0_stage0))) begin
            buf_6_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_6_address1 = 'bx;
        end
    end else begin
        buf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_6_ce0 = 1'b1;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b1 == ap_condition_1724) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b1 == ap_condition_1719) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_6_ce1 = 1'b1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if (((1'b1 == ap_condition_1724) & (1'b0 == ap_block_pp0_stage0))) begin
            buf_6_d1 = in_mat_data_dout;
        end else if (((1'b1 == ap_condition_1719) & (1'b0 == ap_block_pp0_stage0))) begin
            buf_6_d1 = 24'd0;
        end else begin
            buf_6_d1 = 'bx;
        end
    end else begin
        buf_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b1 == ap_condition_1724) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b1 == ap_condition_1719) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_6_we1 = 1'b1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2080)) begin
            buf_r_address1 = zext_ln970_fu_1307_p1;
        end else if ((1'b1 == ap_condition_2078)) begin
            buf_r_address1 = zext_ln972_fu_1297_p1;
        end else begin
            buf_r_address1 = 'bx;
        end
    end else begin
        buf_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_r_ce1 = 1'b1;
    end else begin
        buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_2080)) begin
            buf_r_d1 = in_mat_data_dout;
        end else if ((1'b1 == ap_condition_2078)) begin
            buf_r_d1 = 24'd0;
        end else begin
            buf_r_d1 = 'bx;
        end
    end else begin
        buf_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        buf_r_we1 = 1'b1;
    end else begin
        buf_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((ap_predicate_op163_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_mat_data_read = 1'b1;
    end else begin
        in_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((pf_out_mat_data_U_data_out_vld == 1'b1)) begin
        out_mat_data_write = 1'b1;
    end else begin
        out_mat_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1000_reg_2243_pp0_iter14_reg == 1'd0))) begin
        pf_out_mat_data_U_data_in_vld = 1'b1;
    end else begin
        pf_out_mat_data_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_0_out_ap_vld = 1'b1;
    end else begin
        src_buf1_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_1_out_ap_vld = 1'b1;
    end else begin
        src_buf1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_2_out_ap_vld = 1'b1;
    end else begin
        src_buf1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_3_out_ap_vld = 1'b1;
    end else begin
        src_buf1_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_4_out_ap_vld = 1'b1;
    end else begin
        src_buf1_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf1_out_ap_vld = 1'b1;
    end else begin
        src_buf1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf2_0_out_ap_vld = 1'b1;
    end else begin
        src_buf2_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf2_1_out_ap_vld = 1'b1;
    end else begin
        src_buf2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf2_2_out_ap_vld = 1'b1;
    end else begin
        src_buf2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf2_3_out_ap_vld = 1'b1;
    end else begin
        src_buf2_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf2_4_out_ap_vld = 1'b1;
    end else begin
        src_buf2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf2_out_ap_vld = 1'b1;
    end else begin
        src_buf2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf3_0_out_ap_vld = 1'b1;
    end else begin
        src_buf3_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf3_1_out_ap_vld = 1'b1;
    end else begin
        src_buf3_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf3_2_out_ap_vld = 1'b1;
    end else begin
        src_buf3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf3_3_out_ap_vld = 1'b1;
    end else begin
        src_buf3_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf3_4_out_ap_vld = 1'b1;
    end else begin
        src_buf3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf3_out_ap_vld = 1'b1;
    end else begin
        src_buf3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf4_0_out_ap_vld = 1'b1;
    end else begin
        src_buf4_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf4_1_out_ap_vld = 1'b1;
    end else begin
        src_buf4_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf4_2_out_ap_vld = 1'b1;
    end else begin
        src_buf4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf4_3_out_ap_vld = 1'b1;
    end else begin
        src_buf4_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf4_4_out_ap_vld = 1'b1;
    end else begin
        src_buf4_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf4_out_ap_vld = 1'b1;
    end else begin
        src_buf4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf5_0_out_ap_vld = 1'b1;
    end else begin
        src_buf5_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf5_1_out_ap_vld = 1'b1;
    end else begin
        src_buf5_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf5_2_out_ap_vld = 1'b1;
    end else begin
        src_buf5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf5_3_out_ap_vld = 1'b1;
    end else begin
        src_buf5_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf5_4_out_ap_vld = 1'b1;
    end else begin
        src_buf5_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf5_out_ap_vld = 1'b1;
    end else begin
        src_buf5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf6_0_out_ap_vld = 1'b1;
    end else begin
        src_buf6_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf6_1_out_ap_vld = 1'b1;
    end else begin
        src_buf6_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf6_2_out_ap_vld = 1'b1;
    end else begin
        src_buf6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf6_3_out_ap_vld = 1'b1;
    end else begin
        src_buf6_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf6_4_out_ap_vld = 1'b1;
    end else begin
        src_buf6_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf6_out_ap_vld = 1'b1;
    end else begin
        src_buf6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf7_0_out_ap_vld = 1'b1;
    end else begin
        src_buf7_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf7_1_out_ap_vld = 1'b1;
    end else begin
        src_buf7_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf7_2_out_ap_vld = 1'b1;
    end else begin
        src_buf7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf7_3_out_ap_vld = 1'b1;
    end else begin
        src_buf7_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf7_4_out_ap_vld = 1'b1;
    end else begin
        src_buf7_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln964_reg_2204_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_buf7_out_ap_vld = 1'b1;
    end else begin
        src_buf7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp295 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp0_stage0_iter15 = ((1'b1 == 1'b0) & (icmp_ln1000_reg_2243_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage0_iter15_ignore_call29 = ((1'b1 == 1'b0) & (icmp_ln1000_reg_2243_pp0_iter14_reg == 1'd0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op163_read_state2 == 1'b1) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call29 = ((ap_predicate_op163_read_state2 == 1'b1) & (1'b1 == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1719 = (((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln == 3'd6)) | ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln == 3'd7)));
end

always @ (*) begin
    ap_condition_1724 = (((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln == 3'd6)) | ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln == 3'd7)));
end

always @ (*) begin
    ap_condition_2058 = ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd5) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2060 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd5) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2062 = ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd4) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2064 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd4) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2066 = ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd3) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2068 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd3) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2070 = ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd2) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2072 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd2) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2074 = ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2076 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2078 = ((cmp_i_i147_i == 1'd0) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2080 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1) & (trunc_ln_read_reg_2161 == 3'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_out_mat_data_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(in_mat_data_num_data_valid < (ap_frp_data_req_in_mat_data + ap_frp_data_req_in_mat_data_op163));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op163_read_state2 = ((cmp_i_i147_i == 1'd1) & (icmp_ln964_reg_2204 == 1'd1));
end

assign buf_1_address0 = zext_ln974_fu_1317_p1;

assign buf_2_address0 = zext_ln974_fu_1317_p1;

assign buf_3_address0 = zext_ln974_fu_1317_p1;

assign buf_4_address0 = zext_ln974_fu_1317_p1;

assign buf_5_address0 = zext_ln974_fu_1317_p1;

assign buf_6_address0 = zext_ln974_fu_1317_p1;

assign buf_r_address0 = zext_ln974_fu_1317_p1;

assign cmp_i_i147_i_read_read_fu_370_p2 = cmp_i_i147_i;

assign col_7_fu_1286_p2 = (ap_sig_allocacmp_col_6 + 13'd1);

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_ce = 1'b1;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din1 = src_buf1_6_fu_202;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din10 = src_buf2_8_reg_2285;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din11 = src_buf2_9_reg_2291;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din12 = src_buf2_10_reg_2297;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din13 = src_buf2_11_reg_2303;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din14 = src_buf2_5_reg_2469;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din15 = src_buf3_6_fu_210;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din16 = src_buf3_7_reg_2309;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din17 = src_buf3_8_reg_2316;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din18 = src_buf3_9_reg_2322;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din19 = src_buf3_10_reg_2328;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din2 = src_buf1_7_reg_2247;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din20 = src_buf3_11_reg_2334;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din21 = src_buf3_5_reg_2474;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din22 = src_buf4_6_fu_214;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din23 = src_buf4_7_reg_2340;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din24 = src_buf4_8_reg_2347;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din25 = src_buf4_9_reg_2353;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din26 = src_buf4_10_reg_2359;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din27 = src_buf4_11_reg_2365;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din28 = src_buf4_5_reg_2479;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din29 = src_buf5_6_fu_218;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din3 = src_buf1_8_reg_2254;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din30 = src_buf5_7_reg_2371;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din31 = src_buf5_8_reg_2378;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din32 = src_buf5_9_reg_2384;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din33 = src_buf5_10_reg_2390;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din34 = src_buf5_11_reg_2396;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din35 = src_buf5_5_reg_2484;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din36 = src_buf6_6_fu_222;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din37 = src_buf6_7_reg_2402;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din38 = src_buf6_8_reg_2409;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din39 = src_buf6_9_reg_2415;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din4 = src_buf1_9_reg_2260;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din40 = src_buf6_10_reg_2421;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din41 = src_buf6_11_reg_2427;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din42 = src_buf6_5_reg_2489;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din43 = src_buf7_6_fu_226;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din44 = src_buf7_7_reg_2433;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din45 = src_buf7_8_reg_2440;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din46 = src_buf7_9_reg_2446;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din47 = src_buf7_10_reg_2452;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din48 = src_buf7_11_reg_2458;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din49 = src_buf7_5_reg_2494;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din5 = src_buf1_10_reg_2266;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din50 = p_read;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din51 = p_read1;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din52 = p_read2;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din53 = p_read3;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din6 = src_buf1_11_reg_2272;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din7 = src_buf1_5_reg_2464;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din8 = src_buf2_6_fu_206;

assign grp_xfapplygaussian7x7_3_16_s_fu_379_p_din9 = src_buf2_7_reg_2278;

assign icmp_ln1000_fu_1327_p2 = ((col_6_reg_2196_pp0_iter1_reg < 13'd3) ? 1'b1 : 1'b0);

assign icmp_ln964_fu_1280_p2 = ((zext_ln964_fu_1276_p1 < img_width) ? 1'b1 : 1'b0);

assign in_mat_data_blk_n = 1'b1;

assign out_mat_data_blk_n = 1'b1;

assign out_mat_data_din = pf_out_mat_data_U_data_out;

assign src_buf1_0_out = src_buf1_6_fu_202;

assign src_buf1_1_out = src_buf1_8_reg_2254_pp0_iter13_reg;

assign src_buf1_2_out = src_buf1_9_reg_2260_pp0_iter13_reg;

assign src_buf1_3_out = src_buf1_10_reg_2266_pp0_iter13_reg;

assign src_buf1_4_out = src_buf1_11_reg_2272_pp0_iter13_reg;

assign src_buf1_out = src_buf1_7_reg_2247_pp0_iter13_reg;

assign src_buf2_0_out = src_buf2_6_fu_206;

assign src_buf2_1_out = src_buf2_8_reg_2285_pp0_iter13_reg;

assign src_buf2_2_out = src_buf2_9_reg_2291_pp0_iter13_reg;

assign src_buf2_3_out = src_buf2_10_reg_2297_pp0_iter13_reg;

assign src_buf2_4_out = src_buf2_11_reg_2303_pp0_iter13_reg;

assign src_buf2_out = src_buf2_7_reg_2278_pp0_iter13_reg;

assign src_buf3_0_out = src_buf3_6_fu_210;

assign src_buf3_1_out = src_buf3_8_reg_2316_pp0_iter13_reg;

assign src_buf3_2_out = src_buf3_9_reg_2322_pp0_iter13_reg;

assign src_buf3_3_out = src_buf3_10_reg_2328_pp0_iter13_reg;

assign src_buf3_4_out = src_buf3_11_reg_2334_pp0_iter13_reg;

assign src_buf3_out = src_buf3_7_reg_2309_pp0_iter13_reg;

assign src_buf4_0_out = src_buf4_6_fu_214;

assign src_buf4_1_out = src_buf4_8_reg_2347_pp0_iter13_reg;

assign src_buf4_2_out = src_buf4_9_reg_2353_pp0_iter13_reg;

assign src_buf4_3_out = src_buf4_10_reg_2359_pp0_iter13_reg;

assign src_buf4_4_out = src_buf4_11_reg_2365_pp0_iter13_reg;

assign src_buf4_out = src_buf4_7_reg_2340_pp0_iter13_reg;

assign src_buf5_0_out = src_buf5_6_fu_218;

assign src_buf5_1_out = src_buf5_8_reg_2378_pp0_iter13_reg;

assign src_buf5_2_out = src_buf5_9_reg_2384_pp0_iter13_reg;

assign src_buf5_3_out = src_buf5_10_reg_2390_pp0_iter13_reg;

assign src_buf5_4_out = src_buf5_11_reg_2396_pp0_iter13_reg;

assign src_buf5_out = src_buf5_7_reg_2371_pp0_iter13_reg;

assign src_buf6_0_out = src_buf6_6_fu_222;

assign src_buf6_1_out = src_buf6_8_reg_2409_pp0_iter13_reg;

assign src_buf6_2_out = src_buf6_9_reg_2415_pp0_iter13_reg;

assign src_buf6_3_out = src_buf6_10_reg_2421_pp0_iter13_reg;

assign src_buf6_4_out = src_buf6_11_reg_2427_pp0_iter13_reg;

assign src_buf6_out = src_buf6_7_reg_2402_pp0_iter13_reg;

assign src_buf7_0_out = src_buf7_6_fu_226;

assign src_buf7_1_out = src_buf7_8_reg_2440_pp0_iter13_reg;

assign src_buf7_2_out = src_buf7_9_reg_2446_pp0_iter13_reg;

assign src_buf7_3_out = src_buf7_10_reg_2452_pp0_iter13_reg;

assign src_buf7_4_out = src_buf7_11_reg_2458_pp0_iter13_reg;

assign src_buf7_out = src_buf7_7_reg_2433_pp0_iter13_reg;

assign trunc_ln_read_reg_2161 = trunc_ln;

assign zext_ln964_fu_1276_p1 = ap_sig_allocacmp_col_6;

assign zext_ln970_fu_1307_p1 = col_6_reg_2196;

assign zext_ln972_fu_1297_p1 = col_6_reg_2196;

assign zext_ln974_fu_1317_p1 = col_6_reg_2196_pp0_iter1_reg;

endmodule //gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop
