Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 19:05:14 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.596        0.000                      0                22191        0.043        0.000                      0                22191        3.458        0.000                       0                 11118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.596        0.000                      0                22191        0.043        0.000                      0                22191        3.458        0.000                       0                 11118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 4.025ns (56.643%)  route 3.081ns (43.357%))
  Logic Levels:           21  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.125     0.235    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X46Y26         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.387 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__0/O
                         net (fo=166, routed)         0.205     0.592    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X46Y23         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     0.692 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273/O
                         net (fo=2, routed)           0.121     0.813    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273_n_0
    SLICE_X46Y23         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     0.965 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211/O
                         net (fo=2, routed)           0.195     1.160    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211_n_0
    SLICE_X42Y22         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     1.308 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225/O
                         net (fo=2, routed)           0.091     1.400    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225_n_0
    SLICE_X42Y23         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.499 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147/O
                         net (fo=2, routed)           0.239     1.738    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147_n_0
    SLICE_X42Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     1.789 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0/O
                         net (fo=1, routed)           0.049     1.838    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0_n_0
    SLICE_X42Y27         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     1.963 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_20__0/O
                         net (fo=12, routed)          0.476     2.439    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/A[12]
    DSP48E2_X5Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     2.631 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X5Y7         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     2.707 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X5Y7         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.505     3.212 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     3.212    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<33>
    DSP48E2_X5Y7         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.047     3.259 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     3.259    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<33>
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.585     3.844 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.966 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.004    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.550 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.550    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.672 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.686    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.546     5.232 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.232    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.341 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[8]
                         net (fo=5, routed)           0.612     5.953    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_97
    SLICE_X34Y38         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.051 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_16__1/O
                         net (fo=1, routed)           0.299     6.350    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_215
    SLICE_X35Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     6.438 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.464    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2_n_0
    SLICE_X35Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.479 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.505    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1_n_0
    SLICE_X35Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.572 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[2]
                         net (fo=11, routed)          0.564     7.136    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/B[8]
    DSP48E2_X3Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X3Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X3Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.276     7.732    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 4.003ns (56.466%)  route 3.086ns (43.534%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.304 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.330    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X72Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     6.446 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[7]
                         net (fo=11, routed)          0.674     7.119    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/A[13]
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/CLK
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y14       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.272     7.736    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 3.933ns (55.446%)  route 3.160ns (44.554%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.324 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/O[1]
                         net (fo=11, routed)          0.800     7.123    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/A[8]
    DSP48E2_X6Y16        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/CLK
    DSP48E2_X6Y16        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y16        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.266     7.742    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_44s_93_1_1_U3/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 4.003ns (56.430%)  route 3.091ns (43.570%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.304 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.330    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X72Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.446 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.678     7.124    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/B[11]
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/CLK
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y14       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 4.003ns (56.442%)  route 3.089ns (43.558%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.304 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.330    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X72Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.446 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.677     7.122    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/B[11]
    DSP48E2_X12Y13       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/CLK
    DSP48E2_X12Y13       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y13       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 3.973ns (56.204%)  route 3.096ns (43.796%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.304 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.330    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X72Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.416 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[4]
                         net (fo=11, routed)          0.683     7.099    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/B[10]
    DSP48E2_X12Y12       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X12Y12       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y12       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.288     7.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 4.003ns (56.438%)  route 3.090ns (43.562%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.304 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.330    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X72Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.446 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.677     7.123    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/A[11]
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/CLK
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y14       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     7.747    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 3.963ns (55.866%)  route 3.131ns (44.134%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.304 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.330    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X72Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.406 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[1]
                         net (fo=11, routed)          0.718     7.124    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/A[7]
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/CLK
    DSP48E2_X12Y14       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y14       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     7.752    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.752    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 4.044ns (57.327%)  route 3.010ns (42.673%))
  Logic Levels:           21  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.125     0.235    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X46Y26         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.387 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__0/O
                         net (fo=166, routed)         0.205     0.592    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X46Y23         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     0.692 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273/O
                         net (fo=2, routed)           0.121     0.813    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_273_n_0
    SLICE_X46Y23         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     0.965 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211/O
                         net (fo=2, routed)           0.195     1.160    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_211_n_0
    SLICE_X42Y22         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     1.308 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225/O
                         net (fo=2, routed)           0.091     1.400    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_225_n_0
    SLICE_X42Y23         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.499 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147/O
                         net (fo=2, routed)           0.239     1.738    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_147_n_0
    SLICE_X42Y27         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     1.789 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0/O
                         net (fo=1, routed)           0.049     1.838    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_75__0_n_0
    SLICE_X42Y27         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     1.963 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_20__0/O
                         net (fo=12, routed)          0.476     2.439    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/A[12]
    DSP48E2_X5Y7         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     2.631 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.631    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X5Y7         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     2.707 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X5Y7         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.505     3.212 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     3.212    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<33>
    DSP48E2_X5Y7         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.047     3.259 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     3.259    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<33>
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.585     3.844 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.844    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.966 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.004    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.550 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.550    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.672 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.686    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.546     5.232 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.232    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.341 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[8]
                         net (fo=5, routed)           0.612     5.953    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_97
    SLICE_X34Y38         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.051 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U4/tmp_product_i_16__1/O
                         net (fo=1, routed)           0.299     6.350    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_215
    SLICE_X35Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     6.438 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.464    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2_n_0
    SLICE_X35Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.479 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.505    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1_n_0
    SLICE_X35Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.591 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2/O[4]
                         net (fo=11, routed)          0.493     7.084    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/B[10]
    DSP48E2_X3Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X3Y9         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X3Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.288     7.720    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 3.988ns (56.426%)  route 3.080ns (43.573%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X65Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[5]/Q
                         net (fo=25, routed)          0.291     0.399    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[4]
    SLICE_X66Y40         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.521 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_42__2/O
                         net (fo=150, routed)         0.395     0.916    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/q0[56]_i_21__0_0[2]
    SLICE_X72Y38         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.041 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_56ns_52s_108_1_1_U7/tmp_product_i_257__0/O
                         net (fo=2, routed)           0.051     1.092    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_0
    SLICE_X72Y38         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     1.192 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0/O
                         net (fo=2, routed)           0.238     1.429    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_191__0_n_0
    SLICE_X69Y39         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     1.577 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1/O
                         net (fo=2, routed)           0.199     1.776    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_123__1_n_0
    SLICE_X67Y42         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.811 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2/O
                         net (fo=2, routed)           0.145     1.956    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_52__2_n_0
    SLICE_X66Y42         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     2.053 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_9__5/O
                         net (fo=12, routed)          0.369     2.422    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/B[6]
    DSP48E2_X10Y9        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     2.573 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     2.573    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X10Y9        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     2.646 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     2.646    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X10Y9        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     3.255 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.255    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X10Y9        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.301 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.301    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X10Y9        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     3.872 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.872    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y9        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.994 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     4.032    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/PCIN[47]
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.578 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.700 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.714    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/PCIN[47]
    DSP48E2_X10Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.546     5.260 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     5.260    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_ALU.ALU_OUT<23>
    DSP48E2_X10Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     5.369 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4/DSP_OUTPUT_INST/P[23]
                         net (fo=3, routed)           0.553     5.923    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__4_n_82
    SLICE_X72Y44         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.975 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_17__0/O
                         net (fo=1, routed)           0.016     5.991    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_221
    SLICE_X72Y44         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.181 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.207    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X72Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.222 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.248    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X72Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.263 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.289    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X72Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.405 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/O[5]
                         net (fo=11, routed)          0.693     7.098    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/B[3]
    DSP48E2_X12Y12       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/CLK
    DSP48E2_X12Y12       DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X12Y12       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.273     7.735    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.760%)  route 0.037ns (38.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y134        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]/Q
                         net (fo=5, routed)           0.030     0.081    bd_0_i/hls_inst/inst/tid_3_fu_214_reg[5]
    SLICE_X24Y134        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  bd_0_i/hls_inst/inst/tid_3_fu_214[6]_i_2/O
                         net (fo=1, routed)           0.007     0.108    bd_0_i/hls_inst/inst/add_ln208_fu_3298_p2[6]
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X24Y134        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/tid_3_fu_214_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_x_reg_288_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/din1_buf1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.879%)  route 0.042ns (44.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/ap_clk
    SLICE_X40Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_x_reg_288_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_x_reg_288_reg[49]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/grp_fft1D_512_Pipeline_twiddles1_fu_2026_grp_fu_2122_p_din1[49]
    SLICE_X40Y70         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/din1_buf1[49]_i_1__2/O
                         net (fo=1, routed)           0.016     0.107    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/grp_fu_2122_p1[49]
    SLICE_X40Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/din1_buf1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/ap_clk
    SLICE_X40Y70         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/din1_buf1_reg[49]/C
                         clock pessimism              0.000     0.018    
    SLICE_X40Y70         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U70/din1_buf1_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/dout[48]
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[48]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y68         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tid_3_fu_214_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/tid_3_fu_214_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.683%)  route 0.038ns (39.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y134        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[1]/Q
                         net (fo=9, routed)           0.032     0.084    bd_0_i/hls_inst/inst/tid_3_fu_214_reg[1]
    SLICE_X24Y134        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.104 r  bd_0_i/hls_inst/inst/tid_3_fu_214[2]_i_1/O
                         net (fo=1, routed)           0.006     0.110    bd_0_i/hls_inst/inst/add_ln208_fu_3298_p2[2]
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/tid_3_fu_214_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y134        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/tid_3_fu_214_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter10_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter11_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter10_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter10_reg_r/Q
                         net (fo=1, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter10_reg_r_n_0
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter11_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter11_reg_r/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y55         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter11_reg_r
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_reg_282_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.925%)  route 0.059ns (60.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X62Y61         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U69/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=2, routed)           0.059     0.111    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_reg_282_reg[63]_0[14]
    SLICE_X62Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_reg_282_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/ap_clk
    SLICE_X62Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_reg_282_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y60         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles1_fu_2026/phi_reg_282_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2298_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.520%)  route 0.060ns (60.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U71/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[44]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_fu_2127_p2[44]
    SLICE_X40Y107        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2298_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y107        FDRE                                         r  bd_0_i/hls_inst/inst/reg_2298_reg[44]/C
                         clock pessimism              0.000     0.018    
    SLICE_X40Y107        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/reg_2298_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2272_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.124%)  route 0.061ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X70Y94         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U67/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[29]/Q
                         net (fo=3, routed)           0.061     0.112    bd_0_i/hls_inst/inst/grp_fu_2105_p2[29]
    SLICE_X70Y92         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2272_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X70Y92         FDRE                                         r  bd_0_i/hls_inst/inst/reg_2272_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X70Y92         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2272_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U74/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[49]/Q
                         net (fo=1, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/dout[49]
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[49]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y68         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/mul17_i_reg_327_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tid_1_fu_206_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln_reg_5817_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.028%)  route 0.063ns (62.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/tid_1_fu_206_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/tid_1_fu_206_reg[5]/Q
                         net (fo=5, routed)           0.063     0.113    bd_0_i/hls_inst/inst/tid_1_fu_206_reg[5]
    SLICE_X22Y123        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln_reg_5817_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y123        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln_reg_5817_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y123        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/shl_ln_reg_5817_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y18  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y18  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y20  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X2Y20  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y15  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y15  bd_0_i/hls_inst/inst/data_x_U_x/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y18  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y18  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X2Y19  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y18  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y18  bd_0_i/hls_inst/inst/DATA_y_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.180ns  (logic 0.158ns (87.778%)  route 0.022ns (12.222%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X26Y114        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     0.158 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.022     0.180    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.058ns (80.556%)  route 0.014ns (19.444%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X26Y114        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.058     0.058 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.072    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           303 Endpoints
Min Delay           303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 2.007ns (34.098%)  route 3.879ns (65.902%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X80Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.124     0.231    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X80Y107        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.379 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.219     0.598    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X81Y113        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.735 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.329     1.065    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X79Y101        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.116 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.091     1.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X79Y101        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.297 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.133     1.430    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X79Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.535 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.344     1.879    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.044 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.585 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.585    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.694 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.473     3.166    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X79Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.276 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.163     3.439    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2264_reg[54]
    SLICE_X79Y113        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.474 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.106     3.580    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X79Y114        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.802    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X79Y114        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.901 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=9, routed)           1.689     5.590    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[55]
    SLICE_X25Y105        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     5.739 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1/O
                         net (fo=1, routed)           0.088     5.827    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0_i_1_n_0
    SLICE_X25Y105        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.893 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[55]_INST_0/O
                         net (fo=0)                   0.021     5.914    work_y_d1[55]
                                                                      r  work_y_d1[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.401ns  (logic 1.796ns (33.256%)  route 3.605ns (66.744%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X80Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.124     0.231    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X80Y107        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.379 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.219     0.598    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X81Y113        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.735 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.329     1.065    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X79Y101        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.116 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.091     1.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X79Y101        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.297 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.133     1.430    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X79Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.535 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.344     1.879    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.044 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.585 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.585    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.694 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.473     3.166    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X79Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.276 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.160     3.436    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X80Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.471 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.099     3.570    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X80Y114        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.605 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.090     3.696    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X79Y114        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     3.747 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0/O
                         net (fo=9, routed)           1.459     5.206    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[58]
    SLICE_X24Y110        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     5.296 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[58]_INST_0_i_1/O
                         net (fo=1, routed)           0.083     5.379    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[58]_INST_0_i_1_n_0
    SLICE_X24Y110        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.429 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[58]_INST_0/O
                         net (fo=0)                   0.000     5.429    work_y_d1[58]
                                                                      r  work_y_d1[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.374ns  (logic 1.911ns (35.563%)  route 3.463ns (64.437%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.173     0.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.381 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.053     0.435    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X52Y123        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.574 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.407     0.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X49Y120        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.077 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.171     1.248    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X50Y120        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.346 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.276     1.622    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X50Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.678 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.404     2.082    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X6Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.247 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.788 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.788    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.897 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.411     3.308    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X40Y128        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.412 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.172     3.584    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X40Y128        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.634 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.154     3.788    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X40Y130        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     3.824 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.085     3.909    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X40Y129        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     3.944 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[61]_INST_0/O
                         net (fo=7, routed)           0.938     4.883    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[61]
    SLICE_X24Y114        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.029 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[61]_INST_0_i_1/O
                         net (fo=1, routed)           0.195     5.224    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[61]_INST_0_i_1_n_0
    SLICE_X24Y114        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     5.382 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[61]_INST_0/O
                         net (fo=0)                   0.022     5.404    work_y_d1[61]
                                                                      r  work_y_d1[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.315ns  (logic 1.914ns (36.009%)  route 3.401ns (63.991%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X80Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.124     0.231    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X80Y107        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.379 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.219     0.598    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X81Y113        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.735 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.329     1.065    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X79Y101        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.116 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.091     1.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X79Y101        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.297 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.133     1.430    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X79Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.535 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.344     1.879    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.044 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.585 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.585    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.694 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.473     3.166    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X79Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.276 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.163     3.439    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2264_reg[54]
    SLICE_X79Y113        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.474 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.106     3.580    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X79Y114        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.802    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X79Y114        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.901 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[55]_INST_0/O
                         net (fo=9, routed)           1.320     5.221    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[55]
    SLICE_X20Y109        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.343 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[55]_INST_0/O
                         net (fo=0)                   0.000     5.343    work_y_d0[55]
                                                                      r  work_y_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d0[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.284ns  (logic 1.882ns (35.614%)  route 3.402ns (64.386%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.173     0.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X52Y123        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.381 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.053     0.435    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X52Y123        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     0.574 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.407     0.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X49Y120        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.077 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.171     1.248    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X50Y120        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.346 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.276     1.622    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X50Y120        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[0])
                                                      0.056     1.678 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.404     2.082    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X6Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.247 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.247    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X6Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.788 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.788    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.897 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.411     3.308    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X40Y128        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     3.412 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.172     3.584    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X40Y128        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.634 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.092     3.726    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X40Y127        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.823 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.046     3.869    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X40Y127        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     3.959 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[58]_INST_0/O
                         net (fo=7, routed)           1.162     5.121    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/dout[58]
    SLICE_X31Y118        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     5.280 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d0[58]_INST_0/O
                         net (fo=0)                   0.034     5.314    work_y_d0[58]
                                                                      r  work_y_d0[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.276ns  (logic 2.054ns (38.929%)  route 3.222ns (61.071%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X35Y68         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=70, routed)          0.587     0.695    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[1]
    SLICE_X31Y70         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.064     0.812    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_0
    SLICE_X31Y69         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.135     0.947 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.403     1.351    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X29Y71         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     1.450 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.063     1.512    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_0
    SLICE_X29Y71         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.660 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2/O
                         net (fo=1, routed)           0.266     1.926    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.b_ip
    SLICE_X29Y71         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[0])
                                                      0.054     1.980 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.274     2.254    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X3Y24        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.419 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.419    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X3Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.960 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.069 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.218     3.287    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X30Y81         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     3.390 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.167     3.557    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X30Y81         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     3.609 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.121     3.730    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X30Y83         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     3.879 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.102     3.981    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X30Y83         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     4.069 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=7, routed)           0.683     4.752    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/m_axis_result_tdata[59]
    SLICE_X25Y101        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.875 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0_i_1/O
                         net (fo=1, routed)           0.253     5.128    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0_i_1_n_0
    SLICE_X25Y101        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.285 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[59]_INST_0/O
                         net (fo=0)                   0.021     5.306    work_x_d1[59]
                                                                      r  work_x_d1[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 1.936ns (36.847%)  route 3.318ns (63.153%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X80Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.124     0.231    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X80Y107        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.379 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.219     0.598    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X81Y113        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.735 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.329     1.065    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X79Y101        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.116 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.091     1.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X79Y101        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.297 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.133     1.430    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X79Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.535 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.344     1.879    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.044 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.585 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.585    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.694 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.473     3.166    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X79Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.276 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.160     3.436    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X80Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.471 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.099     3.570    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY_n_57
    SLICE_X80Y114        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.605 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1/O
                         net (fo=2, routed)           0.087     3.693    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0_i_1_n_0
    SLICE_X79Y114        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.742 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[59]_INST_0/O
                         net (fo=9, routed)           1.143     4.885    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[59]
    SLICE_X24Y110        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     5.034 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[59]_INST_0_i_1/O
                         net (fo=1, routed)           0.094     5.128    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[59]_INST_0_i_1_n_0
    SLICE_X24Y110        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.261 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[59]_INST_0/O
                         net (fo=0)                   0.021     5.282    work_y_d1[59]
                                                                      r  work_y_d1[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.232ns  (logic 1.941ns (37.097%)  route 3.291ns (62.903%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X80Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.124     0.231    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X80Y107        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.379 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.219     0.598    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X81Y113        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.735 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.329     1.065    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X79Y101        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.116 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.091     1.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X79Y101        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.297 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.133     1.430    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X79Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.535 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.344     1.879    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.044 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.585 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.585    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.694 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.473     3.166    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X79Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.276 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.163     3.439    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/reg_2264_reg[54]
    SLICE_X79Y113        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     3.474 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.106     3.580    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_ADDER_YES.carry_in
    SLICE_X79Y114        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.703 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.802    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[57]_INST_0_i_1_n_0
    SLICE_X79Y114        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.109     3.911 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/m_axis_result_tdata[56]_INST_0/O
                         net (fo=9, routed)           0.953     4.864    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[56]
    SLICE_X31Y111        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     4.952 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0_i_1/O
                         net (fo=1, routed)           0.257     5.209    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0_i_1_n_0
    SLICE_X31Y111        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.260 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[56]_INST_0/O
                         net (fo=0)                   0.000     5.260    work_y_d1[56]
                                                                      r  work_y_d1[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_d1[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.196ns  (logic 2.112ns (40.649%)  route 3.084ns (59.351%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.030     0.030    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X19Y82         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y82         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.209     0.317    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]
    SLICE_X19Y85         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.467 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.268     0.735    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X21Y88         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.872 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.236     1.109    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X22Y86         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.258 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.098     1.356    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X23Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.479 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.276     1.755    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.860 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.245     2.105    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X2Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.270 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.270    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X2Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.811 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.811    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.920 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.482     3.402    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X24Y89         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.512 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.176     3.687    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X25Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.723 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.106     3.830    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X27Y91         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.928 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.092     4.020    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0_i_1_n_0
    SLICE_X27Y91         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.110 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U59/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[60]_INST_0/O
                         net (fo=8, routed)           0.591     4.701    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[60]
    SLICE_X27Y103        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     4.824 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1/O
                         net (fo=1, routed)           0.304     5.128    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0_i_1_n_0
    SLICE_X27Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.226 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U61/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_x_d1[60]_INST_0/O
                         net (fo=0)                   0.000     5.226    work_x_d1[60]
                                                                      r  work_x_d1[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_d1[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.171ns  (logic 1.888ns (36.508%)  route 3.283ns (63.492%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X80Y106        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=17, routed)          0.124     0.231    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/out[0]
    SLICE_X80Y107        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     0.379 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10/O
                         net (fo=3, routed)           0.219     0.598    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_10_n_0
    SLICE_X81Y113        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     0.735 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_6/O
                         net (fo=65, routed)          0.329     1.065    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_1
    SLICE_X79Y101        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     1.116 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_8/O
                         net (fo=3, routed)           0.091     1.207    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_2
    SLICE_X79Y101        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.297 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=1, routed)           0.133     1.430    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.carry
    SLICE_X79Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.105     1.535 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.344     1.879    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X10Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.044 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.044    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X10Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.585 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.585    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     2.694 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.473     3.166    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X79Y113        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.276 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.160     3.436    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[59]_INST_0_i_1
    SLICE_X80Y114        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.471 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.054     3.525    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
    SLICE_X80Y114        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.576 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.147     3.723    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_0
    SLICE_X82Y113        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.812 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U60/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=9, routed)           1.121     4.933    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/D[62]
    SLICE_X35Y125        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.023 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0_i_1/O
                         net (fo=1, routed)           0.088     5.111    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0_i_1_n_0
    SLICE_X35Y125        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.199 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U62/fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/work_y_d1[62]_INST_0/O
                         net (fo=0)                   0.000     5.199    work_y_d1[62]
                                                                      r  work_y_d1[62] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.062ns (71.389%)  route 0.025ns (28.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[5]
    SLICE_X26Y121        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.099 r  bd_0_i/hls_inst/inst/work_y_address0[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address0[5]
                                                                      r  work_x_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.238%)  route 0.026ns (29.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[5]
    SLICE_X26Y121        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address1[5]
                                                                      r  work_x_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.062ns (71.389%)  route 0.025ns (28.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/Q
                         net (fo=2, routed)           0.025     0.076    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[5]
    SLICE_X26Y121        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.099 r  bd_0_i/hls_inst/inst/work_y_address0[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address0[5]
                                                                      r  work_y_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.238%)  route 0.026ns (29.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[5]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[5]
    SLICE_X26Y121        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[5]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address1[5]
                                                                      r  work_y_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y120        FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y120        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg[1]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg_n_0_[1]
    SLICE_X27Y120        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_x_address1[1]
                                                                      r  work_x_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.086ns  (logic 0.061ns (70.930%)  route 0.025ns (29.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y120        FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y120        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg[1]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/zext_ln403_cast_reg_6888_reg_n_0_[1]
    SLICE_X27Y120        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     0.099 r  bd_0_i/hls_inst/inst/work_y_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.099    work_y_address1[1]
                                                                      r  work_y_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.061ns (68.527%)  route 0.028ns (31.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.028     0.080    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X27Y121        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     0.102 r  bd_0_i/hls_inst/inst/work_y_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.102    work_x_address0[2]
                                                                      r  work_x_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.089ns  (logic 0.061ns (68.527%)  route 0.028ns (31.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.028     0.080    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X27Y121        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     0.102 r  bd_0_i/hls_inst/inst/work_y_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.102    work_y_address0[2]
                                                                      r  work_y_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_x_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.062ns (66.655%)  route 0.031ns (33.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.031     0.083    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X27Y121        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023     0.106 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.106    work_x_address1[2]
                                                                      r  work_x_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            work_y_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.062ns (66.655%)  route 0.031ns (33.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y121        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/xor_ln402_reg_6903_reg[2]/Q
                         net (fo=2, routed)           0.031     0.083    bd_0_i/hls_inst/inst/xor_ln402_reg_6903[2]
    SLICE_X27Y121        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023     0.106 r  bd_0_i/hls_inst/inst/work_y_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.106    work_y_address1[2]
                                                                      r  work_y_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          4272 Endpoints
Min Delay          4272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 4.061ns (75.535%)  route 1.315ns (24.465%))
  Logic Levels:           21  (CARRY8=7 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[62][0]
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.351 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.376    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/p_0_in__0[15]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[62]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 4.057ns (75.503%)  route 1.316ns (24.497%))
  Logic Levels:           21  (CARRY8=7 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[62][0]
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.347 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.373    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/p_0_in__0[14]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[61]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 4.076ns (75.955%)  route 1.290ns (24.045%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.340 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.366    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]_0[10]
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 4.051ns (75.489%)  route 1.315ns (24.511%))
  Logic Levels:           21  (CARRY8=7 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[62][0]
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.341 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.366    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/p_0_in__0[12]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[59]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 4.076ns (75.969%)  route 1.289ns (24.031%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.340 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[5]
                         net (fo=1, routed)           0.025     5.365    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]_0[8]
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[55]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 4.042ns (75.434%)  route 1.316ns (24.566%))
  Logic Levels:           21  (CARRY8=7 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[62][0]
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.332 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.026     5.358    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/p_0_in__0[13]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[60]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.353ns  (logic 4.063ns (75.897%)  route 1.290ns (24.103%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     5.327 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.353    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]_0[9]
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[56]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 4.031ns (75.398%)  route 1.315ns (24.602%))
  Logic Levels:           21  (CARRY8=7 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[62][0]
    SLICE_X42Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.321 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.025     5.346    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/p_0_in__0[11]
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[58]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.335ns  (logic 4.046ns (75.834%)  route 1.289ns (24.166%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.310 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.335    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]_0[7]
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[54]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 4.042ns (75.802%)  route 1.290ns (24.198%))
  Logic Levels:           20  (CARRY8=6 DSP_ALU=4 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=4 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y14        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_MULTIPLIER.V<43>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_M_DATA.V_DATA<43>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.103 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__4/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     2.141    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/PCIN[47]
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.687 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.687    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.809 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.823    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.369 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.369    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.478 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6/DSP_OUTPUT_INST/P[11]
                         net (fo=3, routed)           0.612     4.090    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/tmp_product__6_n_94
    SLICE_X43Y55         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.238 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18/O
                         net (fo=2, routed)           0.100     4.338    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_18_n_0
    SLICE_X43Y54         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.471 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_2/O
                         net (fo=2, routed)           0.341     4.812    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/ap_clk_9[7]
    SLICE_X42Y55         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.902 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/mul_64s_63ns_126_1_1_U8/result_reg_1844[12]_i_10/O
                         net (fo=1, routed)           0.015     4.917    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916_n_551
    SLICE_X42Y55         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.034 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.060    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[12]_i_1_n_0
    SLICE_X42Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.075 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.101    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[25]_i_1_n_0
    SLICE_X42Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.116 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[29]_i_1_n_0
    SLICE_X42Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[41]_i_1_n_0
    SLICE_X42Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[47]_i_1_n_0
    SLICE_X42Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.306 r  bd_0_i/hls_inst/inst/mul_64s_63ns_126_1_1_U8/result_reg_1844_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.332    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[57]_0[6]
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/ap_clk
    SLICE_X42Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6916/result_reg_1844_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 work_x_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[12] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[12]
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y80         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[12]/C

Slack:                    inf
  Source:                 work_x_q1[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[22] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[22]
    SLICE_X35Y85         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y85         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[22]/C

Slack:                    inf
  Source:                 work_x_q1[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[29] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[29]
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[29]/C

Slack:                    inf
  Source:                 work_x_q1[43]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[43] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[43]
    SLICE_X31Y95         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y95         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[43]/C

Slack:                    inf
  Source:                 work_x_q1[50]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[50] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[50]
    SLICE_X33Y120        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y120        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[50]/C

Slack:                    inf
  Source:                 work_x_q1[51]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[51] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[51]
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y121        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[51]/C

Slack:                    inf
  Source:                 work_x_q1[52]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q1[52] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q1[52]
    SLICE_X29Y109        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y109        FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_1_reg_5556_reg[52]/C

Slack:                    inf
  Source:                 work_x_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[0] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q0[0]
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[0]/C

Slack:                    inf
  Source:                 work_x_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[11] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q0[11]
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y79         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[11]/C

Slack:                    inf
  Source:                 work_x_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  work_x_q0[12] (IN)
                         net (fo=4, unset)            0.007     0.007    bd_0_i/hls_inst/inst/work_x_q0[12]
    SLICE_X66Y81         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12484, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y81         FDRE                                         r  bd_0_i/hls_inst/inst/work_x_load_3_reg_5561_reg[12]/C





