##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Pump
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Display1_IntClock
		4.4::Critical Path Report for Display2_IntClock
		4.5::Critical Path Report for Printer_IntClock
		4.6::Critical Path Report for RF_Connection_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Connection_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
		5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
		5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
		5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
		5.9::Critical Path Report for (RF_Connection_IntClock:R vs. RF_Connection_IntClock:R)
		5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_Pump                     | Frequency: 51.46 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 54.68 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Display1_IntClock              | Frequency: 54.05 MHz  | Target: 0.46 MHz   | 
Clock: Display2_IntClock              | Frequency: 51.80 MHz  | Target: 0.46 MHz   | 
Clock: Printer_IntClock               | Frequency: 45.00 MHz  | Target: 0.08 MHz   | 
Clock: RF_Connection_IntClock         | Frequency: 49.27 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Pump              Clock_Pump              2.17083e+007     21688901    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Clock_Pump              41666.7          23378       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Display1_IntClock       41666.7          23916       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Display2_IntClock       41666.7          23557       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Printer_IntClock        41666.7          23621       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               RF_Connection_IntClock  41666.7          24350       N/A              N/A         N/A              N/A         N/A              N/A         
Display1_IntClock       Display1_IntClock       2.16667e+006     2148165     N/A              N/A         N/A              N/A         N/A              N/A         
Display2_IntClock       Display2_IntClock       2.16667e+006     2147362     N/A              N/A         N/A              N/A         N/A              N/A         
Printer_IntClock        Printer_IntClock        1.30417e+007     13019445    N/A              N/A         N/A              N/A         N/A              N/A         
RF_Connection_IntClock  RF_Connection_IntClock  1.30417e+007     13021370    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
RF_Tx(0)_PAD      31467         RF_Connection_IntClock:R     
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_Disp1(0)_PAD   30356         Display1_IntClock:R          
Tx_Disp2(0)_PAD   32052         Display2_IntClock:R          
Tx_Print(0)_PAD   30231         Printer_IntClock:R           
Tx_Pump(0)_PAD    30906         Clock_Pump:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Pump
****************************************
Clock: Clock_Pump
Frequency: 51.46 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump:BUART:sTX:TxSts\/clock
Path slack     : 21688901p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18932
-------------------------------------   ----- 
End-of-path arrival time (ps)           18932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q        macrocell77    1250   1250  21688901  RISE       1
\Pump:BUART:tx_status_0\/main_4  macrocell19    7794   9044  21688901  RISE       1
\Pump:BUART:tx_status_0\/q       macrocell19    3350  12394  21688901  RISE       1
\Pump:BUART:sTX:TxSts\/status_0  statusicell5   6538  18932  21688901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.68 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23378p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                           iocell5         2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0         macrocell22     4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q              macrocell22     3350  10517  23378  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   4302  14819  23378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Display1_IntClock
***********************************************
Clock: Display1_IntClock
Frequency: 54.05 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell99   1250   1250  2148165  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell29   6290   7540  2148165  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350  10890  2148165  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    2252  13142  2148165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Display2_IntClock
***********************************************
Clock: Display2_IntClock
Frequency: 51.80 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147362p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q     macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_counter_load\/main_0  macrocell37    6440   7690  2147362  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350  11040  2147362  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2905  13945  2147362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Printer_IntClock
**********************************************
Clock: Printer_IntClock
Frequency: 45.00 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019445p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16861
-------------------------------------   ----- 
End-of-path arrival time (ps)           16861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q            macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_counter_load\/main_2  macrocell13   9950  11200  13019445  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell13   3350  14550  13019445  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2311  16861  13019445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for RF_Connection_IntClock
****************************************************
Clock: RF_Connection_IntClock
Frequency: 49.27 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021370p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6190
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14107
-------------------------------------   ----- 
End-of-path arrival time (ps)           14107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q                      macrocell43     1250   1250  13021370  RISE       1
\RF_Connection:BUART:counter_load_not\/main_0           macrocell2      7194   8444  13021370  RISE       1
\RF_Connection:BUART:counter_load_not\/q                macrocell2      3350  11794  13021370  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  14107  13021370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23557p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14640
-------------------------------------   ----- 
End-of-path arrival time (ps)           14640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  23557  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell38      6168   8973  23557  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell38      3350  12323  23557  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2316  14640  23557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23916p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14281
-------------------------------------   ----- 
End-of-path arrival time (ps)           14281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  23916  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      5568   8053  23916  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  11403  23916  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2878  14281  23916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23621p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14575
-------------------------------------   ----- 
End-of-path arrival time (ps)           14575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23621  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell14     6163   8296  23621  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell14     3350  11646  23621  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14575  23621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Connection_IntClock:R)
************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24350p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                      iocell2         2234   2234  24350  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0         macrocell6      5963   8197  24350  RISE       1
\RF_Connection:BUART:rx_postpoll\/q              macrocell6      3350  11547  24350  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2299  13846  24350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23378p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                           iocell5         2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0         macrocell22     4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q              macrocell22     3350  10517  23378  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   4302  14819  23378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147362p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q     macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_counter_load\/main_0  macrocell37    6440   7690  2147362  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350  11040  2147362  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2905  13945  2147362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell99   1250   1250  2148165  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell29   6290   7540  2148165  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350  10890  2148165  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    2252  13142  2148165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019445p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16861
-------------------------------------   ----- 
End-of-path arrival time (ps)           16861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q            macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_counter_load\/main_2  macrocell13   9950  11200  13019445  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell13   3350  14550  13019445  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2311  16861  13019445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.9::Critical Path Report for (RF_Connection_IntClock:R vs. RF_Connection_IntClock:R)
*************************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021370p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6190
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14107
-------------------------------------   ----- 
End-of-path arrival time (ps)           14107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q                      macrocell43     1250   1250  13021370  RISE       1
\RF_Connection:BUART:counter_load_not\/main_0           macrocell2      7194   8444  13021370  RISE       1
\RF_Connection:BUART:counter_load_not\/q                macrocell2      3350  11794  13021370  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  14107  13021370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1


5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump:BUART:sTX:TxSts\/clock
Path slack     : 21688901p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18932
-------------------------------------   ----- 
End-of-path arrival time (ps)           18932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q        macrocell77    1250   1250  21688901  RISE       1
\Pump:BUART:tx_status_0\/main_4  macrocell19    7794   9044  21688901  RISE       1
\Pump:BUART:tx_status_0\/q       macrocell19    3350  12394  21688901  RISE       1
\Pump:BUART:sTX:TxSts\/status_0  statusicell5   6538  18932  21688901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23378p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                           iocell5         2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0         macrocell22     4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q              macrocell22     3350  10517  23378  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   4302  14819  23378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23557p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14640
-------------------------------------   ----- 
End-of-path arrival time (ps)           14640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  23557  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell38      6168   8973  23557  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell38      3350  12323  23557  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2316  14640  23557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23621p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14575
-------------------------------------   ----- 
End-of-path arrival time (ps)           14575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  23621  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell14     6163   8296  23621  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell14     3350  11646  23621  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14575  23621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23916p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14281
-------------------------------------   ----- 
End-of-path arrival time (ps)           14281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  23916  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      5568   8053  23916  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  11403  23916  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2878  14281  23916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 24246p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell22   4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell22   3350  10517  23378  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell91   3394  13911  24246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 24246p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                      iocell5       2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0    macrocell22   4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q         macrocell22   3350  10517  23378  RISE       1
\Pump:BUART:rx_parity_bit\/main_3  macrocell93   3394  13911  24246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24350p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13846
-------------------------------------   ----- 
End-of-path arrival time (ps)           13846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                                      iocell2         2234   2234  24350  RISE       1
\RF_Connection:BUART:rx_postpoll\/main_0         macrocell6      5963   8197  24350  RISE       1
\RF_Connection:BUART:rx_postpoll\/q              macrocell6      3350  11547  24350  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2299  13846  24350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_0\/main_3
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 25010p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13146
-------------------------------------   ----- 
End-of-path arrival time (ps)           13146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  10517  23378  RISE       1
\Pump:BUART:rx_state_0\/main_3   macrocell81   2629  13146  25010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_status_3\/main_3
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 25010p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13146
-------------------------------------   ----- 
End-of-path arrival time (ps)           13146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  23378  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   4664   7167  23378  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  10517  23378  RISE       1
\Pump:BUART:rx_status_3\/main_3  macrocell90   2629  13146  25010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_2\/main_8
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 28375p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  23557  RISE       1
\Display2:BUART:rx_state_2\/main_8  macrocell119   6977   9782  28375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_last\/main_0
Capture Clock  : \Pump:BUART:rx_last\/clock_0
Path slack     : 29083p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                iocell5       2503   2503  23378  RISE       1
\Pump:BUART:rx_last\/main_0  macrocell92   6571   9074  29083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_1\/main_3
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 29183p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8973
-------------------------------------   ---- 
End-of-path arrival time (ps)           8973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  23557  RISE       1
\Display2:BUART:pollcount_1\/main_3  macrocell122   6168   8973  29183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_0\/main_2
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 29183p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8973
-------------------------------------   ---- 
End-of-path arrival time (ps)           8973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  23557  RISE       1
\Display2:BUART:pollcount_0\/main_2  macrocell123   6168   8973  29183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 29326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  23916  RISE       1
MODIN13_1/main_2  macrocell106   6346   8831  29326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 29326p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8831
-------------------------------------   ---- 
End-of-path arrival time (ps)           8831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  23916  RISE       1
MODIN13_0/main_2  macrocell107   6346   8831  29326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_state_0\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 29333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                              iocell2       2234   2234  24350  RISE       1
\RF_Connection:BUART:rx_state_0\/main_0  macrocell48   6590   8824  29333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_state_2\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 29333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                              iocell2       2234   2234  24350  RISE       1
\RF_Connection:BUART:rx_state_2\/main_0  macrocell51   6590   8824  29333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_2\/main_5
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 29354p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7        2485   2485  23916  RISE       1
\Display1:BUART:rx_state_2\/main_5  macrocell103   6318   8803  29354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_last\/main_0
Capture Clock  : \Display1:BUART:rx_last\/clock_0
Path slack     : 29354p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                   iocell7        2485   2485  23916  RISE       1
\Display1:BUART:rx_last\/main_0  macrocell109   6318   8803  29354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_0\/main_9
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 29725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  23557  RISE       1
\Display2:BUART:rx_state_0\/main_9  macrocell116   5627   8432  29725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_status_3\/main_6
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 29725p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  23557  RISE       1
\Display2:BUART:rx_status_3\/main_6  macrocell124   5627   8432  29725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_last\/main_0
Capture Clock  : \Display2:BUART:rx_last\/clock_0
Path slack     : 29726p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                   iocell9        2805   2805  23557  RISE       1
\Display2:BUART:rx_last\/main_0  macrocell125   5625   8430  29726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  23621  RISE       1
MODIN5_1/main_2  macrocell70   6163   8296  29861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  23621  RISE       1
MODIN5_0/main_2  macrocell71   6163   8296  29861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_last\/main_0
Capture Clock  : \Printer:BUART:rx_last\/clock_0
Path slack     : 29861p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                  iocell3       2133   2133  23621  RISE       1
\Printer:BUART:rx_last\/main_0  macrocell73   6163   8296  29861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_status_3\/main_0
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 29960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                               iocell2       2234   2234  24350  RISE       1
\RF_Connection:BUART:rx_status_3\/main_0  macrocell56   5963   8197  29960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_2\/main_5
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 30094p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                   iocell5       2503   2503  23378  RISE       1
\Pump:BUART:rx_state_2\/main_5  macrocell84   5560   8063  30094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_0\/main_5
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 30474p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7        2485   2485  23916  RISE       1
\Display1:BUART:rx_state_0\/main_5  macrocell100   5198   7683  30474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_status_3\/main_5
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 30474p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                       iocell7        2485   2485  23916  RISE       1
\Display1:BUART:rx_status_3\/main_5  macrocell108   5198   7683  30474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_2\/main_5
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 30746p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  23621  RISE       1
\Printer:BUART:rx_state_2\/main_5  macrocell67   5277   7410  30746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_0\/main_5
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  23621  RISE       1
\Printer:BUART:rx_state_0\/main_5  macrocell64   5249   7382  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_status_3\/main_5
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                      iocell3       2133   2133  23621  RISE       1
\Printer:BUART:rx_status_3\/main_5  macrocell72   5249   7382  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb      iocell2       2234   2234  24350  RISE       1
MODIN1_1/main_0  macrocell54   5051   7285  30872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb      iocell2       2234   2234  24350  RISE       1
MODIN1_0/main_0  macrocell55   5051   7285  30872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RF_Rx(0)/fb
Path End       : \RF_Connection:BUART:rx_last\/main_0
Capture Clock  : \RF_Connection:BUART:rx_last\/clock_0
Path slack     : 30872p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Connection_IntClock:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RF_Rx(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RF_Rx(0)/fb                           iocell2       2234   2234  24350  RISE       1
\RF_Connection:BUART:rx_last\/main_0  macrocell57   5051   7285  30872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_last\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30989p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  23378  RISE       1
MODIN9_1/main_2  macrocell87   4664   7167  30989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30989p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  23378  RISE       1
MODIN9_0/main_2  macrocell88   4664   7167  30989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147362p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13945
-------------------------------------   ----- 
End-of-path arrival time (ps)           13945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q     macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_counter_load\/main_0  macrocell37    6440   7690  2147362  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350  11040  2147362  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2905  13945  2147362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell99   1250   1250  2148165  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell29   6290   7540  2148165  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350  10890  2148165  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    2252  13142  2148165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10777
-------------------------------------   ----- 
End-of-path arrival time (ps)           10777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q                      macrocell113     1250   1250  2149700  RISE       1
\Display2:BUART:counter_load_not\/main_3           macrocell34      3321   4571  2149700  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell34      3350   7921  2149700  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2856  10777  2149700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell11    190    190  2150149  RISE       1
\Display1:BUART:counter_load_not\/main_2           macrocell26      4546   4736  2150149  RISE       1
\Display1:BUART:counter_load_not\/q                macrocell26      3350   8086  2150149  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2242  10328  2150149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2151118p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15048
-------------------------------------   ----- 
End-of-path arrival time (ps)           15048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2151118  RISE       1
\Display1:BUART:rx_status_4\/main_1                 macrocell31      2250   5830  2151118  RISE       1
\Display1:BUART:rx_status_4\/q                      macrocell31      3350   9180  2151118  RISE       1
\Display1:BUART:sRX:RxSts\/status_4                 statusicell8     5868  15048  2151118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2151338p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2151338  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell39      2309   5889  2151338  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell39      3350   9239  2151338  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell10    5590  14829  2151338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151436p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q         macrocell115     1250   1250  2147362  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   7971   9221  2151436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152115p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150149  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   8351   8541  2152115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display1:BUART:sTX:TxSts\/clock
Path slack     : 2152389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2152389  RISE       1
\Display1:BUART:tx_status_0\/main_3                 macrocell27      4521   8101  2152389  RISE       1
\Display1:BUART:tx_status_0\/q                      macrocell27      3350  11451  2152389  RISE       1
\Display1:BUART:sTX:TxSts\/status_0                 statusicell7     2327  13777  2152389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152563p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q         macrocell99      1250   1250  2148165  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   6843   8093  2152563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_0\/main_0
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2152623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_state_0\/main_0    macrocell116   9284  10534  2152623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_3\/main_0
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2152623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_state_3\/main_0    macrocell118   9284  10534  2152623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2152623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q        macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_0  macrocell121   9284  10534  2152623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell121        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_status_3\/main_0
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2152623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_status_3\/main_0   macrocell124   9284  10534  2152623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153103p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7554
-------------------------------------   ---- 
End-of-path arrival time (ps)           7554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q                macrocell116     1250   1250  2147550  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   6304   7554  2153103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display2:BUART:sTX:TxSts\/clock
Path slack     : 2153617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12550
-------------------------------------   ----- 
End-of-path arrival time (ps)           12550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2153617  RISE       1
\Display2:BUART:tx_status_0\/main_3                 macrocell35      3372   6952  2153617  RISE       1
\Display2:BUART:tx_status_0\/q                      macrocell35      3350  10302  2153617  RISE       1
\Display2:BUART:sTX:TxSts\/status_0                 statusicell9     2248  12550  2153617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153747p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q                macrocell95      1250   1250  2150952  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   5660   6910  2153747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:tx_state_0\/main_3
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2153752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2152389  RISE       1
\Display1:BUART:tx_state_0\/main_3                  macrocell96      5824   9404  2153752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q          macrocell104     1250   1250  2154722  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4685   5935  2154722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154788p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q                macrocell100     1250   1250  2150373  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   4619   5869  2154788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_load_fifo\/main_0  macrocell117   6440   7690  2155466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_0
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2155466p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell115   1250   1250  2147362  RISE       1
\Display2:BUART:rx_state_2\/main_0    macrocell119   6440   7690  2155466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:txn\/main_1
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2155485p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q  macrocell95   1250   1250  2150952  RISE       1
\Display1:BUART:txn\/main_1    macrocell94   6422   7672  2155485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell99    1250   1250  2148165  RISE       1
\Display1:BUART:rx_load_fifo\/main_0  macrocell101   6290   7540  2155617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_0
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2155617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell99    1250   1250  2148165  RISE       1
\Display1:BUART:rx_state_2\/main_0    macrocell103   6290   7540  2155617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q         macrocell116   1250   1250  2147550  RISE       1
\Display2:BUART:rx_load_fifo\/main_1  macrocell117   6252   7502  2155655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_2\/main_1
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2155655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell116   1250   1250  2147550  RISE       1
\Display2:BUART:rx_state_2\/main_1  macrocell119   6252   7502  2155655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                macrocell96      1250   1250  2151093  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3630   4880  2155776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display1:BUART:txn\/main_3
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2155885p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2155885  RISE       1
\Display1:BUART:txn\/main_3                macrocell94      2901   7271  2155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display2:BUART:txn\/main_3
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2155950p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2155950  RISE       1
\Display2:BUART:txn\/main_3                macrocell110     2837   7207  2155950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156017p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150168  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4449   4639  2156017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:tx_state_0\/main_3
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2156205p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2153617  RISE       1
\Display2:BUART:tx_state_0\/main_3                  macrocell112     3372   6952  2156205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156404p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q                macrocell111     1250   1250  2150183  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3003   4253  2156404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156448p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q          macrocell120     1250   1250  2156448  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2958   4208  2156448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:txn\/main_4
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156512p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q  macrocell97   1250   1250  2150827  RISE       1
\Display1:BUART:txn\/main_4    macrocell94   5395   6645  2156512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2156532p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell106   1250   1250  2151832  RISE       1
MODIN13_1/main_3  macrocell106   5375   6625  2156532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_0\/main_9
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2156532p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2156532  RISE       1
\Display1:BUART:rx_state_0\/main_9         macrocell100   4685   6625  2156532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_3\/main_6
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2156532p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2156532  RISE       1
\Display1:BUART:rx_state_3\/main_6         macrocell102   4685   6625  2156532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                macrocell112     1250   1250  2150204  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   2823   4073  2156584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q   macrocell104   1250   1250  2154722  RISE       1
\Display1:BUART:rx_load_fifo\/main_2  macrocell101   5216   6466  2156691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_2\/main_2
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2156691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6466
-------------------------------------   ---- 
End-of-path arrival time (ps)           6466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell104   1250   1250  2154722  RISE       1
\Display1:BUART:rx_state_2\/main_2   macrocell103   5216   6466  2156691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157165  RISE       1
\Display1:BUART:rx_load_fifo\/main_7       macrocell101   4051   5991  2157165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_2\/main_9
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157165  RISE       1
\Display1:BUART:rx_state_2\/main_9         macrocell103   4051   5991  2157165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_0\/main_10
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2157242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157165  RISE       1
\Display1:BUART:rx_state_0\/main_10        macrocell100   3974   5914  2157242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_3\/main_7
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2157242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157165  RISE       1
\Display1:BUART:rx_state_3\/main_7         macrocell102   3974   5914  2157242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:txn\/main_4
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2157283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q  macrocell113   1250   1250  2149700  RISE       1
\Display2:BUART:txn\/main_4    macrocell110   4624   5874  2157283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:txn\/main_2
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2157364p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q  macrocell96   1250   1250  2151093  RISE       1
\Display1:BUART:txn\/main_2    macrocell94   4542   5792  2157364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_0\/main_0
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2157394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell99    1250   1250  2148165  RISE       1
\Display1:BUART:rx_state_0\/main_0    macrocell100   4513   5763  2157394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_3\/main_0
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2157394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell99    1250   1250  2148165  RISE       1
\Display1:BUART:rx_state_3\/main_0    macrocell102   4513   5763  2157394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q        macrocell99    1250   1250  2148165  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_0  macrocell105   4513   5763  2157394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell105        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_status_3\/main_0
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2157394p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell99    1250   1250  2148165  RISE       1
\Display1:BUART:rx_status_3\/main_0   macrocell108   4513   5763  2157394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_state_0\/main_6
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2157437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                         macrocell106   1250   1250  2151832  RISE       1
\Display1:BUART:rx_state_0\/main_6  macrocell100   4470   5720  2157437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_status_3\/main_6
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2157437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                          macrocell106   1250   1250  2151832  RISE       1
\Display1:BUART:rx_status_3\/main_6  macrocell108   4470   5720  2157437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:txn\/main_6
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2157556p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q  macrocell98   1250   1250  2157556  RISE       1
\Display1:BUART:txn\/main_6   macrocell94   4351   5601  2157556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2157637  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_2   macrocell104   3580   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2157637  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_1   macrocell104   3580   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2157637  RISE       1
MODIN13_1/main_1                           macrocell106   3580   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2157637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2157637  RISE       1
MODIN13_0/main_1                           macrocell107   3580   5520  2157637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2157642  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_0   macrocell104   3575   5515  2157642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2157642  RISE       1
MODIN13_1/main_0                           macrocell106   3575   5515  2157642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2157642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2157642  RISE       1
MODIN13_0/main_0                           macrocell107   3575   5515  2157642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_0\/main_4
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell119   1250   1250  2151176  RISE       1
\Display2:BUART:rx_state_0\/main_4  macrocell116   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_3\/main_4
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell119   1250   1250  2151176  RISE       1
\Display2:BUART:rx_state_3\/main_4  macrocell118   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q               macrocell119   1250   1250  2151176  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_3  macrocell121   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell121        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_status_3\/main_4
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q        macrocell119   1250   1250  2151176  RISE       1
\Display2:BUART:rx_status_3\/main_4  macrocell124   4100   5350  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157825p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q         macrocell100   1250   1250  2150373  RISE       1
\Display1:BUART:rx_load_fifo\/main_1  macrocell101   4081   5331  2157825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_2\/main_1
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157825p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell100   1250   1250  2150373  RISE       1
\Display1:BUART:rx_state_2\/main_1  macrocell103   4081   5331  2157825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_load_fifo\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157873p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_load_fifo\/q            macrocell117     1250   1250  2152116  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   4414   5664  2157873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_0\/main_8
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2157931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157931  RISE       1
\Display1:BUART:rx_state_0\/main_8         macrocell100   3286   5226  2157931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_3\/main_5
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2157931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157931  RISE       1
\Display1:BUART:rx_state_3\/main_5         macrocell102   3286   5226  2157931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157995  RISE       1
\Display2:BUART:rx_load_fifo\/main_6       macrocell117   3222   5162  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_2\/main_6
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157995  RISE       1
\Display2:BUART:rx_state_2\/main_6         macrocell119   3222   5162  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158007p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q         macrocell118   1250   1250  2149903  RISE       1
\Display2:BUART:rx_load_fifo\/main_3  macrocell117   3899   5149  2158007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_2\/main_3
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158007p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell118   1250   1250  2149903  RISE       1
\Display2:BUART:rx_state_2\/main_3  macrocell119   3899   5149  2158007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_0\/main_6
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157995  RISE       1
\Display2:BUART:rx_state_0\/main_6         macrocell116   3208   5148  2158009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_3\/main_6
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157995  RISE       1
\Display2:BUART:rx_state_3\/main_6         macrocell118   3208   5148  2158009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158070p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2156532  RISE       1
\Display1:BUART:rx_load_fifo\/main_6       macrocell101   3147   5087  2158070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_2\/main_8
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158070p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2156532  RISE       1
\Display1:BUART:rx_state_2\/main_8         macrocell103   3147   5087  2158070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:txn\/main_1
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q  macrocell111   1250   1250  2150183  RISE       1
\Display2:BUART:txn\/main_1    macrocell110   3752   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:txn\/main_2
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158171p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q  macrocell112   1250   1250  2150204  RISE       1
\Display2:BUART:txn\/main_2    macrocell110   3735   4985  2158171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158199p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q   macrocell120   1250   1250  2156448  RISE       1
\Display2:BUART:rx_load_fifo\/main_2  macrocell117   3707   4957  2158199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_2\/main_2
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158199p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell120   1250   1250  2156448  RISE       1
\Display2:BUART:rx_state_2\/main_2   macrocell119   3707   4957  2158199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_0\/main_2
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell120   1250   1250  2156448  RISE       1
\Display2:BUART:rx_state_0\/main_2   macrocell116   3705   4955  2158201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_3\/main_2
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell120   1250   1250  2156448  RISE       1
\Display2:BUART:rx_state_3\/main_2   macrocell118   3705   4955  2158201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_status_3\/main_2
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell120   1250   1250  2156448  RISE       1
\Display2:BUART:rx_status_3\/main_2  macrocell124   3705   4955  2158201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_9
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_last\/q          macrocell125   1250   1250  2158310  RISE       1
\Display2:BUART:rx_state_2\/main_9  macrocell119   3597   4847  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_status_3\/q
Path End       : \Display1:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2158310p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7856
-------------------------------------   ---- 
End-of-path arrival time (ps)           7856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_status_3\/q       macrocell108   1250   1250  2158310  RISE       1
\Display1:BUART:sRX:RxSts\/status_3  statusicell8   6606   7856  2158310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158318  RISE       1
\Display2:BUART:rx_load_fifo\/main_5       macrocell117   2898   4838  2158318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_2\/main_5
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158318  RISE       1
\Display2:BUART:rx_state_2\/main_5         macrocell119   2898   4838  2158318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158319  RISE       1
\Display2:BUART:rx_load_fifo\/main_7       macrocell117   2898   4838  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_2\/main_7
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158319  RISE       1
\Display2:BUART:rx_state_2\/main_7         macrocell119   2898   4838  2158319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_0\/main_5
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158318  RISE       1
\Display2:BUART:rx_state_0\/main_5         macrocell116   2894   4834  2158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_3\/main_5
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158318  RISE       1
\Display2:BUART:rx_state_3\/main_5         macrocell118   2894   4834  2158322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_0\/main_7
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158319  RISE       1
\Display2:BUART:rx_state_0\/main_7         macrocell116   2890   4830  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_3\/main_7
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158319  RISE       1
\Display2:BUART:rx_state_3\/main_7         macrocell118   2890   4830  2158327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_state_0\/main_7
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                         macrocell107   1250   1250  2152142  RISE       1
\Display1:BUART:rx_state_0\/main_7  macrocell100   3561   4811  2158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_status_3\/main_7
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                          macrocell107   1250   1250  2152142  RISE       1
\Display1:BUART:rx_status_3\/main_7  macrocell108   3561   4811  2158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:txn\/q
Path End       : \Display2:BUART:txn\/main_0
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158412p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:txn\/q       macrocell110   1250   1250  2158412  RISE       1
\Display2:BUART:txn\/main_0  macrocell110   3495   4745  2158412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_2\/main_2
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150149  RISE       1
\Display1:BUART:tx_state_2\/main_2               macrocell97      4546   4736  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_bitclk\/main_2
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150149  RISE       1
\Display1:BUART:tx_bitclk\/main_2                macrocell98      4546   4736  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:txn\/main_6
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158428p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q  macrocell114   1250   1250  2158428  RISE       1
\Display2:BUART:txn\/main_6   macrocell110   3478   4728  2158428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_1\/main_2
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158429p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150149  RISE       1
\Display1:BUART:tx_state_1\/main_2               macrocell95      4538   4728  2158429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_0\/main_2
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2158429p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150149  RISE       1
\Display1:BUART:tx_state_0\/main_2               macrocell96      4538   4728  2158429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_10
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell123   1250   1250  2153640  RISE       1
\Display2:BUART:rx_state_0\/main_10  macrocell116   3384   4634  2158523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_7
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell123   1250   1250  2153640  RISE       1
\Display2:BUART:rx_status_3\/main_7  macrocell124   3384   4634  2158523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_state_0\/main_8
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q      macrocell122   1250   1250  2153652  RISE       1
\Display2:BUART:rx_state_0\/main_8  macrocell116   3369   4619  2158538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_status_3\/main_5
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell122   1250   1250  2153652  RISE       1
\Display2:BUART:rx_status_3\/main_5  macrocell124   3369   4619  2158538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q         macrocell102   1250   1250  2151091  RISE       1
\Display1:BUART:rx_load_fifo\/main_3  macrocell101   3363   4613  2158543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_2\/main_3
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell102   1250   1250  2151091  RISE       1
\Display1:BUART:rx_state_2\/main_3  macrocell103   3363   4613  2158543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_0\/main_4
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell113   1250   1250  2149700  RISE       1
\Display2:BUART:tx_state_0\/main_4  macrocell112   3321   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157931  RISE       1
\Display1:BUART:rx_load_fifo\/main_5       macrocell101   2541   4481  2158675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_2\/main_7
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157931  RISE       1
\Display1:BUART:rx_state_2\/main_7         macrocell103   2541   4481  2158675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_0\/main_4
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158738p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell103   1250   1250  2152199  RISE       1
\Display1:BUART:rx_state_0\/main_4  macrocell100   3168   4418  2158738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_3\/main_4
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158738p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell103   1250   1250  2152199  RISE       1
\Display1:BUART:rx_state_3\/main_4  macrocell102   3168   4418  2158738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158738p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q               macrocell103   1250   1250  2152199  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_3  macrocell105   3168   4418  2158738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell105        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_status_3\/main_4
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158738p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q        macrocell103   1250   1250  2152199  RISE       1
\Display1:BUART:rx_status_3\/main_4  macrocell108   3168   4418  2158738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:txn\/main_5
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158766  RISE       1
\Display1:BUART:txn\/main_5                      macrocell94      4200   4390  2158766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_1\/main_3
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell113   1250   1250  2149700  RISE       1
\Display2:BUART:tx_state_1\/main_3  macrocell111   3067   4317  2158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_2\/main_3
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell113   1250   1250  2149700  RISE       1
\Display2:BUART:tx_state_2\/main_3  macrocell113   3067   4317  2158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_bitclk\/main_3
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q      macrocell113   1250   1250  2149700  RISE       1
\Display2:BUART:tx_bitclk\/main_3  macrocell114   3067   4317  2158840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158892  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_2   macrocell120   2325   4265  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158896  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_1   macrocell120   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_1\/main_1
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158896  RISE       1
\Display2:BUART:pollcount_1\/main_1        macrocell122   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_0\/main_1
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158896  RISE       1
\Display2:BUART:pollcount_0\/main_1        macrocell123   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158902  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_0   macrocell120   2315   4255  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_1\/main_0
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158902  RISE       1
\Display2:BUART:pollcount_1\/main_0        macrocell122   2315   4255  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_0\/main_0
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158902  RISE       1
\Display2:BUART:pollcount_0\/main_0        macrocell123   2315   4255  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_1
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell116   1250   1250  2147550  RISE       1
\Display2:BUART:rx_state_0\/main_1  macrocell116   2997   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_3\/main_1
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell116   1250   1250  2147550  RISE       1
\Display2:BUART:rx_state_3\/main_1  macrocell118   2997   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q               macrocell116   1250   1250  2147550  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_1  macrocell121   2997   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell121        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_1
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q        macrocell116   1250   1250  2147550  RISE       1
\Display2:BUART:rx_status_3\/main_1  macrocell124   2997   4247  2158910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_1\/main_0
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell111   1250   1250  2150183  RISE       1
\Display2:BUART:tx_state_1\/main_0  macrocell111   2991   4241  2158916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_2\/main_0
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell111   1250   1250  2150183  RISE       1
\Display2:BUART:tx_state_2\/main_0  macrocell113   2991   4241  2158916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_bitclk\/main_0
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q      macrocell111   1250   1250  2150183  RISE       1
\Display2:BUART:tx_bitclk\/main_0  macrocell114   2991   4241  2158916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_0\/main_2
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell104   1250   1250  2154722  RISE       1
\Display1:BUART:rx_state_0\/main_2   macrocell100   2925   4175  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_3\/main_2
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell104   1250   1250  2154722  RISE       1
\Display1:BUART:rx_state_3\/main_2   macrocell102   2925   4175  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_status_3\/main_2
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell104   1250   1250  2154722  RISE       1
\Display1:BUART:rx_status_3\/main_2  macrocell108   2925   4175  2158981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_0\/main_2
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159053p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150168  RISE       1
\Display2:BUART:tx_state_0\/main_2               macrocell112     3913   4103  2159053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_0\/main_0
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell111   1250   1250  2150183  RISE       1
\Display2:BUART:tx_state_0\/main_0  macrocell112   2838   4088  2159069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_0\/main_5
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell114   1250   1250  2158428  RISE       1
\Display2:BUART:tx_state_0\/main_5  macrocell112   2837   4087  2159069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_1\/main_5
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell114   1250   1250  2158428  RISE       1
\Display2:BUART:tx_state_1\/main_5  macrocell111   2835   4085  2159072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_2\/main_5
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell114   1250   1250  2158428  RISE       1
\Display2:BUART:tx_state_2\/main_5  macrocell113   2835   4085  2159072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_0\/main_1
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell112   1250   1250  2150204  RISE       1
\Display2:BUART:tx_state_0\/main_1  macrocell112   2817   4067  2159089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_1\/main_3
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159092p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell97   1250   1250  2150827  RISE       1
\Display1:BUART:tx_state_1\/main_3  macrocell95   2814   4064  2159092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_0\/main_4
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159092p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell97   1250   1250  2150827  RISE       1
\Display1:BUART:tx_state_0\/main_4  macrocell96   2814   4064  2159092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_1\/main_1
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell112   1250   1250  2150204  RISE       1
\Display2:BUART:tx_state_1\/main_1  macrocell111   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_2\/main_1
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell112   1250   1250  2150204  RISE       1
\Display2:BUART:tx_state_2\/main_1  macrocell113   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_bitclk\/main_1
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2159093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q      macrocell112   1250   1250  2150204  RISE       1
\Display2:BUART:tx_bitclk\/main_1  macrocell114   2813   4063  2159093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_2\/main_3
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell97   1250   1250  2150827  RISE       1
\Display1:BUART:tx_state_2\/main_3  macrocell97   2807   4057  2159099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_bitclk\/main_3
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2159099p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q      macrocell97   1250   1250  2150827  RISE       1
\Display1:BUART:tx_bitclk\/main_3  macrocell98   2807   4057  2159099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_1\/main_0
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159199p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell95   1250   1250  2150952  RISE       1
\Display1:BUART:tx_state_1\/main_0  macrocell95   2708   3958  2159199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_0\/main_0
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159199p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell95   1250   1250  2150952  RISE       1
\Display1:BUART:tx_state_0\/main_0  macrocell96   2708   3958  2159199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_2\/main_5
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159209p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell98   1250   1250  2157556  RISE       1
\Display1:BUART:tx_state_2\/main_5  macrocell97   2697   3947  2159209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_1\/main_5
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell98   1250   1250  2157556  RISE       1
\Display1:BUART:tx_state_1\/main_5  macrocell95   2690   3940  2159217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_0\/main_5
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell98   1250   1250  2157556  RISE       1
\Display1:BUART:tx_state_0\/main_5  macrocell96   2690   3940  2159217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_2\/main_0
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell95   1250   1250  2150952  RISE       1
\Display1:BUART:tx_state_2\/main_0  macrocell97   2683   3933  2159224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_bitclk\/main_0
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2159224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q      macrocell95   1250   1250  2150952  RISE       1
\Display1:BUART:tx_bitclk\/main_0  macrocell98   2683   3933  2159224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_1\/main_4
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell123   1250   1250  2153640  RISE       1
\Display2:BUART:pollcount_1\/main_4  macrocell122   2640   3890  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_0\/main_3
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell123   1250   1250  2153640  RISE       1
\Display2:BUART:pollcount_0\/main_3  macrocell123   2640   3890  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_0\/main_3
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell102   1250   1250  2151091  RISE       1
\Display1:BUART:rx_state_0\/main_3  macrocell100   2640   3890  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_3\/main_3
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell102   1250   1250  2151091  RISE       1
\Display1:BUART:rx_state_3\/main_3  macrocell102   2640   3890  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q               macrocell102   1250   1250  2151091  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_2  macrocell105   2640   3890  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell105        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_status_3\/main_3
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q        macrocell102   1250   1250  2151091  RISE       1
\Display1:BUART:rx_status_3\/main_3  macrocell108   2640   3890  2159267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell107   1250   1250  2152142  RISE       1
MODIN13_1/main_4  macrocell106   2634   3884  2159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2159272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell107   1250   1250  2152142  RISE       1
MODIN13_0/main_3  macrocell107   2634   3884  2159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell107        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:pollcount_1\/main_2
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2159278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell122   1250   1250  2153652  RISE       1
\Display2:BUART:pollcount_1\/main_2  macrocell122   2629   3879  2159278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q         macrocell119   1250   1250  2151176  RISE       1
\Display2:BUART:rx_load_fifo\/main_4  macrocell117   2626   3876  2159281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell117        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_2\/main_4
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell119   1250   1250  2151176  RISE       1
\Display2:BUART:rx_state_2\/main_4  macrocell119   2626   3876  2159281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_1\/main_1
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell96   1250   1250  2151093  RISE       1
\Display1:BUART:tx_state_1\/main_1  macrocell95   2544   3794  2159363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_0\/main_1
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell96   1250   1250  2151093  RISE       1
\Display1:BUART:tx_state_0\/main_1  macrocell96   2544   3794  2159363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_2\/main_1
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell96   1250   1250  2151093  RISE       1
\Display1:BUART:tx_state_2\/main_1  macrocell97   2541   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_bitclk\/main_1
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2159365p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q      macrocell96   1250   1250  2151093  RISE       1
\Display1:BUART:tx_bitclk\/main_1  macrocell98   2541   3791  2159365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_1\/main_2
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150168  RISE       1
\Display2:BUART:tx_state_1\/main_2               macrocell111     3544   3734  2159422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_2\/main_2
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150168  RISE       1
\Display2:BUART:tx_state_2\/main_2               macrocell113     3544   3734  2159422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_bitclk\/main_2
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2159422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150168  RISE       1
\Display2:BUART:tx_bitclk\/main_2                macrocell114     3544   3734  2159422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell114        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_load_fifo\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159581p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_load_fifo\/q            macrocell101     1250   1250  2152989  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   2706   3956  2159581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:txn\/q
Path End       : \Display1:BUART:txn\/main_0
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:txn\/q       macrocell94   1250   1250  2159599  RISE       1
\Display1:BUART:txn\/main_0  macrocell94   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_0\/main_1
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell100   1250   1250  2150373  RISE       1
\Display1:BUART:rx_state_0\/main_1  macrocell100   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_3\/main_1
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell100   1250   1250  2150373  RISE       1
\Display1:BUART:rx_state_3\/main_1  macrocell102   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q               macrocell100   1250   1250  2150373  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_1  macrocell105   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell105        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_status_3\/main_1
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q        macrocell100   1250   1250  2150373  RISE       1
\Display1:BUART:rx_status_3\/main_1  macrocell108   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell108        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q         macrocell103   1250   1250  2152199  RISE       1
\Display1:BUART:rx_load_fifo\/main_4  macrocell101   2256   3506  2159651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_2\/main_4
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159651p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell103   1250   1250  2152199  RISE       1
\Display1:BUART:rx_state_2\/main_4  macrocell103   2256   3506  2159651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_6
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159663p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_last\/q          macrocell109   1250   1250  2159663  RISE       1
\Display1:BUART:rx_state_2\/main_6  macrocell103   2243   3493  2159663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell103        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_0\/main_3
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell118   1250   1250  2149903  RISE       1
\Display2:BUART:rx_state_0\/main_3  macrocell116   2237   3487  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_3\/main_3
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell118   1250   1250  2149903  RISE       1
\Display2:BUART:rx_state_3\/main_3  macrocell118   2237   3487  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q               macrocell118   1250   1250  2149903  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_2  macrocell121   2237   3487  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell121        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_status_3\/main_3
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q        macrocell118   1250   1250  2149903  RISE       1
\Display2:BUART:rx_status_3\/main_3  macrocell124   2237   3487  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_1\/main_4
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3387
-------------------------------------   ---- 
End-of-path arrival time (ps)           3387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159770  RISE       1
\Display2:BUART:tx_state_1\/main_4               macrocell111     3197   3387  2159770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_2\/main_4
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159770p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3387
-------------------------------------   ---- 
End-of-path arrival time (ps)           3387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159770  RISE       1
\Display2:BUART:tx_state_2\/main_4               macrocell113     3197   3387  2159770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_2\/main_4
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2160132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3025
-------------------------------------   ---- 
End-of-path arrival time (ps)           3025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158766  RISE       1
\Display1:BUART:tx_state_2\/main_4               macrocell97      2835   3025  2160132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_1\/main_4
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2160139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3017
-------------------------------------   ---- 
End-of-path arrival time (ps)           3017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158766  RISE       1
\Display1:BUART:tx_state_1\/main_4               macrocell95      2827   3017  2160139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:txn\/main_5
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2160664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2493
-------------------------------------   ---- 
End-of-path arrival time (ps)           2493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2159770  RISE       1
\Display2:BUART:txn\/main_5                      macrocell110     2303   2493  2160664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell110        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_status_3\/q
Path End       : \Display2:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2162040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell124        0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_status_3\/q       macrocell124    1250   1250  2162040  RISE       1
\Display2:BUART:sRX:RxSts\/status_3  statusicell10   2876   4126  2162040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019445p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16861
-------------------------------------   ----- 
End-of-path arrival time (ps)           16861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q            macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_counter_load\/main_2  macrocell13   9950  11200  13019445  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell13   3350  14550  13019445  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2311  16861  13019445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021370p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6190
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14107
-------------------------------------   ----- 
End-of-path arrival time (ps)           14107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q                      macrocell43     1250   1250  13021370  RISE       1
\RF_Connection:BUART:counter_load_not\/main_0           macrocell2      7194   8444  13021370  RISE       1
\RF_Connection:BUART:counter_load_not\/q                macrocell2      3350  11794  13021370  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  14107  13021370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sRX:RxSts\/status_4
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13022025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19141
-------------------------------------   ----- 
End-of-path arrival time (ps)           19141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13022025  RISE       1
\Printer:BUART:rx_status_4\/main_1                 macrocell15     6659  10239  13022025  RISE       1
\Printer:BUART:rx_status_4\/q                      macrocell15     3350  13589  13022025  RISE       1
\Printer:BUART:sRX:RxSts\/status_4                 statusicell4    5553  19141  13022025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                      macrocell59     1250   1250  13023639  RISE       1
\Printer:BUART:counter_load_not\/main_0           macrocell10     4323   5573  13023639  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell10     3350   8923  13023639  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2915  11837  13023639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Connection:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024417p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -5360
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11889
-------------------------------------   ----- 
End-of-path arrival time (ps)           11889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q            macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_counter_load\/main_1  macrocell5    4373   5623  13024417  RISE       1
\RF_Connection:BUART:rx_counter_load\/q       macrocell5    3350   8973  13024417  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/load   count7cell    2916  11889  13024417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13024507p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16659
-------------------------------------   ----- 
End-of-path arrival time (ps)           16659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13024507  RISE       1
\Printer:BUART:tx_status_0\/main_3                 macrocell11     4152   7732  13024507  RISE       1
\Printer:BUART:tx_status_0\/q                      macrocell11     3350  11082  13024507  RISE       1
\Printer:BUART:sTX:TxSts\/status_0                 statusicell3    5578  16659  13024507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_load_fifo\/q
Path End       : \RF_Connection:BUART:sRX:RxSts\/status_4
Capture Clock  : \RF_Connection:BUART:sRX:RxSts\/clock
Path slack     : 13025050p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16116
-------------------------------------   ----- 
End-of-path arrival time (ps)           16116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_load_fifo\/q      macrocell49    1250   1250  13025050  RISE       1
\RF_Connection:BUART:rx_status_4\/main_0  macrocell7     9216  10466  13025050  RISE       1
\RF_Connection:BUART:rx_status_4\/q       macrocell7     3350  13816  13025050  RISE       1
\RF_Connection:BUART:sRX:RxSts\/status_4  statusicell2   2300  16116  13025050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025491p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  13021049  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   8915  10165  13025491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_3
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13025550p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12607
-------------------------------------   ----- 
End-of-path arrival time (ps)           12607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q         macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_load_fifo\/main_3  macrocell65  11357  12607  13025550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_2\/main_3
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13025550p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12607
-------------------------------------   ----- 
End-of-path arrival time (ps)           12607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_state_2\/main_3  macrocell67  11357  12607  13025550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13026512p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11645
-------------------------------------   ----- 
End-of-path arrival time (ps)           11645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q               macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_2  macrocell69  10395  11645  13026512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Connection:BUART:sTX:TxSts\/status_0
Capture Clock  : \RF_Connection:BUART:sTX:TxSts\/clock
Path slack     : 13026906p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13026906  RISE       1
\RF_Connection:BUART:tx_status_0\/main_3                 macrocell3      5005   8585  13026906  RISE       1
\RF_Connection:BUART:tx_status_0\/q                      macrocell3      3350  11935  13026906  RISE       1
\RF_Connection:BUART:sTX:TxSts\/status_0                 statusicell1    2326  14261  13026906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_0\/main_3
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13026956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_state_0\/main_3  macrocell64   9950  11200  13026956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_3\/main_3
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13026956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_state_3\/main_3  macrocell66   9950  11200  13026956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_status_3\/main_3
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13026956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q        macrocell66   1250   1250  13019445  RISE       1
\Printer:BUART:rx_status_3\/main_3  macrocell72   9950  11200  13026956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027485p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q               macrocell64   1250   1250  13023318  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_1  macrocell69   9421  10671  13027485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027760p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q                macrocell64     1250   1250  13023318  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6646   7896  13027760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028173p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026142  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7294   7484  13028173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_load_fifo\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028413p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3130
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_load_fifo\/q            macrocell49     1250   1250  13025050  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   8874  10124  13028413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_0\/main_0
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13028560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13021049  RISE       1
\Printer:BUART:rx_state_0\/main_0    macrocell64   8347   9597  13028560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_3\/main_0
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13028560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13021049  RISE       1
\Printer:BUART:rx_state_3\/main_0    macrocell66   8347   9597  13028560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_status_3\/main_0
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13028560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13021049  RISE       1
\Printer:BUART:rx_status_3\/main_0   macrocell72   8347   9597  13028560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028827p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q               macrocell67   1250   1250  13024260  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_3  macrocell69   8079   9329  13028827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028929p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q                macrocell48     1250   1250  13024417  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5478   6728  13028929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_0
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13028962p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13021049  RISE       1
\Printer:BUART:rx_load_fifo\/main_0  macrocell65   7945   9195  13028962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_0
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13028962p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13021049  RISE       1
\Printer:BUART:rx_state_2\/main_0    macrocell67   7945   9195  13028962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Connection:BUART:tx_state_0\/main_3
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13029011p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13026906  RISE       1
\RF_Connection:BUART:tx_state_0\/main_3                  macrocell44     5566   9146  13029011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029308p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  13025257  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5099   6349  13029308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029361p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                macrocell59     1250   1250  13023639  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5046   6296  13029361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_1
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13029699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q         macrocell64   1250   1250  13023318  RISE       1
\Printer:BUART:rx_load_fifo\/main_1  macrocell65   7207   8457  13029699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_2\/main_1
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13029699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8457
-------------------------------------   ---- 
End-of-path arrival time (ps)           8457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell64   1250   1250  13023318  RISE       1
\Printer:BUART:rx_state_2\/main_1  macrocell67   7207   8457  13029699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_bitclk\/main_0
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13029713p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q      macrocell43   1250   1250  13021370  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_0  macrocell46   7194   8444  13029713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_bitclk\/main_1
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13029745p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q      macrocell44   1250   1250  13021402  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_1  macrocell46   7161   8411  13029745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_bitclk\/main_3
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13030098p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q      macrocell45   1250   1250  13021756  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_3  macrocell46   6808   8058  13030098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_5
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13030366p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q        macrocell46   1250   1250  13030366  RISE       1
\RF_Connection:BUART:tx_state_1\/main_5  macrocell43   6540   7790  13030366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_5
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13030366p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q        macrocell46   1250   1250  13030366  RISE       1
\RF_Connection:BUART:tx_state_0\/main_5  macrocell44   6540   7790  13030366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_5
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13030366p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q        macrocell46   1250   1250  13030366  RISE       1
\RF_Connection:BUART:tx_state_2\/main_5  macrocell45   6540   7790  13030366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_bitclk\/q
Path End       : \RF_Connection:BUART:txn\/main_6
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13030381p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_bitclk\/q  macrocell46   1250   1250  13030366  RISE       1
\RF_Connection:BUART:txn\/main_6   macrocell42   6526   7776  13030381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Connection:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030533p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q                macrocell44     1250   1250  13021402  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3873   5123  13030533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Connection:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030542p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q                macrocell43     1250   1250  13021370  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3864   5114  13030542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Connection:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030571p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -6010
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q          macrocell52     1250   1250  13030571  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3836   5086  13030571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024909  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4818   5008  13030649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13030651p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030571  RISE       1
\RF_Connection:BUART:rx_state_3\/main_2   macrocell50   6256   7506  13030651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_state_1\/main_2
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13030666p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026142  RISE       1
\RF_Connection:BUART:tx_state_1\/main_2               macrocell43     7301   7491  13030666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_state_0\/main_2
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13030666p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026142  RISE       1
\RF_Connection:BUART:tx_state_0\/main_2               macrocell44     7301   7491  13030666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_state_2\/main_2
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13030666p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026142  RISE       1
\RF_Connection:BUART:tx_state_2\/main_2               macrocell45     7301   7491  13030666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_0\/main_1
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13030830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell64   1250   1250  13023318  RISE       1
\Printer:BUART:rx_state_0\/main_1  macrocell64   6077   7327  13030830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_3\/main_1
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13030830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell64   1250   1250  13023318  RISE       1
\Printer:BUART:rx_state_3\/main_1  macrocell66   6077   7327  13030830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_status_3\/main_1
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13030830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q        macrocell64   1250   1250  13023318  RISE       1
\Printer:BUART:rx_status_3\/main_1  macrocell72   6077   7327  13030830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13030928p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q       macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_state_0\/main_2  macrocell48   5978   7228  13030928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_1
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13030928p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q         macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_1  macrocell49   5978   7228  13030928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13030928p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q       macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_state_2\/main_2  macrocell51   5978   7228  13030928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  13031121  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3285   4535  13031121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:txn\/main_5
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13031198p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13031198  RISE       1
\RF_Connection:BUART:txn\/main_5                      macrocell42     6768   6958  13031198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_4
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q         macrocell67   1250   1250  13024260  RISE       1
\Printer:BUART:rx_load_fifo\/main_4  macrocell65   5696   6946  13031211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_2\/main_4
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13031211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell67   1250   1250  13024260  RISE       1
\Printer:BUART:rx_state_2\/main_4  macrocell67   5696   6946  13031211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031235p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                macrocell60     1250   1250  13024796  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3171   4421  13031235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:tx_state_1\/main_4
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13031252p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13031198  RISE       1
\RF_Connection:BUART:tx_state_1\/main_4               macrocell43     6715   6905  13031252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Connection:BUART:tx_state_2\/main_4
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13031252p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13031198  RISE       1
\RF_Connection:BUART:tx_state_2\/main_4               macrocell45     6715   6905  13031252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:tx_state_0\/main_3
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13031289p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13024507  RISE       1
\Printer:BUART:tx_state_0\/main_3                  macrocell60     3287   6867  13031289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_6
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13031402p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                               macrocell54   1250   1250  13027397  RISE       1
\RF_Connection:BUART:rx_state_0\/main_6  macrocell48   5505   6755  13031402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RF_Connection:BUART:txn\/main_3
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13031450p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031450  RISE       1
\RF_Connection:BUART:txn\/main_3                macrocell42     2337   6707  13031450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Printer:BUART:txn\/main_3
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13031493p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031493  RISE       1
\Printer:BUART:txn\/main_3                macrocell58     2293   6663  13031493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13031569p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030571  RISE       1
\RF_Connection:BUART:rx_state_0\/main_3   macrocell48   5338   6588  13031569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_2
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13031569p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q   macrocell52   1250   1250  13030571  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_2  macrocell49   5338   6588  13031569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13031569p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030571  RISE       1
\RF_Connection:BUART:rx_state_2\/main_3   macrocell51   5338   6588  13031569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_0\/main_4
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell67   1250   1250  13024260  RISE       1
\Printer:BUART:rx_state_0\/main_4  macrocell64   5136   6386  13031771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_3\/main_4
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13031771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell67   1250   1250  13024260  RISE       1
\Printer:BUART:rx_state_3\/main_4  macrocell66   5136   6386  13031771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_status_3\/main_4
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13031771p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q        macrocell67   1250   1250  13024260  RISE       1
\Printer:BUART:rx_status_3\/main_4  macrocell72   5136   6386  13031771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_1
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13031814p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13025257  RISE       1
\RF_Connection:BUART:rx_status_3\/main_1   macrocell56   5092   6342  13031814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_1\/main_0
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13031861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell59   1250   1250  13023639  RISE       1
\Printer:BUART:tx_state_1\/main_0  macrocell59   5045   6295  13031861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_2\/main_0
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13031861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell59   1250   1250  13023639  RISE       1
\Printer:BUART:tx_state_2\/main_0  macrocell61   5045   6295  13031861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_bitclk\/main_0
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13031861p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q      macrocell59   1250   1250  13023639  RISE       1
\Printer:BUART:tx_bitclk\/main_0  macrocell62   5045   6295  13031861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_1\/main_3
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13031923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell61   1250   1250  13023952  RISE       1
\Printer:BUART:tx_state_1\/main_3  macrocell59   4984   6234  13031923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_2\/main_3
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13031923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell61   1250   1250  13023952  RISE       1
\Printer:BUART:tx_state_2\/main_3  macrocell61   4984   6234  13031923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_bitclk\/main_3
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13031923p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q      macrocell61   1250   1250  13023952  RISE       1
\Printer:BUART:tx_bitclk\/main_3  macrocell62   4984   6234  13031923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_state_0\/main_8
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13032000p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032000  RISE       1
\RF_Connection:BUART:rx_state_0\/main_8         macrocell48   4217   6157  13032000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_5
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13032000p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032000  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_5       macrocell49   4217   6157  13032000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_state_2\/main_7
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13032000p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032000  RISE       1
\RF_Connection:BUART:rx_state_2\/main_7         macrocell51   4217   6157  13032000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_7
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13032021p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                               macrocell55   1250   1250  13027756  RISE       1
\RF_Connection:BUART:rx_state_0\/main_7  macrocell48   4886   6136  13032021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032052p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell55   1250   1250  13027756  RISE       1
MODIN1_1/main_4  macrocell54   4854   6104  13032052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032052p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell55   1250   1250  13027756  RISE       1
MODIN1_0/main_3  macrocell55   4854   6104  13032052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Connection:BUART:rx_state_3\/main_5
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13032061p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032000  RISE       1
\RF_Connection:BUART:rx_state_3\/main_5         macrocell50   4156   6096  13032061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13025257  RISE       1
\RF_Connection:BUART:rx_state_0\/main_1    macrocell48   4843   6093  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_0
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13025257  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_0  macrocell49   4843   6093  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13025257  RISE       1
\RF_Connection:BUART:rx_state_2\/main_1    macrocell51   4843   6093  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_4
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13032326p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q        macrocell50   1250   1250  13025594  RISE       1
\RF_Connection:BUART:rx_status_3\/main_4  macrocell56   4580   5830  13032326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_4
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13032402p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q       macrocell50   1250   1250  13025594  RISE       1
\RF_Connection:BUART:rx_state_0\/main_4  macrocell48   4505   5755  13032402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_3
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13032402p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q         macrocell50   1250   1250  13025594  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_3  macrocell49   4505   5755  13032402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_4
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13032402p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q       macrocell50   1250   1250  13025594  RISE       1
\RF_Connection:BUART:rx_state_2\/main_4  macrocell51   4505   5755  13032402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:txn\/main_1
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13032454p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q  macrocell43   1250   1250  13021370  RISE       1
\RF_Connection:BUART:txn\/main_1    macrocell42   4452   5702  13032454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:txn\/main_2
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13032461p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q  macrocell44   1250   1250  13021402  RISE       1
\RF_Connection:BUART:txn\/main_2    macrocell42   4446   5696  13032461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_bitclk_enable\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_3
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13032500p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030571  RISE       1
\RF_Connection:BUART:rx_status_3\/main_3  macrocell56   4407   5657  13032500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_2
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13032529p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q        macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_status_3\/main_2  macrocell56   4377   5627  13032529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13032534p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q       macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_state_3\/main_1  macrocell50   4373   5623  13032534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_0\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032534p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_0\/q               macrocell48   1250   1250  13024417  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_1  macrocell53   4373   5623  13032534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell53         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_1
Path End       : \RF_Connection:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RF_Connection:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032574p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032574  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/main_1   macrocell52   3643   5583  13032574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032574p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032574  RISE       1
MODIN1_1/main_2                                 macrocell54   3643   5583  13032574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032574p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032574  RISE       1
MODIN1_0/main_2                                 macrocell55   3643   5583  13032574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_0
Path End       : \RF_Connection:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RF_Connection:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032581p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032581  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/main_2   macrocell52   3636   5576  13032581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_0\/main_0
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13032584p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell59   1250   1250  13023639  RISE       1
\Printer:BUART:tx_state_0\/main_0  macrocell60   4323   5573  13032584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_2
Path End       : \RF_Connection:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RF_Connection:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032592p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032592  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/main_0   macrocell52   3625   5565  13032592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_bitclk_enable\/clock_0             macrocell52         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032592p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032592  RISE       1
MODIN1_1/main_1                                 macrocell54   3625   5565  13032592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032592p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032592  RISE       1
MODIN1_0/main_1                                 macrocell55   3625   5565  13032592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13032783p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032783  RISE       1
MODIN5_1/main_1                           macrocell70   3434   5374  13032783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13032783p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032783  RISE       1
MODIN5_0/main_1                           macrocell71   3434   5374  13032783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:txn\/main_4
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13032821p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q  macrocell45   1250   1250  13021756  RISE       1
\RF_Connection:BUART:txn\/main_4    macrocell42   4086   5336  13032821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_3
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q       macrocell45   1250   1250  13021756  RISE       1
\RF_Connection:BUART:tx_state_1\/main_3  macrocell43   4063   5313  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_4
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q       macrocell45   1250   1250  13021756  RISE       1
\RF_Connection:BUART:tx_state_0\/main_4  macrocell44   4063   5313  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_2\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_3
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13032844p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_2\/q       macrocell45   1250   1250  13021756  RISE       1
\RF_Connection:BUART:tx_state_2\/main_3  macrocell45   4063   5313  13032844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_0\/main_4
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13032897p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell61   1250   1250  13023952  RISE       1
\Printer:BUART:tx_state_0\/main_4  macrocell60   4010   5260  13032897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_status_3\/q
Path End       : \Printer:BUART:sRX:RxSts\/status_3
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13032951p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_status_3\/q       macrocell72    1250   1250  13032951  RISE       1
\Printer:BUART:sRX:RxSts\/status_3  statusicell4   6966   8216  13032951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13032956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032956  RISE       1
MODIN5_1/main_0                           macrocell70   3261   5201  13032956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13032956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032956  RISE       1
MODIN5_0/main_0                           macrocell71   3261   5201  13032956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_state_3\/main_7
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13032973p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032973  RISE       1
\RF_Connection:BUART:rx_state_3\/main_7         macrocell50   3244   5184  13032973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_state_3\/main_6
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13032979p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032979  RISE       1
\RF_Connection:BUART:rx_state_3\/main_6         macrocell50   3238   5178  13032979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_6
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13033007p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                macrocell54   1250   1250  13027397  RISE       1
\RF_Connection:BUART:rx_status_3\/main_6  macrocell56   3900   5150  13033007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_1
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13033041p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q       macrocell44   1250   1250  13021402  RISE       1
\RF_Connection:BUART:tx_state_1\/main_1  macrocell43   3865   5115  13033041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_1
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13033041p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q       macrocell44   1250   1250  13021402  RISE       1
\RF_Connection:BUART:tx_state_0\/main_1  macrocell44   3865   5115  13033041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_0\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_1
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13033041p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_0\/q       macrocell44   1250   1250  13021402  RISE       1
\RF_Connection:BUART:tx_state_2\/main_1  macrocell45   3865   5115  13033041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_state_1\/main_0
Capture Clock  : \RF_Connection:BUART:tx_state_1\/clock_0
Path slack     : 13033051p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q       macrocell43   1250   1250  13021370  RISE       1
\RF_Connection:BUART:tx_state_1\/main_0  macrocell43   3856   5106  13033051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_state_0\/main_0
Capture Clock  : \RF_Connection:BUART:tx_state_0\/clock_0
Path slack     : 13033051p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q       macrocell43   1250   1250  13021370  RISE       1
\RF_Connection:BUART:tx_state_0\/main_0  macrocell44   3856   5106  13033051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_0\/clock_0                   macrocell44         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_state_1\/q
Path End       : \RF_Connection:BUART:tx_state_2\/main_0
Capture Clock  : \RF_Connection:BUART:tx_state_2\/clock_0
Path slack     : 13033051p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_1\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_state_1\/q       macrocell43   1250   1250  13021370  RISE       1
\RF_Connection:BUART:tx_state_2\/main_0  macrocell45   3856   5106  13033051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_state_2\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:txn\/main_1
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033121p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q  macrocell59   1250   1250  13023639  RISE       1
\Printer:BUART:txn\/main_1    macrocell58   3786   5036  13033121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_1\/main_2
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024909  RISE       1
\Printer:BUART:tx_state_1\/main_2               macrocell59     4815   5005  13033152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_2\/main_2
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024909  RISE       1
\Printer:BUART:tx_state_2\/main_2               macrocell61     4815   5005  13033152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_bitclk\/main_2
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13033152p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024909  RISE       1
\Printer:BUART:tx_bitclk\/main_2                macrocell62     4815   5005  13033152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_last\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_6
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033238p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_last\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_last\/q          macrocell57   1250   1250  13033238  RISE       1
\RF_Connection:BUART:rx_state_2\/main_6  macrocell51   3669   4919  13033238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_7
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13033366p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                macrocell55   1250   1250  13027756  RISE       1
\RF_Connection:BUART:rx_status_3\/main_7  macrocell56   3541   4791  13033366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033373p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13025257  RISE       1
\RF_Connection:BUART:rx_state_3\/main_0    macrocell50   3534   4784  13033373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033373p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_ctrl_mark_last\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  13025257  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_0  macrocell53   3534   4784  13033373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell53         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_0\/main_10
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033387  RISE       1
\Printer:BUART:rx_state_0\/main_10        macrocell64   2830   4770  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_3\/main_7
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033387p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033387  RISE       1
\Printer:BUART:rx_state_3\/main_7         macrocell66   2830   4770  13033387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_load_fifo\/main_7
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033387  RISE       1
\Printer:BUART:rx_load_fifo\/main_7       macrocell65   2812   4752  13033405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_2\/main_9
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033387  RISE       1
\Printer:BUART:rx_state_2\/main_9         macrocell67   2812   4752  13033405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_0\/main_9
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Printer:BUART:rx_state_0\/main_9         macrocell64   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_3\/main_6
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Printer:BUART:rx_state_3\/main_6         macrocell66   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_load_fifo\/main_6
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Printer:BUART:rx_load_fifo\/main_6       macrocell65   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_2\/main_8
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\Printer:BUART:rx_state_2\/main_8         macrocell67   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_0\/main_8
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\Printer:BUART:rx_state_0\/main_8         macrocell64   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_3\/main_5
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\Printer:BUART:rx_state_3\/main_5         macrocell66   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_load_fifo\/main_5
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033425p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\Printer:BUART:rx_load_fifo\/main_5       macrocell65   2792   4732  13033425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_2\/main_7
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033425p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\Printer:BUART:rx_state_2\/main_7         macrocell67   2792   4732  13033425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033475p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  13021049  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_0  macrocell69   3432   4682  13033475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:txn\/main_4
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033479p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q  macrocell61   1250   1250  13023952  RISE       1
\Printer:BUART:txn\/main_4    macrocell58   3427   4677  13033479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_state_0\/main_7
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                         macrocell71   1250   1250  13028040  RISE       1
\Printer:BUART:rx_state_0\/main_7  macrocell64   3401   4651  13033506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_status_3\/main_7
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell71   1250   1250  13028040  RISE       1
\Printer:BUART:rx_status_3\/main_7  macrocell72   3401   4651  13033506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_1\/main_4
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033583  RISE       1
\Printer:BUART:tx_state_1\/main_4               macrocell59     4383   4573  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_2\/main_4
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033583  RISE       1
\Printer:BUART:tx_state_2\/main_4               macrocell61     4383   4573  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : \Printer:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033588p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032783  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_1   macrocell68   2628   4568  13033588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_2
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  13031121  RISE       1
\Printer:BUART:rx_load_fifo\/main_2  macrocell65   3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_2\/main_2
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031121  RISE       1
\Printer:BUART:rx_state_2\/main_2   macrocell67   3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_0\/main_2
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031121  RISE       1
\Printer:BUART:rx_state_0\/main_2   macrocell64   3268   4518  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_3\/main_2
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031121  RISE       1
\Printer:BUART:rx_state_3\/main_2   macrocell66   3268   4518  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_status_3\/main_2
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031121  RISE       1
\Printer:BUART:rx_status_3\/main_2  macrocell72   3268   4518  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_status_3\/main_5
Capture Clock  : \RF_Connection:BUART:rx_status_3\/clock_0
Path slack     : 13033695p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q        macrocell51   1250   1250  13025580  RISE       1
\RF_Connection:BUART:rx_status_3\/main_5  macrocell56   3211   4461  13033695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_4
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q       macrocell51   1250   1250  13025580  RISE       1
\RF_Connection:BUART:rx_state_3\/main_4  macrocell50   3210   4460  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q               macrocell51   1250   1250  13025580  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_3  macrocell53   3210   4460  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell53         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_state_0\/main_6
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                         macrocell70   1250   1250  13028356  RISE       1
\Printer:BUART:rx_state_0\/main_6  macrocell64   3210   4460  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_status_3\/main_6
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13033696p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell70   1250   1250  13028356  RISE       1
\Printer:BUART:rx_status_3\/main_6  macrocell72   3210   4460  13033696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_3\/main_3
Capture Clock  : \RF_Connection:BUART:rx_state_3\/clock_0
Path slack     : 13033711p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q       macrocell50   1250   1250  13025594  RISE       1
\RF_Connection:BUART:rx_state_3\/main_3  macrocell50   3196   4446  13033711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_3\/q
Path End       : \RF_Connection:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RF_Connection:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033711p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_3\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_3\/q               macrocell50   1250   1250  13025594  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/main_2  macrocell53   3196   4446  13033711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_stop1_reg\/clock_0           macrocell53         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:txn\/main_2
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033738p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q  macrocell60   1250   1250  13024796  RISE       1
\Printer:BUART:txn\/main_2    macrocell58   3169   4419  13033738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_0\/main_1
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033741p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell60   1250   1250  13024796  RISE       1
\Printer:BUART:tx_state_0\/main_1  macrocell60   3166   4416  13033741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_1\/main_1
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell60   1250   1250  13024796  RISE       1
\Printer:BUART:tx_state_1\/main_1  macrocell59   3163   4413  13033744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_2\/main_1
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell60   1250   1250  13024796  RISE       1
\Printer:BUART:tx_state_2\/main_1  macrocell61   3163   4413  13033744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_bitclk\/main_1
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13033744p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q      macrocell60   1250   1250  13024796  RISE       1
\Printer:BUART:tx_bitclk\/main_1  macrocell62   3163   4413  13033744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_status_3\/q
Path End       : \RF_Connection:BUART:sRX:RxSts\/status_3
Capture Clock  : \RF_Connection:BUART:sRX:RxSts\/clock
Path slack     : 13033784p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                     -500
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_status_3\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_status_3\/q       macrocell56    1250   1250  13033784  RISE       1
\RF_Connection:BUART:sRX:RxSts\/status_3  statusicell2   6133   7383  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:txn\/main_6
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033841p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q  macrocell62   1250   1250  13033841  RISE       1
\Printer:BUART:txn\/main_6   macrocell58   3066   4316  13033841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_0\/main_5
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033848p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell62   1250   1250  13033841  RISE       1
\Printer:BUART:tx_state_0\/main_5  macrocell60   3058   4308  13033848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_0\/main_2
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033854p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13024909  RISE       1
\Printer:BUART:tx_state_0\/main_2               macrocell60     4113   4303  13033854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_load_fifo\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033864p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_load_fifo\/q            macrocell65     1250   1250  13023706  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3422   4672  13033864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_state_0\/main_10
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032973  RISE       1
\RF_Connection:BUART:rx_state_0\/main_10        macrocell48   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_7
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032973  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_7       macrocell49   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Connection:BUART:rx_state_2\/main_9
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032973  RISE       1
\RF_Connection:BUART:rx_state_2\/main_9         macrocell51   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_0
Path End       : \Printer:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033892  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_2   macrocell68   2325   4265  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_state_0\/main_9
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032979  RISE       1
\RF_Connection:BUART:rx_state_0\/main_9         macrocell48   2325   4265  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_6
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032979  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_6       macrocell49   2325   4265  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Connection:BUART:rx_state_2\/main_8
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032979  RISE       1
\RF_Connection:BUART:rx_state_2\/main_8         macrocell51   2325   4265  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : \Printer:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033892p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032956  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_0   macrocell68   2325   4265  13033892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_1\/main_5
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell62   1250   1250  13033841  RISE       1
\Printer:BUART:tx_state_1\/main_5  macrocell59   2935   4185  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_2\/main_5
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell62   1250   1250  13033841  RISE       1
\Printer:BUART:tx_state_2\/main_5  macrocell61   2935   4185  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_6
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_last\/q          macrocell73   1250   1250  13033984  RISE       1
\Printer:BUART:rx_state_2\/main_6  macrocell67   2922   4172  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:txn\/main_5
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13033583  RISE       1
\Printer:BUART:txn\/main_5                      macrocell58     3828   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034276p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell54   1250   1250  13027397  RISE       1
MODIN1_1/main_3  macrocell54   2631   3881  13034276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034280p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell71   1250   1250  13028040  RISE       1
MODIN5_1/main_4  macrocell70   2627   3877  13034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13034280p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell71   1250   1250  13028040  RISE       1
MODIN5_0/main_3  macrocell71   2627   3877  13034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:txn\/q
Path End       : \Printer:BUART:txn\/main_0
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034306p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:txn\/q       macrocell58   1250   1250  13034306  RISE       1
\Printer:BUART:txn\/main_0  macrocell58   2600   3850  13034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Connection:BUART:tx_bitclk\/main_2
Capture Clock  : \RF_Connection:BUART:tx_bitclk\/clock_0
Path slack     : 13034485p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Connection:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026142  RISE       1
\RF_Connection:BUART:tx_bitclk\/main_2                macrocell46     3482   3672  13034485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:tx_bitclk\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034595p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell70   1250   1250  13028356  RISE       1
MODIN5_1/main_3  macrocell70   2312   3562  13034595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_0\/main_5
Capture Clock  : \RF_Connection:BUART:rx_state_0\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q       macrocell51   1250   1250  13025580  RISE       1
\RF_Connection:BUART:rx_state_0\/main_5  macrocell48   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_0\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_load_fifo\/main_4
Capture Clock  : \RF_Connection:BUART:rx_load_fifo\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q         macrocell51   1250   1250  13025580  RISE       1
\RF_Connection:BUART:rx_load_fifo\/main_4  macrocell49   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_load_fifo\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:rx_state_2\/q
Path End       : \RF_Connection:BUART:rx_state_2\/main_5
Capture Clock  : \RF_Connection:BUART:rx_state_2\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:rx_state_2\/q       macrocell51   1250   1250  13025580  RISE       1
\RF_Connection:BUART:rx_state_2\/main_5  macrocell51   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:rx_state_2\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Connection:BUART:txn\/q
Path End       : \RF_Connection:BUART:txn\/main_0
Capture Clock  : \RF_Connection:BUART:txn\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (RF_Connection_IntClock:R#1 vs. RF_Connection_IntClock:R#2)   13041667
- Setup time                                                                    -3510
--------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Connection:BUART:txn\/q       macrocell42   1250   1250  13034619  RISE       1
\RF_Connection:BUART:txn\/main_0  macrocell42   2288   3538  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Connection:BUART:txn\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump:BUART:sTX:TxSts\/clock
Path slack     : 21688901p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18932
-------------------------------------   ----- 
End-of-path arrival time (ps)           18932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q        macrocell77    1250   1250  21688901  RISE       1
\Pump:BUART:tx_status_0\/main_4  macrocell19    7794   9044  21688901  RISE       1
\Pump:BUART:tx_status_0\/q       macrocell19    3350  12394  21688901  RISE       1
\Pump:BUART:sTX:TxSts\/status_0  statusicell5   6538  18932  21688901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21689970p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12173
-------------------------------------   ----- 
End-of-path arrival time (ps)           12173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell8    190    190  21689970  RISE       1
\Pump:BUART:counter_load_not\/main_2           macrocell18     4961   5151  21689970  RISE       1
\Pump:BUART:counter_load_not\/q                macrocell18     3350   8501  21689970  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   3672  12173  21689970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21690260p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12713
-------------------------------------   ----- 
End-of-path arrival time (ps)           12713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q     macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_counter_load\/main_0  macrocell21   5800   7050  21690260  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell21   3350  10400  21690260  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    2313  12713  21690260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sRX:RxSts\/status_4
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21691697p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16137
-------------------------------------   ----- 
End-of-path arrival time (ps)           16137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  21691697  RISE       1
\Pump:BUART:rx_status_4\/main_1                 macrocell23     2900   6480  21691697  RISE       1
\Pump:BUART:rx_status_4\/q                      macrocell23     3350   9830  21691697  RISE       1
\Pump:BUART:sRX:RxSts\/status_4                 statusicell6    6307  16137  21691697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21692998p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11825
-------------------------------------   ----- 
End-of-path arrival time (ps)           11825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q           macrocell78   1250   1250  21692998  RISE       1
\Pump:BUART:tx_parity_bit\/main_4  macrocell80  10575  11825  21692998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:txn\/main_6
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21693553p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q  macrocell78   1250   1250  21692998  RISE       1
\Pump:BUART:txn\/main_6   macrocell74  10020  11270  21693553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21693661p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q                macrocell75     1250   1250  21689851  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   7412   8662  21693661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21694437p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                macrocell76     1250   1250  21690636  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   6636   7886  21694437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21695220p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q          macrocell77   1250   1250  21688901  RISE       1
\Pump:BUART:tx_parity_bit\/main_3  macrocell80   8354   9604  21695220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:tx_state_0\/main_3
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21695389p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9434
-------------------------------------   ---- 
End-of-path arrival time (ps)           9434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21692054  RISE       1
\Pump:BUART:tx_state_0\/main_3                  macrocell76     5854   9434  21695389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:txn\/main_4
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21695779p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q  macrocell77   1250   1250  21688901  RISE       1
\Pump:BUART:txn\/main_4    macrocell74   7794   9044  21695779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21696162p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q          macrocell75   1250   1250  21689851  RISE       1
\Pump:BUART:tx_parity_bit\/main_1  macrocell80   7411   8661  21696162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21696280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell85     1250   1250  21696280  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4794   6044  21696280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21696605p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell81     1250   1250  21693429  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4469   5719  21696605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21696613p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell79     1250   1250  21690260  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   4460   5710  21696613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:txn\/main_1
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21696729p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q  macrocell75   1250   1250  21689851  RISE       1
\Pump:BUART:txn\/main_1    macrocell74   6844   8094  21696729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_1\/main_4
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21696732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell78   1250   1250  21692998  RISE       1
\Pump:BUART:tx_state_1\/main_4  macrocell75   6841   8091  21696732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_0\/main_6
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21696732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell78   1250   1250  21692998  RISE       1
\Pump:BUART:tx_state_0\/main_6  macrocell76   6841   8091  21696732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_6
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21696931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_last\/q          macrocell92   1250   1250  21696931  RISE       1
\Pump:BUART:rx_state_2\/main_6  macrocell84   6642   7892  21696931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21697452p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21689970  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4682   4872  21697452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:txn\/main_2
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21697515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q  macrocell76   1250   1250  21690636  RISE       1
\Pump:BUART:txn\/main_2    macrocell74   6059   7309  21697515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_0
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21697707p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_load_fifo\/main_0  macrocell82   5866   7116  21697707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_2\/main_0
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21697707p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_status_2\/main_0   macrocell89   5866   7116  21697707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21697707p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_0  macrocell91   5866   7116  21697707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21697707p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7116
-------------------------------------   ---- 
End-of-path arrival time (ps)           7116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q   macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_parity_bit\/main_0  macrocell93   5866   7116  21697707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_0\/main_0
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21697773p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_state_0\/main_0    macrocell81   5800   7050  21697773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_3\/main_0
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21697773p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_state_3\/main_0    macrocell83   5800   7050  21697773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_3\/main_0
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21697773p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7050
-------------------------------------   ---- 
End-of-path arrival time (ps)           7050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_status_3\/main_0   macrocell90   5800   7050  21697773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21697907p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q          macrocell76   1250   1250  21690636  RISE       1
\Pump:BUART:tx_parity_bit\/main_2  macrocell80   5667   6917  21697907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Pump:BUART:txn\/main_3
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698124p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  21698124  RISE       1
\Pump:BUART:txn\/main_3                macrocell74     2329   6699  21698124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_0
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21698261p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_state_2\/main_0    macrocell84   5313   6563  21698261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21698261p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6563
-------------------------------------   ---- 
End-of-path arrival time (ps)           6563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q        macrocell79   1250   1250  21690260  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_0  macrocell86   5313   6563  21698261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_2
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21698415p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q   macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_load_fifo\/main_2  macrocell82   5159   6409  21698415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_2\/main_2
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21698415p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_status_2\/main_2  macrocell89   5159   6409  21698415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21698415p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_2  macrocell91   5159   6409  21698415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21698415p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q    macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_parity_bit\/main_2  macrocell93   5159   6409  21698415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_2\/main_2
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21698428p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_state_2\/main_2   macrocell84   5146   6396  21698428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_1\/main_3
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21699075p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell77   1250   1250  21688901  RISE       1
\Pump:BUART:tx_state_1\/main_3  macrocell75   4499   5749  21699075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_0\/main_4
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699075p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell77   1250   1250  21688901  RISE       1
\Pump:BUART:tx_state_0\/main_4  macrocell76   4499   5749  21699075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_bitclk\/main_3
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21699075p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q      macrocell77   1250   1250  21688901  RISE       1
\Pump:BUART:tx_bitclk\/main_3  macrocell78   4499   5749  21699075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_1\/main_2
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21699127p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21689970  RISE       1
\Pump:BUART:tx_state_1\/main_2               macrocell75     5507   5697  21699127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_0\/main_2
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699127p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21689970  RISE       1
\Pump:BUART:tx_state_0\/main_2               macrocell76     5507   5697  21699127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_bitclk\/main_2
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21699127p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21689970  RISE       1
\Pump:BUART:tx_bitclk\/main_2                macrocell78     5507   5697  21699127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21699373p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q       macrocell80   1250   1250  21699373  RISE       1
\Pump:BUART:tx_parity_bit\/main_5  macrocell80   4200   5450  21699373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_load_fifo\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21699413p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3130
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21705203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_load_fifo\/q            macrocell82     1250   1250  21693708  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4540   5790  21699413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_2\/main_4
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21699505p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell78   1250   1250  21692998  RISE       1
\Pump:BUART:tx_state_2\/main_4  macrocell77   4068   5318  21699505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_2\/main_2
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21699672p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21689970  RISE       1
\Pump:BUART:tx_state_2\/main_2               macrocell77     4961   5151  21699672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:txn\/main_7
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21699932p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q  macrocell80   1250   1250  21699373  RISE       1
\Pump:BUART:txn\/main_7       macrocell74   3641   4891  21699932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_1
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21700015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q         macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_load_fifo\/main_1  macrocell82   3558   4808  21700015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_2\/main_1
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21700015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_status_2\/main_1  macrocell89   3558   4808  21700015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21700015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_1  macrocell91   3558   4808  21700015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q          macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_parity_bit\/main_1  macrocell93   3558   4808  21700015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_2\/main_3
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700050p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell77   1250   1250  21688901  RISE       1
\Pump:BUART:tx_state_2\/main_3  macrocell77   3523   4773  21700050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_0\/main_5
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700069p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_state_0\/main_5  macrocell81   3504   4754  21700069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_3\/main_4
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700069p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_state_3\/main_4  macrocell83   3504   4754  21700069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_3\/main_5
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21700069p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_status_3\/main_5  macrocell90   3504   4754  21700069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_2\/main_1
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700163p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_state_2\/main_1  macrocell84   3410   4660  21700163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21700163p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q               macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_1  macrocell86   3410   4660  21700163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_3
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21700170p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q         macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_load_fifo\/main_3  macrocell82   3403   4653  21700170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_2\/main_3
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21700170p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_status_2\/main_3  macrocell89   3403   4653  21700170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21700170p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q                macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_4  macrocell91   3403   4653  21700170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700170p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q          macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_parity_bit\/main_4  macrocell93   3403   4653  21700170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_2\/main_3
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700179p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_state_2\/main_3  macrocell84   3395   4645  21700179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21700179p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q               macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_2  macrocell86   3395   4645  21700179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_3\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_3
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21700350p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_3\/q       macrocell90    1250   1250  21700350  RISE       1
\Pump:BUART:sRX:RxSts\/status_3  statusicell6   6233   7483  21700350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_2\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_2
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21700483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7351
-------------------------------------   ---- 
End-of-path arrival time (ps)           7351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_2\/q       macrocell89    1250   1250  21700483  RISE       1
\Pump:BUART:sRX:RxSts\/status_2  statusicell6   6101   7351  21700483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pump:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700552  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_0   macrocell85   2331   4271  21700552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700552  RISE       1
MODIN9_1/main_0                        macrocell87   2331   4271  21700552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21700552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700552  RISE       1
MODIN9_0/main_0                        macrocell88   2331   4271  21700552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_0
Path End       : \Pump:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700559p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21700559  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_2   macrocell85   2324   4264  21700559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_0\/main_8
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700564p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21700564  RISE       1
\Pump:BUART:rx_state_0\/main_8         macrocell81   2319   4259  21700564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_3\/main_7
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700564p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21700564  RISE       1
\Pump:BUART:rx_state_3\/main_7         macrocell83   2319   4259  21700564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_0\/main_7
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700566p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21700566  RISE       1
\Pump:BUART:rx_state_0\/main_7         macrocell81   2317   4257  21700566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_3\/main_6
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700566p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21700566  RISE       1
\Pump:BUART:rx_state_3\/main_6         macrocell83   2317   4257  21700566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_0\/main_6
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700568p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21700568  RISE       1
\Pump:BUART:rx_state_0\/main_6         macrocell81   2315   4255  21700568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_3\/main_5
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700568p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21700568  RISE       1
\Pump:BUART:rx_state_3\/main_5         macrocell83   2315   4255  21700568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pump:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700573p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700573  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_1   macrocell85   2311   4251  21700573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700573p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700573  RISE       1
MODIN9_1/main_1                        macrocell87   2311   4251  21700573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21700573p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700573  RISE       1
MODIN9_0/main_1                        macrocell88   2311   4251  21700573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:tx_state_0\/main_5
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21700627  RISE       1
\Pump:BUART:tx_state_0\/main_5               macrocell76     4006   4196  21700627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_1\/main_0
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell75   1250   1250  21689851  RISE       1
\Pump:BUART:tx_state_1\/main_0  macrocell75   2931   4181  21700642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_0\/main_0
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell75   1250   1250  21689851  RISE       1
\Pump:BUART:tx_state_0\/main_0  macrocell76   2931   4181  21700642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_bitclk\/main_0
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q      macrocell75   1250   1250  21689851  RISE       1
\Pump:BUART:tx_bitclk\/main_0  macrocell78   2931   4181  21700642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_2\/main_0
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700643p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell75   1250   1250  21689851  RISE       1
\Pump:BUART:tx_state_2\/main_0  macrocell77   2930   4180  21700643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_0\/main_1
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_state_0\/main_1  macrocell81   2632   3882  21700942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_3\/main_1
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_state_3\/main_1  macrocell83   2632   3882  21700942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_3\/main_1
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21700942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell81   1250   1250  21693429  RISE       1
\Pump:BUART:rx_status_3\/main_1  macrocell90   2632   3882  21700942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_2\/main_4
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21700963p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_state_2\/main_4  macrocell84   2610   3860  21700963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21700963p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q               macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_3  macrocell86   2610   3860  21700963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_1\/main_1
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700965p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell76   1250   1250  21690636  RISE       1
\Pump:BUART:tx_state_1\/main_1  macrocell75   2608   3858  21700965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_0\/main_1
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700965p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell76   1250   1250  21690636  RISE       1
\Pump:BUART:tx_state_0\/main_1  macrocell76   2608   3858  21700965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_bitclk\/main_1
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700965p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q      macrocell76   1250   1250  21690636  RISE       1
\Pump:BUART:tx_bitclk\/main_1  macrocell78   2608   3858  21700965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell78         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_4
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21700966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q         macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_load_fifo\/main_4  macrocell82   2608   3858  21700966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_2\/main_4
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21700966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_status_2\/main_4  macrocell89   2608   3858  21700966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21700966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q                macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_5  macrocell91   2608   3858  21700966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q          macrocell84   1250   1250  21692556  RISE       1
\Pump:BUART:rx_parity_bit\/main_5  macrocell93   2608   3858  21700966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_2\/main_1
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell76   1250   1250  21690636  RISE       1
\Pump:BUART:tx_state_2\/main_1  macrocell77   2607   3857  21700966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700968p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q                 macrocell74   1250   1250  21700968  RISE       1
\Pump:BUART:tx_parity_bit\/main_0  macrocell80   2605   3855  21700968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:txn\/main_0
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21700969p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q       macrocell74   1250   1250  21700968  RISE       1
\Pump:BUART:txn\/main_0  macrocell74   2604   3854  21700969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701255p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell87   1250   1250  21693643  RISE       1
MODIN9_1/main_3  macrocell87   2319   3569  21701255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21701266p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q             macrocell93   1250   1250  21701266  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_7  macrocell91   2308   3558  21701266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_6
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21701266p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q       macrocell93   1250   1250  21701266  RISE       1
\Pump:BUART:rx_parity_bit\/main_6  macrocell93   2308   3558  21701266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell88   1250   1250  21693655  RISE       1
MODIN9_1/main_4  macrocell87   2306   3556  21701267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21701267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell88   1250   1250  21693655  RISE       1
MODIN9_0/main_3  macrocell88   2306   3556  21701267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_status_2\/main_5
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21701272p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q  macrocell91   1250   1250  21701272  RISE       1
\Pump:BUART:rx_status_2\/main_5     macrocell89   2301   3551  21701272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21701272p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q       macrocell91   1250   1250  21701272  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_6  macrocell91   2301   3551  21701272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell91         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_0\/main_4
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21701272p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_state_0\/main_4  macrocell81   2301   3551  21701272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_3\/main_3
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21701272p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_state_3\/main_3  macrocell83   2301   3551  21701272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_3\/main_4
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21701272p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell83   1250   1250  21693759  RISE       1
\Pump:BUART:rx_status_3\/main_4  macrocell90   2301   3551  21701272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_0\/main_2
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21701285p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_state_0\/main_2   macrocell81   2289   3539  21701285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_3\/main_2
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21701285p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_state_3\/main_2   macrocell83   2289   3539  21701285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_3\/main_2
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21701285p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell85   1250   1250  21696280  RISE       1
\Pump:BUART:rx_status_3\/main_2  macrocell90   2289   3539  21701285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:txn\/main_5
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21701415p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21700627  RISE       1
\Pump:BUART:txn\/main_5                      macrocell74     3218   3408  21701415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell74         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

