{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635260305230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635260305230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 11:58:25 2021 " "Processing started: Tue Oct 26 11:58:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635260305230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260305230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260305230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635260305550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635260305550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula14-arquitetura " "Found design unit 1: Aula14-arquitetura" {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311297 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula14 " "Found entity 1: Aula14" {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311298 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311299 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311301 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311302 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311303 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-rtl " "Found design unit 1: RAMMIPS-rtl" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311304 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/UnidadeControle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311305 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/UnidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311306 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635260311306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula14 " "Elaborating entity \"Aula14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635260311335 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Aula14.vhd(17) " "VHDL Signal Declaration warning at Aula14.vhd(17): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 Aula14.vhd(18) " "VHDL Signal Declaration warning at Aula14.vhd(18): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Aula14.vhd(19) " "VHDL Signal Declaration warning at Aula14.vhd(19): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 Aula14.vhd(20) " "VHDL Signal Declaration warning at Aula14.vhd(20): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 Aula14.vhd(21) " "VHDL Signal Declaration warning at Aula14.vhd(21): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 Aula14.vhd(22) " "VHDL Signal Declaration warning at Aula14.vhd(22): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Aula14.vhd(28) " "VHDL Signal Declaration warning at Aula14.vhd(28): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saida_Mux_Beq Aula14.vhd(48) " "Verilog HDL or VHDL warning at Aula14.vhd(48): object \"Saida_Mux_Beq\" assigned a value but never read" {  } { { "Aula14.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635260311336 "|Aula14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"registradorGenerico_PC:PC\"" {  } { { "Aula14.vhd" "PC" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "Aula14.vhd" "SOMADOR" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:MEMORIA_INSTRUCAO " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:MEMORIA_INSTRUCAO\"" {  } { { "Aula14.vhd" "MEMORIA_INSTRUCAO" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311339 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635260311339 "|Aula14|ROMMIPS:MEMORIA_INSTRUCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BANCO_REGISTRADORES " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BANCO_REGISTRADORES\"" {  } { { "Aula14.vhd" "BANCO_REGISTRADORES" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "Aula14.vhd" "ULA" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311340 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULASomaSub.vhd(24) " "VHDL warning at ULASomaSub.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "ULASomaSub.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311341 "|Aula14|ULASomaSub:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UNIDADE_DE_CONTROLE " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UNIDADE_DE_CONTROLE\"" {  } { { "Aula14.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:MEMORIA_DADOS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:MEMORIA_DADOS\"" {  } { { "Aula14.vhd" "MEMORIA_DADOS" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311342 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "RAMMIPS.vhd(24) " "VHDL warning at RAMMIPS.vhd(24): constant value overflow" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1635260311343 "|Aula14|RAMMIPS:MEMORIA_DADOS"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "RAMMIPS.vhd(24) " "VHDL Subtype or Type Declaration warning at RAMMIPS.vhd(24): subtype or type has null range" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1635260311343 "|Aula14|RAMMIPS:MEMORIA_DADOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_beq " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_beq\"" {  } { { "Aula14.vhd" "MUX_beq" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311343 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:MEMORIA_DADOS\|ram " "RAM logic \"RAMMIPS:MEMORIA_DADOS\|ram\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "ram" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635260311536 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BANCO_REGISTRADORES\|registrador " "RAM logic \"bancoRegistradores:BANCO_REGISTRADORES\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/bancoRegistradores.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635260311536 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:MEMORIA_INSTRUCAO\|memROM " "RAM logic \"ROMMIPS:MEMORIA_INSTRUCAO\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635260311536 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635260311536 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "26 256 Aula14.mif " "Address at line 26 exceeds the specified depth (256) in the Memory Initialization File \"Aula14.mif\"" {  } { { "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.mif" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.mif" 26 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635260311540 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "Aula14.mif 26 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"Aula14.mif\" contains illegal syntax at line 26" {  } { { "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.mif" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/Aula14.mif" 26 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1635260311540 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "Aula14.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File Aula14.mif -- setting all initial values to 0" {  } {  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1635260311540 ""}
{ "Error" "ESUTIL_MIF_FILE_NOT_FOUND_FOR_ROM" "Aula14.mif ROMMIPS:MEMORIA_INSTRUCAO\|memROM " "Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File Aula14.mif for ROM instance ROMMIPS:MEMORIA_INSTRUCAO\|memROM" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/ROMMIPS.vhd" 18 -1 0 } }  } 0 286034 "Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311540 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:MEMORIA_DADOS\|dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:MEMORIA_DADOS\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Descomp/DesignComp-Projeto2/Aula14/RAMMIPS.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635260311541 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635260311541 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635260311760 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 26 11:58:31 2021 " "Processing ended: Tue Oct 26 11:58:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635260311760 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635260311760 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635260311760 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635260311760 ""}
