
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//telnet_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402228 <.init>:
  402228:	stp	x29, x30, [sp, #-16]!
  40222c:	mov	x29, sp
  402230:	bl	402900 <ferror@plt+0x60>
  402234:	ldp	x29, x30, [sp], #16
  402238:	ret

Disassembly of section .plt:

0000000000402240 <memcpy@plt-0x20>:
  402240:	stp	x16, x30, [sp, #-16]!
  402244:	adrp	x16, 432000 <argp_failure@@Base+0x197b0>
  402248:	ldr	x17, [x16, #4088]
  40224c:	add	x16, x16, #0xff8
  402250:	br	x17
  402254:	nop
  402258:	nop
  40225c:	nop

0000000000402260 <memcpy@plt>:
  402260:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402264:	ldr	x17, [x16]
  402268:	add	x16, x16, #0x0
  40226c:	br	x17

0000000000402270 <memmove@plt>:
  402270:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402274:	ldr	x17, [x16, #8]
  402278:	add	x16, x16, #0x8
  40227c:	br	x17

0000000000402280 <gai_strerror@plt>:
  402280:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402284:	ldr	x17, [x16, #16]
  402288:	add	x16, x16, #0x10
  40228c:	br	x17

0000000000402290 <_exit@plt>:
  402290:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402294:	ldr	x17, [x16, #24]
  402298:	add	x16, x16, #0x18
  40229c:	br	x17

00000000004022a0 <freeaddrinfo@plt>:
  4022a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #32]
  4022a8:	add	x16, x16, #0x20
  4022ac:	br	x17

00000000004022b0 <fwrite_unlocked@plt>:
  4022b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #40]
  4022b8:	add	x16, x16, #0x28
  4022bc:	br	x17

00000000004022c0 <strlen@plt>:
  4022c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #48]
  4022c8:	add	x16, x16, #0x30
  4022cc:	br	x17

00000000004022d0 <fputs@plt>:
  4022d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #56]
  4022d8:	add	x16, x16, #0x38
  4022dc:	br	x17

00000000004022e0 <exit@plt>:
  4022e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #64]
  4022e8:	add	x16, x16, #0x40
  4022ec:	br	x17

00000000004022f0 <_setjmp@plt>:
  4022f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #72]
  4022f8:	add	x16, x16, #0x48
  4022fc:	br	x17

0000000000402300 <error@plt>:
  402300:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #80]
  402308:	add	x16, x16, #0x50
  40230c:	br	x17

0000000000402310 <execl@plt>:
  402310:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #88]
  402318:	add	x16, x16, #0x58
  40231c:	br	x17

0000000000402320 <perror@plt>:
  402320:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #96]
  402328:	add	x16, x16, #0x60
  40232c:	br	x17

0000000000402330 <flockfile@plt>:
  402330:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #104]
  402338:	add	x16, x16, #0x68
  40233c:	br	x17

0000000000402340 <strtoll@plt>:
  402340:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #112]
  402348:	add	x16, x16, #0x70
  40234c:	br	x17

0000000000402350 <getnameinfo@plt>:
  402350:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #120]
  402358:	add	x16, x16, #0x78
  40235c:	br	x17

0000000000402360 <sigprocmask@plt>:
  402360:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #128]
  402368:	add	x16, x16, #0x80
  40236c:	br	x17

0000000000402370 <cfgetospeed@plt>:
  402370:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #136]
  402378:	add	x16, x16, #0x88
  40237c:	br	x17

0000000000402380 <sprintf@plt>:
  402380:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #144]
  402388:	add	x16, x16, #0x90
  40238c:	br	x17

0000000000402390 <getuid@plt>:
  402390:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #152]
  402398:	add	x16, x16, #0x98
  40239c:	br	x17

00000000004023a0 <putc@plt>:
  4023a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #160]
  4023a8:	add	x16, x16, #0xa0
  4023ac:	br	x17

00000000004023b0 <fputc@plt>:
  4023b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #168]
  4023b8:	add	x16, x16, #0xa8
  4023bc:	br	x17

00000000004023c0 <qsort@plt>:
  4023c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #176]
  4023c8:	add	x16, x16, #0xb0
  4023cc:	br	x17

00000000004023d0 <kill@plt>:
  4023d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #184]
  4023d8:	add	x16, x16, #0xb8
  4023dc:	br	x17

00000000004023e0 <tcgetattr@plt>:
  4023e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #192]
  4023e8:	add	x16, x16, #0xc0
  4023ec:	br	x17

00000000004023f0 <fileno@plt>:
  4023f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #200]
  4023f8:	add	x16, x16, #0xc8
  4023fc:	br	x17

0000000000402400 <putc_unlocked@plt>:
  402400:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #208]
  402408:	add	x16, x16, #0xd0
  40240c:	br	x17

0000000000402410 <signal@plt>:
  402410:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #216]
  402418:	add	x16, x16, #0xd8
  40241c:	br	x17

0000000000402420 <fclose@plt>:
  402420:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #224]
  402428:	add	x16, x16, #0xe0
  40242c:	br	x17

0000000000402430 <atoi@plt>:
  402430:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #232]
  402438:	add	x16, x16, #0xe8
  40243c:	br	x17

0000000000402440 <fopen@plt>:
  402440:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #240]
  402448:	add	x16, x16, #0xf0
  40244c:	br	x17

0000000000402450 <malloc@plt>:
  402450:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #248]
  402458:	add	x16, x16, #0xf8
  40245c:	br	x17

0000000000402460 <toupper@plt>:
  402460:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #256]
  402468:	add	x16, x16, #0x100
  40246c:	br	x17

0000000000402470 <setsockopt@plt>:
  402470:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #264]
  402478:	add	x16, x16, #0x108
  40247c:	br	x17

0000000000402480 <funlockfile@plt>:
  402480:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #272]
  402488:	add	x16, x16, #0x110
  40248c:	br	x17

0000000000402490 <sigemptyset@plt>:
  402490:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #280]
  402498:	add	x16, x16, #0x118
  40249c:	br	x17

00000000004024a0 <strncmp@plt>:
  4024a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #288]
  4024a8:	add	x16, x16, #0x120
  4024ac:	br	x17

00000000004024b0 <__libc_start_main@plt>:
  4024b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #296]
  4024b8:	add	x16, x16, #0x128
  4024bc:	br	x17

00000000004024c0 <memset@plt>:
  4024c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #304]
  4024c8:	add	x16, x16, #0x130
  4024cc:	br	x17

00000000004024d0 <getpwnam@plt>:
  4024d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #312]
  4024d8:	add	x16, x16, #0x138
  4024dc:	br	x17

00000000004024e0 <vfork@plt>:
  4024e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #320]
  4024e8:	add	x16, x16, #0x140
  4024ec:	br	x17

00000000004024f0 <sleep@plt>:
  4024f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #328]
  4024f8:	add	x16, x16, #0x148
  4024fc:	br	x17

0000000000402500 <tgetent@plt>:
  402500:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #336]
  402508:	add	x16, x16, #0x150
  40250c:	br	x17

0000000000402510 <strerror_r@plt>:
  402510:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #344]
  402518:	add	x16, x16, #0x158
  40251c:	br	x17

0000000000402520 <calloc@plt>:
  402520:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #352]
  402528:	add	x16, x16, #0x160
  40252c:	br	x17

0000000000402530 <strcasecmp@plt>:
  402530:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #360]
  402538:	add	x16, x16, #0x168
  40253c:	br	x17

0000000000402540 <realloc@plt>:
  402540:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #368]
  402548:	add	x16, x16, #0x170
  40254c:	br	x17

0000000000402550 <shutdown@plt>:
  402550:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #376]
  402558:	add	x16, x16, #0x178
  40255c:	br	x17

0000000000402560 <strdup@plt>:
  402560:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #384]
  402568:	add	x16, x16, #0x180
  40256c:	br	x17

0000000000402570 <strerror@plt>:
  402570:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #392]
  402578:	add	x16, x16, #0x188
  40257c:	br	x17

0000000000402580 <close@plt>:
  402580:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #400]
  402588:	add	x16, x16, #0x190
  40258c:	br	x17

0000000000402590 <sigaction@plt>:
  402590:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #408]
  402598:	add	x16, x16, #0x198
  40259c:	br	x17

00000000004025a0 <strrchr@plt>:
  4025a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #416]
  4025a8:	add	x16, x16, #0x1a0
  4025ac:	br	x17

00000000004025b0 <recv@plt>:
  4025b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #424]
  4025b8:	add	x16, x16, #0x1a8
  4025bc:	br	x17

00000000004025c0 <__gmon_start__@plt>:
  4025c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #432]
  4025c8:	add	x16, x16, #0x1b0
  4025cc:	br	x17

00000000004025d0 <write@plt>:
  4025d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #440]
  4025d8:	add	x16, x16, #0x1b8
  4025dc:	br	x17

00000000004025e0 <abort@plt>:
  4025e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #448]
  4025e8:	add	x16, x16, #0x1c0
  4025ec:	br	x17

00000000004025f0 <feof@plt>:
  4025f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #456]
  4025f8:	add	x16, x16, #0x1c8
  4025fc:	br	x17

0000000000402600 <puts@plt>:
  402600:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #464]
  402608:	add	x16, x16, #0x1d0
  40260c:	br	x17

0000000000402610 <strcmp@plt>:
  402610:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #472]
  402618:	add	x16, x16, #0x1d8
  40261c:	br	x17

0000000000402620 <getpwuid@plt>:
  402620:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #480]
  402628:	add	x16, x16, #0x1e0
  40262c:	br	x17

0000000000402630 <__ctype_b_loc@plt>:
  402630:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #488]
  402638:	add	x16, x16, #0x1e8
  40263c:	br	x17

0000000000402640 <free@plt>:
  402640:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #496]
  402648:	add	x16, x16, #0x1f0
  40264c:	br	x17

0000000000402650 <mempcpy@plt>:
  402650:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #504]
  402658:	add	x16, x16, #0x1f8
  40265c:	br	x17

0000000000402660 <strncasecmp@plt>:
  402660:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #512]
  402668:	add	x16, x16, #0x200
  40266c:	br	x17

0000000000402670 <vasprintf@plt>:
  402670:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #520]
  402678:	add	x16, x16, #0x208
  40267c:	br	x17

0000000000402680 <send@plt>:
  402680:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #528]
  402688:	add	x16, x16, #0x210
  40268c:	br	x17

0000000000402690 <connect@plt>:
  402690:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #536]
  402698:	add	x16, x16, #0x218
  40269c:	br	x17

00000000004026a0 <strndup@plt>:
  4026a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #544]
  4026a8:	add	x16, x16, #0x220
  4026ac:	br	x17

00000000004026b0 <strchr@plt>:
  4026b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #552]
  4026b8:	add	x16, x16, #0x228
  4026bc:	br	x17

00000000004026c0 <fwrite@plt>:
  4026c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #560]
  4026c8:	add	x16, x16, #0x230
  4026cc:	br	x17

00000000004026d0 <wait@plt>:
  4026d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #568]
  4026d8:	add	x16, x16, #0x238
  4026dc:	br	x17

00000000004026e0 <socket@plt>:
  4026e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #576]
  4026e8:	add	x16, x16, #0x240
  4026ec:	br	x17

00000000004026f0 <fflush@plt>:
  4026f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #584]
  4026f8:	add	x16, x16, #0x248
  4026fc:	br	x17

0000000000402700 <strcpy@plt>:
  402700:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #592]
  402708:	add	x16, x16, #0x250
  40270c:	br	x17

0000000000402710 <getaddrinfo@plt>:
  402710:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #600]
  402718:	add	x16, x16, #0x258
  40271c:	br	x17

0000000000402720 <read@plt>:
  402720:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #608]
  402728:	add	x16, x16, #0x260
  40272c:	br	x17

0000000000402730 <memchr@plt>:
  402730:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #616]
  402738:	add	x16, x16, #0x268
  40273c:	br	x17

0000000000402740 <tcsetattr@plt>:
  402740:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #624]
  402748:	add	x16, x16, #0x270
  40274c:	br	x17

0000000000402750 <isatty@plt>:
  402750:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #632]
  402758:	add	x16, x16, #0x278
  40275c:	br	x17

0000000000402760 <gethostname@plt>:
  402760:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #640]
  402768:	add	x16, x16, #0x280
  40276c:	br	x17

0000000000402770 <cfgetispeed@plt>:
  402770:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #648]
  402778:	add	x16, x16, #0x288
  40277c:	br	x17

0000000000402780 <select@plt>:
  402780:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #656]
  402788:	add	x16, x16, #0x290
  40278c:	br	x17

0000000000402790 <strchrnul@plt>:
  402790:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #664]
  402798:	add	x16, x16, #0x298
  40279c:	br	x17

00000000004027a0 <vsnprintf@plt>:
  4027a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #672]
  4027a8:	add	x16, x16, #0x2a0
  4027ac:	br	x17

00000000004027b0 <fputs_unlocked@plt>:
  4027b0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #680]
  4027b8:	add	x16, x16, #0x2a8
  4027bc:	br	x17

00000000004027c0 <longjmp@plt>:
  4027c0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #688]
  4027c8:	add	x16, x16, #0x2b0
  4027cc:	br	x17

00000000004027d0 <strncpy@plt>:
  4027d0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #696]
  4027d8:	add	x16, x16, #0x2b8
  4027dc:	br	x17

00000000004027e0 <sigaddset@plt>:
  4027e0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #704]
  4027e8:	add	x16, x16, #0x2c0
  4027ec:	br	x17

00000000004027f0 <vfprintf@plt>:
  4027f0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #712]
  4027f8:	add	x16, x16, #0x2c8
  4027fc:	br	x17

0000000000402800 <printf@plt>:
  402800:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #720]
  402808:	add	x16, x16, #0x2d0
  40280c:	br	x17

0000000000402810 <__assert_fail@plt>:
  402810:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #728]
  402818:	add	x16, x16, #0x2d8
  40281c:	br	x17

0000000000402820 <__errno_location@plt>:
  402820:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #736]
  402828:	add	x16, x16, #0x2e0
  40282c:	br	x17

0000000000402830 <tolower@plt>:
  402830:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #744]
  402838:	add	x16, x16, #0x2e8
  40283c:	br	x17

0000000000402840 <getenv@plt>:
  402840:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #752]
  402848:	add	x16, x16, #0x2f0
  40284c:	br	x17

0000000000402850 <putchar@plt>:
  402850:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #760]
  402858:	add	x16, x16, #0x2f8
  40285c:	br	x17

0000000000402860 <fprintf@plt>:
  402860:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #768]
  402868:	add	x16, x16, #0x300
  40286c:	br	x17

0000000000402870 <fgets@plt>:
  402870:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #776]
  402878:	add	x16, x16, #0x308
  40287c:	br	x17

0000000000402880 <ioctl@plt>:
  402880:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #784]
  402888:	add	x16, x16, #0x310
  40288c:	br	x17

0000000000402890 <setlocale@plt>:
  402890:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #792]
  402898:	add	x16, x16, #0x318
  40289c:	br	x17

00000000004028a0 <ferror@plt>:
  4028a0:	adrp	x16, 433000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #800]
  4028a8:	add	x16, x16, #0x320
  4028ac:	br	x17

Disassembly of section .text:

00000000004028b0 <argp_parse@@Base-0x11430>:
  4028b0:	mov	x29, #0x0                   	// #0
  4028b4:	mov	x30, #0x0                   	// #0
  4028b8:	mov	x5, x0
  4028bc:	ldr	x1, [sp]
  4028c0:	add	x2, sp, #0x8
  4028c4:	mov	x6, sp
  4028c8:	movz	x0, #0x0, lsl #48
  4028cc:	movk	x0, #0x0, lsl #32
  4028d0:	movk	x0, #0x40, lsl #16
  4028d4:	movk	x0, #0x73c4
  4028d8:	movz	x3, #0x0, lsl #48
  4028dc:	movk	x3, #0x0, lsl #32
  4028e0:	movk	x3, #0x41, lsl #16
  4028e4:	movk	x3, #0xb740
  4028e8:	movz	x4, #0x0, lsl #48
  4028ec:	movk	x4, #0x0, lsl #32
  4028f0:	movk	x4, #0x41, lsl #16
  4028f4:	movk	x4, #0xb7c0
  4028f8:	bl	4024b0 <__libc_start_main@plt>
  4028fc:	bl	4025e0 <abort@plt>
  402900:	adrp	x0, 432000 <argp_failure@@Base+0x197b0>
  402904:	ldr	x0, [x0, #4064]
  402908:	cbz	x0, 402910 <ferror@plt+0x70>
  40290c:	b	4025c0 <__gmon_start__@plt>
  402910:	ret
  402914:	stp	x29, x30, [sp, #-32]!
  402918:	mov	x29, sp
  40291c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  402920:	add	x0, x0, #0xff8
  402924:	str	x0, [sp, #24]
  402928:	ldr	x0, [sp, #24]
  40292c:	str	x0, [sp, #24]
  402930:	ldr	x1, [sp, #24]
  402934:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  402938:	add	x0, x0, #0xff8
  40293c:	cmp	x1, x0
  402940:	b.eq	40297c <ferror@plt+0xdc>  // b.none
  402944:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402948:	add	x0, x0, #0x7e0
  40294c:	ldr	x0, [x0]
  402950:	str	x0, [sp, #16]
  402954:	ldr	x0, [sp, #16]
  402958:	str	x0, [sp, #16]
  40295c:	ldr	x0, [sp, #16]
  402960:	cmp	x0, #0x0
  402964:	b.eq	402980 <ferror@plt+0xe0>  // b.none
  402968:	ldr	x1, [sp, #16]
  40296c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  402970:	add	x0, x0, #0xff8
  402974:	blr	x1
  402978:	b	402980 <ferror@plt+0xe0>
  40297c:	nop
  402980:	ldp	x29, x30, [sp], #32
  402984:	ret
  402988:	stp	x29, x30, [sp, #-48]!
  40298c:	mov	x29, sp
  402990:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  402994:	add	x0, x0, #0xff8
  402998:	str	x0, [sp, #40]
  40299c:	ldr	x0, [sp, #40]
  4029a0:	str	x0, [sp, #40]
  4029a4:	ldr	x1, [sp, #40]
  4029a8:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4029ac:	add	x0, x0, #0xff8
  4029b0:	sub	x0, x1, x0
  4029b4:	asr	x0, x0, #3
  4029b8:	lsr	x1, x0, #63
  4029bc:	add	x0, x1, x0
  4029c0:	asr	x0, x0, #1
  4029c4:	str	x0, [sp, #32]
  4029c8:	ldr	x0, [sp, #32]
  4029cc:	cmp	x0, #0x0
  4029d0:	b.eq	402a10 <ferror@plt+0x170>  // b.none
  4029d4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4029d8:	add	x0, x0, #0x7e8
  4029dc:	ldr	x0, [x0]
  4029e0:	str	x0, [sp, #24]
  4029e4:	ldr	x0, [sp, #24]
  4029e8:	str	x0, [sp, #24]
  4029ec:	ldr	x0, [sp, #24]
  4029f0:	cmp	x0, #0x0
  4029f4:	b.eq	402a14 <ferror@plt+0x174>  // b.none
  4029f8:	ldr	x2, [sp, #24]
  4029fc:	ldr	x1, [sp, #32]
  402a00:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  402a04:	add	x0, x0, #0xff8
  402a08:	blr	x2
  402a0c:	b	402a14 <ferror@plt+0x174>
  402a10:	nop
  402a14:	ldp	x29, x30, [sp], #48
  402a18:	ret
  402a1c:	stp	x29, x30, [sp, #-16]!
  402a20:	mov	x29, sp
  402a24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402a28:	add	x0, x0, #0x28
  402a2c:	ldrb	w0, [x0]
  402a30:	and	x0, x0, #0xff
  402a34:	cmp	x0, #0x0
  402a38:	b.ne	402a54 <ferror@plt+0x1b4>  // b.any
  402a3c:	bl	402914 <ferror@plt+0x74>
  402a40:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402a44:	add	x0, x0, #0x28
  402a48:	mov	w1, #0x1                   	// #1
  402a4c:	strb	w1, [x0]
  402a50:	b	402a58 <ferror@plt+0x1b8>
  402a54:	nop
  402a58:	ldp	x29, x30, [sp], #16
  402a5c:	ret
  402a60:	stp	x29, x30, [sp, #-16]!
  402a64:	mov	x29, sp
  402a68:	bl	402988 <ferror@plt+0xe8>
  402a6c:	nop
  402a70:	ldp	x29, x30, [sp], #16
  402a74:	ret
  402a78:	stp	x29, x30, [sp, #-64]!
  402a7c:	mov	x29, sp
  402a80:	stp	x19, x20, [sp, #16]
  402a84:	stp	x21, x22, [sp, #32]
  402a88:	str	x23, [sp, #48]
  402a8c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402a90:	add	x21, x0, #0x280
  402a94:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402a98:	add	x0, x0, #0x278
  402a9c:	str	wzr, [x0]
  402aa0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402aa4:	add	x19, x0, #0x78
  402aa8:	ldrb	w0, [x19]
  402aac:	cmp	w0, #0x21
  402ab0:	b.ne	402c20 <ferror@plt+0x380>  // b.any
  402ab4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402ab8:	add	x1, x0, #0x78
  402abc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402ac0:	add	x0, x0, #0x178
  402ac4:	bl	402700 <strcpy@plt>
  402ac8:	mov	x0, x21
  402acc:	add	x21, x0, #0x8
  402ad0:	adrp	x1, 41b000 <argp_failure@@Base+0x27b0>
  402ad4:	add	x1, x1, #0x7f0
  402ad8:	str	x1, [x0]
  402adc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402ae0:	add	x0, x0, #0x278
  402ae4:	ldr	w0, [x0]
  402ae8:	add	w1, w0, #0x1
  402aec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402af0:	add	x0, x0, #0x278
  402af4:	str	w1, [x0]
  402af8:	add	x19, x19, #0x1
  402afc:	b	402c20 <ferror@plt+0x380>
  402b00:	mov	w22, #0x0                   	// #0
  402b04:	b	402b10 <ferror@plt+0x270>
  402b08:	add	x19, x19, #0x1
  402b0c:	ldrb	w20, [x19]
  402b10:	bl	402630 <__ctype_b_loc@plt>
  402b14:	ldr	x1, [x0]
  402b18:	and	x0, x20, #0xff
  402b1c:	lsl	x0, x0, #1
  402b20:	add	x0, x1, x0
  402b24:	ldrh	w0, [x0]
  402b28:	and	w0, w0, #0x2000
  402b2c:	cmp	w0, #0x0
  402b30:	b.ne	402b08 <ferror@plt+0x268>  // b.any
  402b34:	cmp	w20, #0x0
  402b38:	b.eq	402c30 <ferror@plt+0x390>  // b.none
  402b3c:	mov	x0, x21
  402b40:	add	x21, x0, #0x8
  402b44:	str	x19, [x0]
  402b48:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402b4c:	add	x0, x0, #0x278
  402b50:	ldr	w0, [x0]
  402b54:	add	w1, w0, #0x1
  402b58:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402b5c:	add	x0, x0, #0x278
  402b60:	str	w1, [x0]
  402b64:	mov	x23, x19
  402b68:	b	402c00 <ferror@plt+0x360>
  402b6c:	cmp	w22, #0x0
  402b70:	b.eq	402b88 <ferror@plt+0x2e8>  // b.none
  402b74:	mov	w0, w20
  402b78:	cmp	w22, w0
  402b7c:	b.ne	402be8 <ferror@plt+0x348>  // b.any
  402b80:	mov	w22, #0x0                   	// #0
  402b84:	b	402bf8 <ferror@plt+0x358>
  402b88:	cmp	w20, #0x5c
  402b8c:	b.ne	402ba4 <ferror@plt+0x304>  // b.any
  402b90:	add	x19, x19, #0x1
  402b94:	ldrb	w20, [x19]
  402b98:	cmp	w20, #0x0
  402b9c:	b.ne	402be8 <ferror@plt+0x348>  // b.any
  402ba0:	b	402c10 <ferror@plt+0x370>
  402ba4:	cmp	w20, #0x22
  402ba8:	b.ne	402bb4 <ferror@plt+0x314>  // b.any
  402bac:	mov	w22, #0x22                  	// #34
  402bb0:	b	402bf8 <ferror@plt+0x358>
  402bb4:	cmp	w20, #0x27
  402bb8:	b.ne	402bc4 <ferror@plt+0x324>  // b.any
  402bbc:	mov	w22, #0x27                  	// #39
  402bc0:	b	402bf8 <ferror@plt+0x358>
  402bc4:	bl	402630 <__ctype_b_loc@plt>
  402bc8:	ldr	x1, [x0]
  402bcc:	and	x0, x20, #0xff
  402bd0:	lsl	x0, x0, #1
  402bd4:	add	x0, x1, x0
  402bd8:	ldrh	w0, [x0]
  402bdc:	and	w0, w0, #0x2000
  402be0:	cmp	w0, #0x0
  402be4:	b.ne	402c0c <ferror@plt+0x36c>  // b.any
  402be8:	mov	x0, x23
  402bec:	add	x23, x0, #0x1
  402bf0:	mov	w1, w20
  402bf4:	strb	w1, [x0]
  402bf8:	add	x19, x19, #0x1
  402bfc:	ldrb	w20, [x19]
  402c00:	cmp	w20, #0x0
  402c04:	b.ne	402b6c <ferror@plt+0x2cc>  // b.any
  402c08:	b	402c10 <ferror@plt+0x370>
  402c0c:	nop
  402c10:	strb	wzr, [x23]
  402c14:	cmp	w20, #0x0
  402c18:	b.eq	402c38 <ferror@plt+0x398>  // b.none
  402c1c:	add	x19, x19, #0x1
  402c20:	ldrb	w20, [x19]
  402c24:	cmp	w20, #0x0
  402c28:	b.ne	402b00 <ferror@plt+0x260>  // b.any
  402c2c:	b	402c3c <ferror@plt+0x39c>
  402c30:	nop
  402c34:	b	402c3c <ferror@plt+0x39c>
  402c38:	nop
  402c3c:	mov	x0, x21
  402c40:	add	x21, x0, #0x8
  402c44:	str	xzr, [x0]
  402c48:	nop
  402c4c:	ldp	x19, x20, [sp, #16]
  402c50:	ldp	x21, x22, [sp, #32]
  402c54:	ldr	x23, [sp, #48]
  402c58:	ldp	x29, x30, [sp], #64
  402c5c:	ret
  402c60:	str	x19, [sp, #-32]!
  402c64:	ldrb	w1, [x0]
  402c68:	cmp	w1, #0x5e
  402c6c:	b.ne	402ca8 <ferror@plt+0x408>  // b.any
  402c70:	add	x0, x0, #0x1
  402c74:	ldrb	w0, [x0]
  402c78:	strb	w0, [sp, #31]
  402c7c:	ldrb	w0, [sp, #31]
  402c80:	cmp	w0, #0x3f
  402c84:	b.ne	402c98 <ferror@plt+0x3f8>  // b.any
  402c88:	ldrb	w0, [sp, #31]
  402c8c:	orr	w0, w0, #0x40
  402c90:	and	w19, w0, #0xff
  402c94:	b	402cb0 <ferror@plt+0x410>
  402c98:	ldrb	w0, [sp, #31]
  402c9c:	and	w0, w0, #0x1f
  402ca0:	and	w19, w0, #0xff
  402ca4:	b	402cb0 <ferror@plt+0x410>
  402ca8:	ldrb	w19, [x0]
  402cac:	nop
  402cb0:	mov	w0, w19
  402cb4:	ldr	x19, [sp], #32
  402cb8:	ret
  402cbc:	str	x19, [sp, #-16]!
  402cc0:	and	w0, w0, #0xff
  402cc4:	mov	w19, w0
  402cc8:	cmp	w19, #0x7f
  402ccc:	b.ne	402cdc <ferror@plt+0x43c>  // b.any
  402cd0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402cd4:	add	x0, x0, #0x7f8
  402cd8:	b	402dd0 <ferror@plt+0x530>
  402cdc:	cmp	w0, #0x0
  402ce0:	b.ne	402cf0 <ferror@plt+0x450>  // b.any
  402ce4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402ce8:	add	x0, x0, #0x800
  402cec:	b	402dd0 <ferror@plt+0x530>
  402cf0:	cmp	w19, #0x7f
  402cf4:	b.ls	402d74 <ferror@plt+0x4d4>  // b.plast
  402cf8:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  402cfc:	add	x1, x1, #0x328
  402d00:	mov	w2, #0x5c                  	// #92
  402d04:	strb	w2, [x1]
  402d08:	lsr	w1, w0, #6
  402d0c:	and	w1, w1, #0xff
  402d10:	add	w1, w1, #0x30
  402d14:	and	w2, w1, #0xff
  402d18:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  402d1c:	add	x1, x1, #0x328
  402d20:	strb	w2, [x1, #1]
  402d24:	lsr	w1, w0, #3
  402d28:	and	w1, w1, #0xff
  402d2c:	and	w1, w1, #0x7
  402d30:	and	w1, w1, #0xff
  402d34:	add	w1, w1, #0x30
  402d38:	and	w2, w1, #0xff
  402d3c:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  402d40:	add	x1, x1, #0x328
  402d44:	strb	w2, [x1, #2]
  402d48:	and	w0, w0, #0x7
  402d4c:	and	w0, w0, #0xff
  402d50:	add	w0, w0, #0x30
  402d54:	and	w1, w0, #0xff
  402d58:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402d5c:	add	x0, x0, #0x328
  402d60:	strb	w1, [x0, #3]
  402d64:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402d68:	add	x0, x0, #0x328
  402d6c:	strb	wzr, [x0, #4]
  402d70:	b	402dc8 <ferror@plt+0x528>
  402d74:	cmp	w19, #0x1f
  402d78:	b.ls	402d98 <ferror@plt+0x4f8>  // b.plast
  402d7c:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  402d80:	add	x1, x1, #0x328
  402d84:	strb	w0, [x1]
  402d88:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402d8c:	add	x0, x0, #0x328
  402d90:	strb	wzr, [x0, #1]
  402d94:	b	402dc8 <ferror@plt+0x528>
  402d98:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  402d9c:	add	x1, x1, #0x328
  402da0:	mov	w2, #0x5e                  	// #94
  402da4:	strb	w2, [x1]
  402da8:	add	w0, w0, #0x40
  402dac:	and	w1, w0, #0xff
  402db0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402db4:	add	x0, x0, #0x328
  402db8:	strb	w1, [x0, #1]
  402dbc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402dc0:	add	x0, x0, #0x328
  402dc4:	strb	wzr, [x0, #2]
  402dc8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402dcc:	add	x0, x0, #0x328
  402dd0:	ldr	x19, [sp], #16
  402dd4:	ret
  402dd8:	stp	x29, x30, [sp, #-64]!
  402ddc:	mov	x29, sp
  402de0:	str	w0, [sp, #28]
  402de4:	str	x1, [sp, #16]
  402de8:	str	wzr, [sp, #52]
  402dec:	str	wzr, [sp, #48]
  402df0:	ldr	w0, [sp, #28]
  402df4:	cmp	w0, #0x1
  402df8:	b.gt	402e1c <ferror@plt+0x57c>
  402dfc:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402e00:	add	x0, x0, #0xad0
  402e04:	bl	402600 <puts@plt>
  402e08:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402e0c:	add	x0, x0, #0xb00
  402e10:	bl	402600 <puts@plt>
  402e14:	mov	w0, #0x0                   	// #0
  402e18:	b	403220 <ferror@plt+0x980>
  402e1c:	str	wzr, [sp, #60]
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	str	w0, [sp, #56]
  402e28:	b	402fc0 <ferror@plt+0x720>
  402e2c:	ldrsw	x0, [sp, #56]
  402e30:	lsl	x0, x0, #3
  402e34:	ldr	x1, [sp, #16]
  402e38:	add	x0, x1, x0
  402e3c:	ldr	x3, [x0]
  402e40:	mov	w2, #0x28                  	// #40
  402e44:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  402e48:	add	x1, x0, #0x338
  402e4c:	mov	x0, x3
  402e50:	bl	4122a8 <ferror@plt+0xfa08>
  402e54:	str	x0, [sp, #40]
  402e58:	ldr	x0, [sp, #40]
  402e5c:	cmp	x0, #0x0
  402e60:	b.ne	402e90 <ferror@plt+0x5f0>  // b.any
  402e64:	ldrsw	x0, [sp, #56]
  402e68:	lsl	x0, x0, #3
  402e6c:	ldr	x1, [sp, #16]
  402e70:	add	x0, x1, x0
  402e74:	ldr	x0, [x0]
  402e78:	mov	x1, x0
  402e7c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402e80:	add	x0, x0, #0xb18
  402e84:	bl	402800 <printf@plt>
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	b	403220 <ferror@plt+0x980>
  402e90:	ldr	x0, [sp, #40]
  402e94:	bl	412358 <ferror@plt+0xfab8>
  402e98:	cmp	w0, #0x0
  402e9c:	b.eq	402ecc <ferror@plt+0x62c>  // b.none
  402ea0:	ldrsw	x0, [sp, #56]
  402ea4:	lsl	x0, x0, #3
  402ea8:	ldr	x1, [sp, #16]
  402eac:	add	x0, x1, x0
  402eb0:	ldr	x0, [x0]
  402eb4:	mov	x1, x0
  402eb8:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402ebc:	add	x0, x0, #0xb48
  402ec0:	bl	402800 <printf@plt>
  402ec4:	mov	w0, #0x0                   	// #0
  402ec8:	b	403220 <ferror@plt+0x980>
  402ecc:	ldr	x0, [sp, #40]
  402ed0:	ldr	w1, [x0, #20]
  402ed4:	ldr	w0, [sp, #56]
  402ed8:	add	w0, w1, w0
  402edc:	ldr	w1, [sp, #28]
  402ee0:	cmp	w1, w0
  402ee4:	b.gt	402f54 <ferror@plt+0x6b4>
  402ee8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  402eec:	add	x0, x0, #0x0
  402ef0:	ldr	x6, [x0]
  402ef4:	ldr	x0, [sp, #40]
  402ef8:	ldr	w2, [x0, #20]
  402efc:	ldr	x0, [sp, #40]
  402f00:	ldr	w0, [x0, #20]
  402f04:	cmp	w0, #0x1
  402f08:	b.ne	402f18 <ferror@plt+0x678>  // b.any
  402f0c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402f10:	add	x0, x0, #0xb80
  402f14:	b	402f20 <ferror@plt+0x680>
  402f18:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402f1c:	add	x0, x0, #0xb88
  402f20:	ldr	x1, [sp, #40]
  402f24:	ldr	x3, [x1]
  402f28:	ldr	x1, [sp, #40]
  402f2c:	ldr	x1, [x1]
  402f30:	mov	x5, x1
  402f34:	mov	x4, x3
  402f38:	mov	x3, x0
  402f3c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402f40:	add	x1, x0, #0xb90
  402f44:	mov	x0, x6
  402f48:	bl	402860 <fprintf@plt>
  402f4c:	mov	w0, #0x0                   	// #0
  402f50:	b	403220 <ferror@plt+0x980>
  402f54:	ldr	x0, [sp, #40]
  402f58:	ldr	w0, [x0, #32]
  402f5c:	ldr	w1, [sp, #60]
  402f60:	add	w0, w1, w0
  402f64:	str	w0, [sp, #60]
  402f68:	ldr	x0, [sp, #40]
  402f6c:	ldr	x1, [x0, #24]
  402f70:	adrp	x0, 403000 <ferror@plt+0x760>
  402f74:	add	x0, x0, #0x594
  402f78:	cmp	x1, x0
  402f7c:	b.ne	402f8c <ferror@plt+0x6ec>  // b.any
  402f80:	bl	403594 <ferror@plt+0xcf4>
  402f84:	mov	w0, #0x0                   	// #0
  402f88:	b	403220 <ferror@plt+0x980>
  402f8c:	ldr	x0, [sp, #40]
  402f90:	ldr	w0, [x0, #20]
  402f94:	ldr	w1, [sp, #56]
  402f98:	add	w0, w1, w0
  402f9c:	str	w0, [sp, #56]
  402fa0:	ldr	x0, [sp, #40]
  402fa4:	ldr	w0, [x0, #16]
  402fa8:	ldr	w1, [sp, #48]
  402fac:	add	w0, w1, w0
  402fb0:	str	w0, [sp, #48]
  402fb4:	ldr	w0, [sp, #56]
  402fb8:	add	w0, w0, #0x1
  402fbc:	str	w0, [sp, #56]
  402fc0:	ldr	w1, [sp, #56]
  402fc4:	ldr	w0, [sp, #28]
  402fc8:	cmp	w1, w0
  402fcc:	b.lt	402e2c <ferror@plt+0x58c>  // b.tstop
  402fd0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  402fd4:	add	x0, x0, #0x374
  402fd8:	ldr	w0, [x0]
  402fdc:	cmp	w0, #0x0
  402fe0:	b.ne	403010 <ferror@plt+0x770>  // b.any
  402fe4:	ldr	w0, [sp, #48]
  402fe8:	cmp	w0, #0x0
  402fec:	b.eq	403010 <ferror@plt+0x770>  // b.none
  402ff0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  402ff4:	add	x0, x0, #0xbd8
  402ff8:	bl	402600 <puts@plt>
  402ffc:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403000:	add	x0, x0, #0xb00
  403004:	bl	402600 <puts@plt>
  403008:	mov	w0, #0x0                   	// #0
  40300c:	b	403220 <ferror@plt+0x980>
  403010:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  403014:	add	x0, x0, #0x240
  403018:	bl	407e38 <ferror@plt+0x5598>
  40301c:	mov	w1, w0
  403020:	ldr	w0, [sp, #60]
  403024:	cmp	w0, w1
  403028:	b.le	403064 <ferror@plt+0x7c4>
  40302c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403030:	add	x0, x0, #0xbf8
  403034:	bl	402600 <puts@plt>
  403038:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  40303c:	add	x0, x0, #0xc30
  403040:	bl	402600 <puts@plt>
  403044:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403048:	add	x0, x0, #0xc60
  40304c:	bl	402600 <puts@plt>
  403050:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403054:	add	x0, x0, #0xc98
  403058:	bl	402600 <puts@plt>
  40305c:	mov	w0, #0x0                   	// #0
  403060:	b	403220 <ferror@plt+0x980>
  403064:	str	wzr, [sp, #60]
  403068:	mov	w0, #0x1                   	// #1
  40306c:	str	w0, [sp, #56]
  403070:	b	4031fc <ferror@plt+0x95c>
  403074:	ldrsw	x0, [sp, #56]
  403078:	lsl	x0, x0, #3
  40307c:	ldr	x1, [sp, #16]
  403080:	add	x0, x1, x0
  403084:	ldr	x3, [x0]
  403088:	mov	w2, #0x28                  	// #40
  40308c:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403090:	add	x1, x0, #0x338
  403094:	mov	x0, x3
  403098:	bl	4122a8 <ferror@plt+0xfa08>
  40309c:	str	x0, [sp, #40]
  4030a0:	ldr	x0, [sp, #40]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.ne	4030d4 <ferror@plt+0x834>  // b.any
  4030ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4030b0:	add	x0, x0, #0x0
  4030b4:	ldr	x0, [x0]
  4030b8:	mov	x3, x0
  4030bc:	mov	x2, #0x2c                  	// #44
  4030c0:	mov	x1, #0x1                   	// #1
  4030c4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4030c8:	add	x0, x0, #0xcb8
  4030cc:	bl	4026c0 <fwrite@plt>
  4030d0:	bl	4051ec <ferror@plt+0x294c>
  4030d4:	ldr	x0, [sp, #40]
  4030d8:	ldr	x0, [x0, #24]
  4030dc:	cmp	x0, #0x0
  4030e0:	b.eq	403184 <ferror@plt+0x8e4>  // b.none
  4030e4:	ldr	w0, [sp, #60]
  4030e8:	add	w0, w0, #0x1
  4030ec:	str	w0, [sp, #60]
  4030f0:	ldr	x0, [sp, #40]
  4030f4:	ldr	x2, [x0, #24]
  4030f8:	ldr	x0, [sp, #40]
  4030fc:	ldr	w0, [x0, #20]
  403100:	cmp	w0, #0x0
  403104:	b.le	403124 <ferror@plt+0x884>
  403108:	ldrsw	x0, [sp, #56]
  40310c:	add	x0, x0, #0x1
  403110:	lsl	x0, x0, #3
  403114:	ldr	x1, [sp, #16]
  403118:	add	x0, x1, x0
  40311c:	ldr	x0, [x0]
  403120:	b	403128 <ferror@plt+0x888>
  403124:	mov	x0, #0x0                   	// #0
  403128:	ldr	x1, [sp, #40]
  40312c:	ldr	w1, [x1, #20]
  403130:	cmp	w1, #0x1
  403134:	b.le	403154 <ferror@plt+0x8b4>
  403138:	ldrsw	x1, [sp, #56]
  40313c:	add	x1, x1, #0x2
  403140:	lsl	x1, x1, #3
  403144:	ldr	x3, [sp, #16]
  403148:	add	x1, x3, x1
  40314c:	ldr	x1, [x1]
  403150:	b	403158 <ferror@plt+0x8b8>
  403154:	mov	x1, #0x0                   	// #0
  403158:	blr	x2
  40315c:	mov	w1, w0
  403160:	ldr	w0, [sp, #52]
  403164:	add	w0, w0, w1
  403168:	str	w0, [sp, #52]
  40316c:	ldr	x0, [sp, #40]
  403170:	ldr	w0, [x0, #20]
  403174:	ldr	w1, [sp, #56]
  403178:	add	w0, w1, w0
  40317c:	str	w0, [sp, #56]
  403180:	b	4031f0 <ferror@plt+0x950>
  403184:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  403188:	add	x0, x0, #0x240
  40318c:	ldr	x0, [x0, #8]
  403190:	mov	w1, #0xffffffff            	// #-1
  403194:	strb	w1, [x0]
  403198:	mov	w1, #0x1                   	// #1
  40319c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4031a0:	add	x0, x0, #0x240
  4031a4:	bl	407c14 <ferror@plt+0x5374>
  4031a8:	ldr	x0, [sp, #40]
  4031ac:	ldr	w1, [x0, #36]
  4031b0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4031b4:	add	x0, x0, #0x240
  4031b8:	ldr	x0, [x0, #8]
  4031bc:	and	w1, w1, #0xff
  4031c0:	strb	w1, [x0]
  4031c4:	mov	w1, #0x1                   	// #1
  4031c8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4031cc:	add	x0, x0, #0x240
  4031d0:	bl	407c14 <ferror@plt+0x5374>
  4031d4:	ldr	x0, [sp, #40]
  4031d8:	ldr	w0, [x0, #36]
  4031dc:	mov	w2, w0
  4031e0:	mov	w1, #0xff                  	// #255
  4031e4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4031e8:	add	x0, x0, #0xce8
  4031ec:	bl	40fab8 <ferror@plt+0xd218>
  4031f0:	ldr	w0, [sp, #56]
  4031f4:	add	w0, w0, #0x1
  4031f8:	str	w0, [sp, #56]
  4031fc:	ldr	w1, [sp, #56]
  403200:	ldr	w0, [sp, #28]
  403204:	cmp	w1, w0
  403208:	b.lt	403074 <ferror@plt+0x7d4>  // b.tstop
  40320c:	ldr	w1, [sp, #60]
  403210:	ldr	w0, [sp, #52]
  403214:	cmp	w1, w0
  403218:	cset	w0, eq  // eq = none
  40321c:	and	w0, w0, #0xff
  403220:	ldp	x29, x30, [sp], #64
  403224:	ret
  403228:	stp	x29, x30, [sp, #-16]!
  40322c:	mov	x29, sp
  403230:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  403234:	add	x0, x0, #0x240
  403238:	ldr	x0, [x0, #8]
  40323c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403240:	add	x1, x1, #0x814
  403244:	ldrb	w1, [x1]
  403248:	strb	w1, [x0]
  40324c:	mov	w1, #0x1                   	// #1
  403250:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  403254:	add	x0, x0, #0x240
  403258:	bl	407c14 <ferror@plt+0x5374>
  40325c:	mov	w0, #0x1                   	// #1
  403260:	ldp	x29, x30, [sp], #16
  403264:	ret
  403268:	stp	x29, x30, [sp, #-80]!
  40326c:	mov	x29, sp
  403270:	stp	x19, x20, [sp, #16]
  403274:	str	x0, [sp, #56]
  403278:	str	x1, [sp, #48]
  40327c:	str	x2, [sp, #40]
  403280:	mov	w19, #0x0                   	// #0
  403284:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403288:	add	x1, x0, #0xaa8
  40328c:	ldr	x0, [sp, #40]
  403290:	bl	41218c <ferror@plt+0xf8ec>
  403294:	cmp	w0, #0x0
  403298:	b.ne	4032b4 <ferror@plt+0xa14>  // b.any
  40329c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4032a0:	add	x1, x0, #0xa88
  4032a4:	ldr	x0, [sp, #40]
  4032a8:	bl	41218c <ferror@plt+0xf8ec>
  4032ac:	cmp	w0, #0x0
  4032b0:	b.eq	403368 <ferror@plt+0xac8>  // b.none
  4032b4:	ldr	x1, [sp, #48]
  4032b8:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4032bc:	add	x0, x0, #0xcf0
  4032c0:	bl	402800 <printf@plt>
  4032c4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4032c8:	add	x0, x0, #0xd10
  4032cc:	bl	402600 <puts@plt>
  4032d0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4032d4:	add	x0, x0, #0xd30
  4032d8:	bl	402800 <printf@plt>
  4032dc:	mov	w19, #0x8                   	// #8
  4032e0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4032e4:	add	x0, x0, #0xcc0
  4032e8:	str	x0, [sp, #72]
  4032ec:	b	403348 <ferror@plt+0xaa8>
  4032f0:	ldr	x0, [sp, #72]
  4032f4:	ldr	x0, [x0]
  4032f8:	bl	4022c0 <strlen@plt>
  4032fc:	add	w0, w0, #0x3
  403300:	mov	w20, w0
  403304:	add	w0, w19, w20
  403308:	cmp	w0, #0x41
  40330c:	b.le	403320 <ferror@plt+0xa80>
  403310:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403314:	add	x0, x0, #0xd48
  403318:	bl	402800 <printf@plt>
  40331c:	mov	w19, #0x8                   	// #8
  403320:	ldr	x0, [sp, #72]
  403324:	ldr	x0, [x0]
  403328:	mov	x1, x0
  40332c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403330:	add	x0, x0, #0xd50
  403334:	bl	402800 <printf@plt>
  403338:	add	w19, w19, w20
  40333c:	ldr	x0, [sp, #72]
  403340:	add	x0, x0, #0x8
  403344:	str	x0, [sp, #72]
  403348:	ldr	x0, [sp, #72]
  40334c:	ldr	x0, [x0]
  403350:	cmp	x0, #0x0
  403354:	b.ne	4032f0 <ferror@plt+0xa50>  // b.any
  403358:	mov	w0, #0xa                   	// #10
  40335c:	bl	402850 <putchar@plt>
  403360:	mov	w0, #0x0                   	// #0
  403364:	b	4034d8 <ferror@plt+0xc38>
  403368:	mov	w2, #0x8                   	// #8
  40336c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  403370:	add	x1, x0, #0xcc0
  403374:	ldr	x0, [sp, #40]
  403378:	bl	4122a8 <ferror@plt+0xfa08>
  40337c:	str	x0, [sp, #72]
  403380:	ldr	x0, [sp, #72]
  403384:	bl	412358 <ferror@plt+0xfab8>
  403388:	cmp	w0, #0x0
  40338c:	b.eq	4033bc <ferror@plt+0xb1c>  // b.none
  403390:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403394:	add	x0, x0, #0x0
  403398:	ldr	x4, [x0]
  40339c:	ldr	x3, [sp, #48]
  4033a0:	ldr	x2, [sp, #40]
  4033a4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4033a8:	add	x1, x0, #0xd58
  4033ac:	mov	x0, x4
  4033b0:	bl	402860 <fprintf@plt>
  4033b4:	mov	w0, #0x0                   	// #0
  4033b8:	b	4034d8 <ferror@plt+0xc38>
  4033bc:	ldr	x0, [sp, #72]
  4033c0:	cmp	x0, #0x0
  4033c4:	b.eq	4033e4 <ferror@plt+0xb44>  // b.none
  4033c8:	ldr	x1, [sp, #72]
  4033cc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4033d0:	add	x0, x0, #0xcc0
  4033d4:	sub	x0, x1, x0
  4033d8:	asr	x0, x0, #3
  4033dc:	mov	w19, w0
  4033e0:	b	40349c <ferror@plt+0xbfc>
  4033e4:	ldr	x20, [sp, #40]
  4033e8:	b	403410 <ferror@plt+0xb70>
  4033ec:	mov	w0, w19
  4033f0:	lsl	w0, w0, #2
  4033f4:	add	w0, w0, w19
  4033f8:	lsl	w0, w0, #1
  4033fc:	mov	w19, w0
  403400:	ldrb	w0, [x20]
  403404:	sub	w0, w0, #0x30
  403408:	add	w19, w19, w0
  40340c:	add	x20, x20, #0x1
  403410:	ldrb	w0, [x20]
  403414:	cmp	w0, #0x2f
  403418:	b.ls	403428 <ferror@plt+0xb88>  // b.plast
  40341c:	ldrb	w0, [x20]
  403420:	cmp	w0, #0x39
  403424:	b.ls	4033ec <ferror@plt+0xb4c>  // b.plast
  403428:	ldrb	w0, [x20]
  40342c:	cmp	w0, #0x0
  403430:	b.eq	403460 <ferror@plt+0xbc0>  // b.none
  403434:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403438:	add	x0, x0, #0x0
  40343c:	ldr	x4, [x0]
  403440:	ldr	x3, [sp, #48]
  403444:	ldr	x2, [sp, #40]
  403448:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  40344c:	add	x1, x0, #0xd90
  403450:	mov	x0, x4
  403454:	bl	402860 <fprintf@plt>
  403458:	mov	w0, #0x0                   	// #0
  40345c:	b	4034d8 <ferror@plt+0xc38>
  403460:	cmp	w19, #0x0
  403464:	b.lt	403470 <ferror@plt+0xbd0>  // b.tstop
  403468:	cmp	w19, #0xff
  40346c:	b.le	40349c <ferror@plt+0xbfc>
  403470:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403474:	add	x0, x0, #0x0
  403478:	ldr	x4, [x0]
  40347c:	ldr	x3, [sp, #48]
  403480:	ldr	x2, [sp, #40]
  403484:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403488:	add	x1, x0, #0xdc0
  40348c:	mov	x0, x4
  403490:	bl	402860 <fprintf@plt>
  403494:	mov	w0, #0x0                   	// #0
  403498:	b	4034d8 <ferror@plt+0xc38>
  40349c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4034a0:	add	x0, x0, #0x374
  4034a4:	ldr	w0, [x0]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.ne	4034c4 <ferror@plt+0xc24>  // b.any
  4034b0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4034b4:	add	x0, x0, #0xbd8
  4034b8:	bl	402600 <puts@plt>
  4034bc:	mov	w0, #0x0                   	// #0
  4034c0:	b	4034d8 <ferror@plt+0xc38>
  4034c4:	ldr	x2, [sp, #56]
  4034c8:	mov	w1, #0x1                   	// #1
  4034cc:	mov	w0, w19
  4034d0:	blr	x2
  4034d4:	mov	w0, #0x1                   	// #1
  4034d8:	ldp	x19, x20, [sp, #16]
  4034dc:	ldp	x29, x30, [sp], #80
  4034e0:	ret
  4034e4:	stp	x29, x30, [sp, #-32]!
  4034e8:	mov	x29, sp
  4034ec:	str	x0, [sp, #24]
  4034f0:	ldr	x2, [sp, #24]
  4034f4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4034f8:	add	x1, x0, #0xab0
  4034fc:	adrp	x0, 409000 <ferror@plt+0x6760>
  403500:	add	x0, x0, #0xd10
  403504:	bl	403268 <ferror@plt+0x9c8>
  403508:	ldp	x29, x30, [sp], #32
  40350c:	ret
  403510:	stp	x29, x30, [sp, #-32]!
  403514:	mov	x29, sp
  403518:	str	x0, [sp, #24]
  40351c:	ldr	x2, [sp, #24]
  403520:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403524:	add	x1, x0, #0xab8
  403528:	adrp	x0, 409000 <ferror@plt+0x6760>
  40352c:	add	x0, x0, #0xe60
  403530:	bl	403268 <ferror@plt+0x9c8>
  403534:	ldp	x29, x30, [sp], #32
  403538:	ret
  40353c:	stp	x29, x30, [sp, #-32]!
  403540:	mov	x29, sp
  403544:	str	x0, [sp, #24]
  403548:	ldr	x2, [sp, #24]
  40354c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403550:	add	x1, x0, #0xac0
  403554:	adrp	x0, 409000 <ferror@plt+0x6760>
  403558:	add	x0, x0, #0xfb0
  40355c:	bl	403268 <ferror@plt+0x9c8>
  403560:	ldp	x29, x30, [sp], #32
  403564:	ret
  403568:	stp	x29, x30, [sp, #-32]!
  40356c:	mov	x29, sp
  403570:	str	x0, [sp, #24]
  403574:	ldr	x2, [sp, #24]
  403578:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  40357c:	add	x1, x0, #0xac8
  403580:	adrp	x0, 40a000 <ferror@plt+0x7760>
  403584:	add	x0, x0, #0x100
  403588:	bl	403268 <ferror@plt+0x9c8>
  40358c:	ldp	x29, x30, [sp], #32
  403590:	ret
  403594:	stp	x29, x30, [sp, #-32]!
  403598:	mov	x29, sp
  40359c:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  4035a0:	add	x0, x0, #0x338
  4035a4:	str	x0, [sp, #24]
  4035a8:	b	4035e8 <ferror@plt+0xd48>
  4035ac:	ldr	x0, [sp, #24]
  4035b0:	ldr	x0, [x0, #8]
  4035b4:	cmp	x0, #0x0
  4035b8:	b.eq	4035dc <ferror@plt+0xd3c>  // b.none
  4035bc:	ldr	x0, [sp, #24]
  4035c0:	ldr	x1, [x0]
  4035c4:	ldr	x0, [sp, #24]
  4035c8:	ldr	x0, [x0, #8]
  4035cc:	mov	x2, x0
  4035d0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4035d4:	add	x0, x0, #0xdf0
  4035d8:	bl	402800 <printf@plt>
  4035dc:	ldr	x0, [sp, #24]
  4035e0:	add	x0, x0, #0x28
  4035e4:	str	x0, [sp, #24]
  4035e8:	ldr	x0, [sp, #24]
  4035ec:	ldr	x0, [x0]
  4035f0:	cmp	x0, #0x0
  4035f4:	b.ne	4035ac <ferror@plt+0xd0c>  // b.any
  4035f8:	mov	w0, #0x0                   	// #0
  4035fc:	ldp	x29, x30, [sp], #32
  403600:	ret
  403604:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403608:	add	x0, x0, #0x69c
  40360c:	mov	w1, #0x1                   	// #1
  403610:	str	w1, [x0]
  403614:	mov	w0, #0x1                   	// #1
  403618:	ret
  40361c:	stp	x29, x30, [sp, #-16]!
  403620:	mov	x29, sp
  403624:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403628:	add	x0, x0, #0x2c4
  40362c:	ldr	w0, [x0]
  403630:	cmp	w0, #0x0
  403634:	b.le	403678 <ferror@plt+0xdd8>
  403638:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40363c:	add	x0, x0, #0x2c4
  403640:	ldr	w4, [x0]
  403644:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403648:	add	x0, x0, #0x83c
  40364c:	ldr	w0, [x0]
  403650:	mov	w3, w0
  403654:	mov	w2, #0x1                   	// #1
  403658:	mov	w1, #0x1                   	// #1
  40365c:	mov	w0, w4
  403660:	bl	40f714 <ferror@plt+0xce74>
  403664:	cmp	w0, #0x0
  403668:	b.ge	403678 <ferror@plt+0xdd8>  // b.tcont
  40366c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403670:	add	x0, x0, #0xe00
  403674:	bl	402320 <perror@plt>
  403678:	mov	w0, #0x1                   	// #1
  40367c:	ldp	x29, x30, [sp], #16
  403680:	ret
  403684:	stp	x29, x30, [sp, #-16]!
  403688:	mov	x29, sp
  40368c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403690:	add	x0, x0, #0x688
  403694:	ldr	w0, [x0]
  403698:	cmp	w0, #0x0
  40369c:	b.eq	4036b0 <ferror@plt+0xe10>  // b.none
  4036a0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4036a4:	add	x0, x0, #0xe18
  4036a8:	bl	402600 <puts@plt>
  4036ac:	b	4036bc <ferror@plt+0xe1c>
  4036b0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4036b4:	add	x0, x0, #0xe48
  4036b8:	bl	402600 <puts@plt>
  4036bc:	mov	w0, #0x1                   	// #1
  4036c0:	ldp	x29, x30, [sp], #16
  4036c4:	ret
  4036c8:	stp	x29, x30, [sp, #-32]!
  4036cc:	mov	x29, sp
  4036d0:	str	w0, [sp, #28]
  4036d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4036d8:	add	x0, x0, #0x370
  4036dc:	mov	w1, #0x1                   	// #1
  4036e0:	str	w1, [x0]
  4036e4:	ldr	w0, [sp, #28]
  4036e8:	cmp	w0, #0x0
  4036ec:	b.lt	403704 <ferror@plt+0xe64>  // b.tstop
  4036f0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4036f4:	add	x0, x0, #0x230
  4036f8:	ldr	w1, [sp, #28]
  4036fc:	str	w1, [x0]
  403700:	b	4037a0 <ferror@plt+0xf00>
  403704:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403708:	add	x0, x0, #0x530
  40370c:	ldrb	w0, [x0]
  403710:	and	w0, w0, #0x2
  403714:	cmp	w0, #0x0
  403718:	b.eq	403748 <ferror@plt+0xea8>  // b.none
  40371c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403720:	add	x0, x0, #0x530
  403724:	ldrb	w0, [x0]
  403728:	and	w0, w0, #0x8
  40372c:	cmp	w0, #0x0
  403730:	b.eq	403748 <ferror@plt+0xea8>  // b.none
  403734:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  403738:	add	x0, x0, #0x230
  40373c:	mov	w1, #0x1                   	// #1
  403740:	str	w1, [x0]
  403744:	b	403784 <ferror@plt+0xee4>
  403748:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40374c:	add	x0, x0, #0x530
  403750:	ldrb	w0, [x0]
  403754:	and	w0, w0, #0x2
  403758:	cmp	w0, #0x0
  40375c:	b.ne	403784 <ferror@plt+0xee4>  // b.any
  403760:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403764:	add	x0, x0, #0x530
  403768:	ldrb	w0, [x0]
  40376c:	and	w0, w0, #0x8
  403770:	cmp	w0, #0x0
  403774:	b.ne	403784 <ferror@plt+0xee4>  // b.any
  403778:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40377c:	add	x0, x0, #0x230
  403780:	str	wzr, [x0]
  403784:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  403788:	add	x0, x0, #0x230
  40378c:	ldr	w0, [x0]
  403790:	cmp	w0, #0x0
  403794:	cset	w0, eq  // eq = none
  403798:	and	w0, w0, #0xff
  40379c:	str	w0, [sp, #28]
  4037a0:	ldr	w0, [sp, #28]
  4037a4:	cmp	w0, #0x1
  4037a8:	b.ne	403804 <ferror@plt+0xf64>  // b.any
  4037ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4037b0:	add	x0, x0, #0x530
  4037b4:	ldrb	w0, [x0]
  4037b8:	and	w0, w0, #0x2
  4037bc:	cmp	w0, #0x0
  4037c0:	b.eq	4037ec <ferror@plt+0xf4c>  // b.none
  4037c4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4037c8:	add	x0, x0, #0x530
  4037cc:	ldrb	w0, [x0]
  4037d0:	and	w0, w0, #0x8
  4037d4:	cmp	w0, #0x0
  4037d8:	b.eq	4037ec <ferror@plt+0xf4c>  // b.none
  4037dc:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4037e0:	add	x0, x0, #0xe78
  4037e4:	bl	402600 <puts@plt>
  4037e8:	b	403858 <ferror@plt+0xfb8>
  4037ec:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4037f0:	add	x0, x0, #0xeb0
  4037f4:	bl	402600 <puts@plt>
  4037f8:	mov	w0, #0x3                   	// #3
  4037fc:	bl	40f268 <ferror@plt+0xc9c8>
  403800:	b	403858 <ferror@plt+0xfb8>
  403804:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403808:	add	x0, x0, #0x530
  40380c:	ldrb	w0, [x0]
  403810:	and	w0, w0, #0x2
  403814:	cmp	w0, #0x0
  403818:	b.ne	403844 <ferror@plt+0xfa4>  // b.any
  40381c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403820:	add	x0, x0, #0x530
  403824:	ldrb	w0, [x0]
  403828:	and	w0, w0, #0x8
  40382c:	cmp	w0, #0x0
  403830:	b.ne	403844 <ferror@plt+0xfa4>  // b.any
  403834:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403838:	add	x0, x0, #0xee0
  40383c:	bl	402600 <puts@plt>
  403840:	b	403858 <ferror@plt+0xfb8>
  403844:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403848:	add	x0, x0, #0xf10
  40384c:	bl	402600 <puts@plt>
  403850:	mov	w0, #0x3                   	// #3
  403854:	bl	40f2b8 <ferror@plt+0xca18>
  403858:	mov	w0, #0x1                   	// #1
  40385c:	ldp	x29, x30, [sp], #32
  403860:	ret
  403864:	stp	x29, x30, [sp, #-32]!
  403868:	mov	x29, sp
  40386c:	str	w0, [sp, #28]
  403870:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403874:	add	x0, x0, #0x370
  403878:	mov	w1, #0x1                   	// #1
  40387c:	str	w1, [x0]
  403880:	ldr	w0, [sp, #28]
  403884:	cmn	w0, #0x1
  403888:	b.ne	4038ac <ferror@plt+0x100c>  // b.any
  40388c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403890:	add	x0, x0, #0x530
  403894:	ldrb	w0, [x0]
  403898:	and	w0, w0, #0x8
  40389c:	cmp	w0, #0x0
  4038a0:	cset	w0, eq  // eq = none
  4038a4:	and	w0, w0, #0xff
  4038a8:	str	w0, [sp, #28]
  4038ac:	ldr	w0, [sp, #28]
  4038b0:	cmp	w0, #0x1
  4038b4:	b.ne	4038f8 <ferror@plt+0x1058>  // b.any
  4038b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4038bc:	add	x0, x0, #0x530
  4038c0:	ldrb	w0, [x0]
  4038c4:	and	w0, w0, #0x8
  4038c8:	cmp	w0, #0x0
  4038cc:	b.eq	4038e0 <ferror@plt+0x1040>  // b.none
  4038d0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4038d4:	add	x0, x0, #0xf48
  4038d8:	bl	402600 <puts@plt>
  4038dc:	b	403934 <ferror@plt+0x1094>
  4038e0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4038e4:	add	x0, x0, #0xf70
  4038e8:	bl	402600 <puts@plt>
  4038ec:	mov	w0, #0x1                   	// #1
  4038f0:	bl	40f268 <ferror@plt+0xc9c8>
  4038f4:	b	403934 <ferror@plt+0x1094>
  4038f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4038fc:	add	x0, x0, #0x530
  403900:	ldrb	w0, [x0]
  403904:	and	w0, w0, #0x8
  403908:	cmp	w0, #0x0
  40390c:	b.ne	403920 <ferror@plt+0x1080>  // b.any
  403910:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403914:	add	x0, x0, #0xf98
  403918:	bl	402600 <puts@plt>
  40391c:	b	403934 <ferror@plt+0x1094>
  403920:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403924:	add	x0, x0, #0xfc8
  403928:	bl	402600 <puts@plt>
  40392c:	mov	w0, #0x1                   	// #1
  403930:	bl	40f2b8 <ferror@plt+0xca18>
  403934:	mov	w0, #0x1                   	// #1
  403938:	ldp	x29, x30, [sp], #32
  40393c:	ret
  403940:	stp	x29, x30, [sp, #-32]!
  403944:	mov	x29, sp
  403948:	str	w0, [sp, #28]
  40394c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403950:	add	x0, x0, #0x370
  403954:	mov	w1, #0x1                   	// #1
  403958:	str	w1, [x0]
  40395c:	ldr	w0, [sp, #28]
  403960:	cmn	w0, #0x1
  403964:	b.ne	403988 <ferror@plt+0x10e8>  // b.any
  403968:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40396c:	add	x0, x0, #0x530
  403970:	ldrb	w0, [x0]
  403974:	and	w0, w0, #0x2
  403978:	cmp	w0, #0x0
  40397c:	cset	w0, eq  // eq = none
  403980:	and	w0, w0, #0xff
  403984:	str	w0, [sp, #28]
  403988:	ldr	w0, [sp, #28]
  40398c:	cmp	w0, #0x1
  403990:	b.ne	4039d4 <ferror@plt+0x1134>  // b.any
  403994:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403998:	add	x0, x0, #0x530
  40399c:	ldrb	w0, [x0]
  4039a0:	and	w0, w0, #0x2
  4039a4:	cmp	w0, #0x0
  4039a8:	b.eq	4039bc <ferror@plt+0x111c>  // b.none
  4039ac:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4039b0:	add	x0, x0, #0xff8
  4039b4:	bl	402600 <puts@plt>
  4039b8:	b	403a10 <ferror@plt+0x1170>
  4039bc:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4039c0:	add	x0, x0, #0x20
  4039c4:	bl	402600 <puts@plt>
  4039c8:	mov	w0, #0x2                   	// #2
  4039cc:	bl	40f268 <ferror@plt+0xc9c8>
  4039d0:	b	403a10 <ferror@plt+0x1170>
  4039d4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4039d8:	add	x0, x0, #0x530
  4039dc:	ldrb	w0, [x0]
  4039e0:	and	w0, w0, #0x2
  4039e4:	cmp	w0, #0x0
  4039e8:	b.ne	4039fc <ferror@plt+0x115c>  // b.any
  4039ec:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4039f0:	add	x0, x0, #0x48
  4039f4:	bl	402600 <puts@plt>
  4039f8:	b	403a10 <ferror@plt+0x1170>
  4039fc:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403a00:	add	x0, x0, #0x78
  403a04:	bl	402600 <puts@plt>
  403a08:	mov	w0, #0x2                   	// #2
  403a0c:	bl	40f2b8 <ferror@plt+0xca18>
  403a10:	mov	w0, #0x1                   	// #1
  403a14:	ldp	x29, x30, [sp], #32
  403a18:	ret
  403a1c:	stp	x29, x30, [sp, #-32]!
  403a20:	mov	x29, sp
  403a24:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403a28:	add	x0, x0, #0x748
  403a2c:	str	x0, [sp, #24]
  403a30:	b	403a90 <ferror@plt+0x11f0>
  403a34:	ldr	x0, [sp, #24]
  403a38:	ldr	x0, [x0, #8]
  403a3c:	cmp	x0, #0x0
  403a40:	b.eq	403a84 <ferror@plt+0x11e4>  // b.none
  403a44:	ldr	x0, [sp, #24]
  403a48:	ldr	x0, [x0, #8]
  403a4c:	ldrb	w0, [x0]
  403a50:	cmp	w0, #0x0
  403a54:	b.eq	403a7c <ferror@plt+0x11dc>  // b.none
  403a58:	ldr	x0, [sp, #24]
  403a5c:	ldr	x1, [x0]
  403a60:	ldr	x0, [sp, #24]
  403a64:	ldr	x0, [x0, #8]
  403a68:	mov	x2, x0
  403a6c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403a70:	add	x0, x0, #0x570
  403a74:	bl	402800 <printf@plt>
  403a78:	b	403a84 <ferror@plt+0x11e4>
  403a7c:	mov	w0, #0xa                   	// #10
  403a80:	bl	402850 <putchar@plt>
  403a84:	ldr	x0, [sp, #24]
  403a88:	add	x0, x0, #0x28
  403a8c:	str	x0, [sp, #24]
  403a90:	ldr	x0, [sp, #24]
  403a94:	ldr	x0, [x0]
  403a98:	cmp	x0, #0x0
  403a9c:	b.ne	403a34 <ferror@plt+0x1194>  // b.any
  403aa0:	mov	w0, #0xa                   	// #10
  403aa4:	bl	402850 <putchar@plt>
  403aa8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403aac:	add	x2, x0, #0x588
  403ab0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403ab4:	add	x1, x0, #0xa88
  403ab8:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403abc:	add	x0, x0, #0xdf0
  403ac0:	bl	402800 <printf@plt>
  403ac4:	mov	w0, #0x0                   	// #0
  403ac8:	ldp	x29, x30, [sp], #32
  403acc:	ret
  403ad0:	stp	x29, x30, [sp, #-48]!
  403ad4:	mov	x29, sp
  403ad8:	str	w0, [sp, #28]
  403adc:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403ae0:	add	x0, x0, #0x748
  403ae4:	str	x0, [sp, #40]
  403ae8:	b	403b70 <ferror@plt+0x12d0>
  403aec:	ldr	x0, [sp, #40]
  403af0:	ldr	x0, [x0, #8]
  403af4:	cmp	x0, #0x0
  403af8:	b.eq	403b64 <ferror@plt+0x12c4>  // b.none
  403afc:	ldr	x0, [sp, #40]
  403b00:	ldr	x0, [x0, #8]
  403b04:	ldrb	w0, [x0]
  403b08:	cmp	w0, #0x0
  403b0c:	b.eq	403b5c <ferror@plt+0x12bc>  // b.none
  403b10:	ldr	x0, [sp, #40]
  403b14:	ldr	x4, [x0]
  403b18:	ldr	w0, [sp, #28]
  403b1c:	cmp	w0, #0x0
  403b20:	b.eq	403b30 <ferror@plt+0x1290>  // b.none
  403b24:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403b28:	add	x0, x0, #0x5a8
  403b2c:	b	403b38 <ferror@plt+0x1298>
  403b30:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403b34:	add	x0, x0, #0x5b0
  403b38:	ldr	x1, [sp, #40]
  403b3c:	ldr	x1, [x1, #8]
  403b40:	mov	x3, x1
  403b44:	mov	x2, x0
  403b48:	mov	x1, x4
  403b4c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403b50:	add	x0, x0, #0x5b8
  403b54:	bl	402800 <printf@plt>
  403b58:	b	403b64 <ferror@plt+0x12c4>
  403b5c:	mov	w0, #0xa                   	// #10
  403b60:	bl	402850 <putchar@plt>
  403b64:	ldr	x0, [sp, #40]
  403b68:	add	x0, x0, #0x28
  403b6c:	str	x0, [sp, #40]
  403b70:	ldr	x0, [sp, #40]
  403b74:	ldr	x0, [x0]
  403b78:	cmp	x0, #0x0
  403b7c:	b.ne	403aec <ferror@plt+0x124c>  // b.any
  403b80:	nop
  403b84:	nop
  403b88:	ldp	x29, x30, [sp], #48
  403b8c:	ret
  403b90:	stp	x29, x30, [sp, #-64]!
  403b94:	mov	x29, sp
  403b98:	str	w0, [sp, #28]
  403b9c:	str	x1, [sp, #16]
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	str	w0, [sp, #60]
  403ba8:	ldr	w0, [sp, #28]
  403bac:	cmp	w0, #0x1
  403bb0:	b.gt	403be0 <ferror@plt+0x1340>
  403bb4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403bb8:	add	x0, x0, #0x0
  403bbc:	ldr	x0, [x0]
  403bc0:	mov	x3, x0
  403bc4:	mov	x2, #0x3c                  	// #60
  403bc8:	mov	x1, #0x1                   	// #1
  403bcc:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403bd0:	add	x0, x0, #0x5c8
  403bd4:	bl	4026c0 <fwrite@plt>
  403bd8:	mov	w0, #0x0                   	// #0
  403bdc:	b	403d64 <ferror@plt+0x14c4>
  403be0:	ldr	w0, [sp, #28]
  403be4:	sub	w0, w0, #0x1
  403be8:	str	w0, [sp, #28]
  403bec:	ldr	x0, [sp, #16]
  403bf0:	add	x0, x0, #0x8
  403bf4:	str	x0, [sp, #16]
  403bf8:	b	403d4c <ferror@plt+0x14ac>
  403bfc:	ldr	x0, [sp, #16]
  403c00:	add	x1, x0, #0x8
  403c04:	str	x1, [sp, #16]
  403c08:	ldr	x0, [x0]
  403c0c:	str	x0, [sp, #48]
  403c10:	mov	w2, #0x28                  	// #40
  403c14:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403c18:	add	x1, x0, #0x748
  403c1c:	ldr	x0, [sp, #48]
  403c20:	bl	4122a8 <ferror@plt+0xfa08>
  403c24:	str	x0, [sp, #40]
  403c28:	ldr	x0, [sp, #40]
  403c2c:	bl	412358 <ferror@plt+0xfab8>
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c60 <ferror@plt+0x13c0>  // b.none
  403c38:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403c3c:	add	x0, x0, #0x0
  403c40:	ldr	x3, [x0]
  403c44:	ldr	x2, [sp, #48]
  403c48:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403c4c:	add	x1, x0, #0x608
  403c50:	mov	x0, x3
  403c54:	bl	402860 <fprintf@plt>
  403c58:	mov	w0, #0x0                   	// #0
  403c5c:	b	403d64 <ferror@plt+0x14c4>
  403c60:	ldr	x0, [sp, #40]
  403c64:	cmp	x0, #0x0
  403c68:	b.ne	403c94 <ferror@plt+0x13f4>  // b.any
  403c6c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403c70:	add	x0, x0, #0x0
  403c74:	ldr	x3, [x0]
  403c78:	ldr	x2, [sp, #48]
  403c7c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403c80:	add	x1, x0, #0x640
  403c84:	mov	x0, x3
  403c88:	bl	402860 <fprintf@plt>
  403c8c:	mov	w0, #0x0                   	// #0
  403c90:	b	403d64 <ferror@plt+0x14c4>
  403c94:	ldr	x0, [sp, #40]
  403c98:	ldr	x0, [x0, #24]
  403c9c:	cmp	x0, #0x0
  403ca0:	b.eq	403d1c <ferror@plt+0x147c>  // b.none
  403ca4:	ldr	x0, [sp, #40]
  403ca8:	ldr	x0, [x0, #24]
  403cac:	ldr	w0, [x0]
  403cb0:	cmp	w0, #0x0
  403cb4:	cset	w0, eq  // eq = none
  403cb8:	and	w1, w0, #0xff
  403cbc:	ldr	x0, [sp, #40]
  403cc0:	ldr	x0, [x0, #24]
  403cc4:	str	w1, [x0]
  403cc8:	ldr	x0, [sp, #40]
  403ccc:	ldr	x0, [x0, #32]
  403cd0:	cmp	x0, #0x0
  403cd4:	b.eq	403d1c <ferror@plt+0x147c>  // b.none
  403cd8:	ldr	x0, [sp, #40]
  403cdc:	ldr	x0, [x0, #24]
  403ce0:	ldr	w0, [x0]
  403ce4:	cmp	w0, #0x0
  403ce8:	b.eq	403cf8 <ferror@plt+0x1458>  // b.none
  403cec:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403cf0:	add	x0, x0, #0x670
  403cf4:	b	403d00 <ferror@plt+0x1460>
  403cf8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403cfc:	add	x0, x0, #0x678
  403d00:	ldr	x1, [sp, #40]
  403d04:	ldr	x1, [x1, #32]
  403d08:	mov	x2, x1
  403d0c:	mov	x1, x0
  403d10:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403d14:	add	x0, x0, #0x680
  403d18:	bl	402800 <printf@plt>
  403d1c:	ldr	x0, [sp, #40]
  403d20:	ldr	x0, [x0, #16]
  403d24:	cmp	x0, #0x0
  403d28:	b.eq	403d4c <ferror@plt+0x14ac>  // b.none
  403d2c:	ldr	x0, [sp, #40]
  403d30:	ldr	x1, [x0, #16]
  403d34:	mov	w0, #0xffffffff            	// #-1
  403d38:	blr	x1
  403d3c:	mov	w1, w0
  403d40:	ldr	w0, [sp, #60]
  403d44:	and	w0, w0, w1
  403d48:	str	w0, [sp, #60]
  403d4c:	ldr	w0, [sp, #28]
  403d50:	sub	w1, w0, #0x1
  403d54:	str	w1, [sp, #28]
  403d58:	cmp	w0, #0x0
  403d5c:	b.ne	403bfc <ferror@plt+0x135c>  // b.any
  403d60:	ldr	w0, [sp, #60]
  403d64:	ldp	x29, x30, [sp], #64
  403d68:	ret
  403d6c:	stp	x29, x30, [sp, #-32]!
  403d70:	mov	x29, sp
  403d74:	str	x0, [sp, #24]
  403d78:	mov	w2, #0x20                  	// #32
  403d7c:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403d80:	add	x1, x0, #0xa18
  403d84:	ldr	x0, [sp, #24]
  403d88:	bl	4122a8 <ferror@plt+0xfa08>
  403d8c:	ldp	x29, x30, [sp], #32
  403d90:	ret
  403d94:	stp	x29, x30, [sp, #-32]!
  403d98:	mov	x29, sp
  403d9c:	str	x0, [sp, #24]
  403da0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403da4:	add	x0, x0, #0x68c
  403da8:	ldrb	w0, [x0]
  403dac:	cmp	w0, #0x0
  403db0:	b.eq	403e14 <ferror@plt+0x1574>  // b.none
  403db4:	ldr	x0, [sp, #24]
  403db8:	cmp	x0, #0x0
  403dbc:	b.eq	403de0 <ferror@plt+0x1540>  // b.none
  403dc0:	ldr	x0, [sp, #24]
  403dc4:	ldrb	w0, [x0]
  403dc8:	cmp	w0, #0x0
  403dcc:	b.eq	403de0 <ferror@plt+0x1540>  // b.none
  403dd0:	ldr	x0, [sp, #24]
  403dd4:	bl	402c60 <ferror@plt+0x3c0>
  403dd8:	and	w1, w0, #0xff
  403ddc:	b	403de4 <ferror@plt+0x1544>
  403de0:	mov	w1, #0x0                   	// #0
  403de4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403de8:	add	x0, x0, #0x68c
  403dec:	strb	w1, [x0]
  403df0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403df4:	add	x0, x0, #0x68c
  403df8:	ldrb	w0, [x0]
  403dfc:	bl	402cbc <ferror@plt+0x41c>
  403e00:	mov	x1, x0
  403e04:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403e08:	add	x0, x0, #0xa18
  403e0c:	bl	402800 <printf@plt>
  403e10:	b	403e70 <ferror@plt+0x15d0>
  403e14:	ldr	x0, [sp, #24]
  403e18:	cmp	x0, #0x0
  403e1c:	b.eq	403e40 <ferror@plt+0x15a0>  // b.none
  403e20:	ldr	x0, [sp, #24]
  403e24:	ldrb	w0, [x0]
  403e28:	cmp	w0, #0x0
  403e2c:	b.eq	403e40 <ferror@plt+0x15a0>  // b.none
  403e30:	ldr	x0, [sp, #24]
  403e34:	bl	402c60 <ferror@plt+0x3c0>
  403e38:	and	w1, w0, #0xff
  403e3c:	b	403e44 <ferror@plt+0x15a4>
  403e40:	mov	w1, #0x0                   	// #0
  403e44:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403e48:	add	x0, x0, #0x814
  403e4c:	strb	w1, [x0]
  403e50:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  403e54:	add	x0, x0, #0x814
  403e58:	ldrb	w0, [x0]
  403e5c:	bl	402cbc <ferror@plt+0x41c>
  403e60:	mov	x1, x0
  403e64:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403e68:	add	x0, x0, #0xa48
  403e6c:	bl	402800 <printf@plt>
  403e70:	nop
  403e74:	ldp	x29, x30, [sp], #32
  403e78:	ret
  403e7c:	stp	x29, x30, [sp, #-80]!
  403e80:	mov	x29, sp
  403e84:	str	x19, [sp, #16]
  403e88:	str	w0, [sp, #44]
  403e8c:	str	x1, [sp, #32]
  403e90:	ldr	w0, [sp, #44]
  403e94:	cmp	w0, #0x1
  403e98:	b.le	403ea8 <ferror@plt+0x1608>
  403e9c:	ldr	w0, [sp, #44]
  403ea0:	cmp	w0, #0x3
  403ea4:	b.le	403ebc <ferror@plt+0x161c>
  403ea8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403eac:	add	x0, x0, #0xa70
  403eb0:	bl	402600 <puts@plt>
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	b	4042a4 <ferror@plt+0x1a04>
  403ebc:	ldr	w0, [sp, #44]
  403ec0:	cmp	w0, #0x2
  403ec4:	b.ne	403f90 <ferror@plt+0x16f0>  // b.any
  403ec8:	ldr	x0, [sp, #32]
  403ecc:	add	x0, x0, #0x8
  403ed0:	ldr	x2, [x0]
  403ed4:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403ed8:	add	x1, x0, #0xa88
  403edc:	mov	x0, x2
  403ee0:	bl	41218c <ferror@plt+0xf8ec>
  403ee4:	cmp	w0, #0x0
  403ee8:	b.ne	403f10 <ferror@plt+0x1670>  // b.any
  403eec:	ldr	x0, [sp, #32]
  403ef0:	add	x0, x0, #0x8
  403ef4:	ldr	x2, [x0]
  403ef8:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403efc:	add	x1, x0, #0xaa8
  403f00:	mov	x0, x2
  403f04:	bl	41218c <ferror@plt+0xf8ec>
  403f08:	cmp	w0, #0x0
  403f0c:	b.eq	403f90 <ferror@plt+0x16f0>  // b.none
  403f10:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403f14:	add	x0, x0, #0xa18
  403f18:	str	x0, [sp, #64]
  403f1c:	b	403f4c <ferror@plt+0x16ac>
  403f20:	ldr	x0, [sp, #64]
  403f24:	ldr	x1, [x0]
  403f28:	ldr	x0, [sp, #64]
  403f2c:	ldr	x0, [x0, #8]
  403f30:	mov	x2, x0
  403f34:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403f38:	add	x0, x0, #0xdf0
  403f3c:	bl	402800 <printf@plt>
  403f40:	ldr	x0, [sp, #64]
  403f44:	add	x0, x0, #0x20
  403f48:	str	x0, [sp, #64]
  403f4c:	ldr	x0, [sp, #64]
  403f50:	ldr	x0, [x0]
  403f54:	cmp	x0, #0x0
  403f58:	b.ne	403f20 <ferror@plt+0x1680>  // b.any
  403f5c:	mov	w0, #0xa                   	// #10
  403f60:	bl	402850 <putchar@plt>
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	bl	403ad0 <ferror@plt+0x1230>
  403f6c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  403f70:	add	x2, x0, #0x588
  403f74:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403f78:	add	x1, x0, #0xa88
  403f7c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  403f80:	add	x0, x0, #0xdf0
  403f84:	bl	402800 <printf@plt>
  403f88:	mov	w0, #0x0                   	// #0
  403f8c:	b	4042a4 <ferror@plt+0x1a04>
  403f90:	ldr	x0, [sp, #32]
  403f94:	add	x0, x0, #0x8
  403f98:	ldr	x0, [x0]
  403f9c:	bl	403d6c <ferror@plt+0x14cc>
  403fa0:	str	x0, [sp, #64]
  403fa4:	ldr	x0, [sp, #64]
  403fa8:	cmp	x0, #0x0
  403fac:	b.ne	40416c <ferror@plt+0x18cc>  // b.any
  403fb0:	ldr	x0, [sp, #32]
  403fb4:	add	x0, x0, #0x8
  403fb8:	ldr	x3, [x0]
  403fbc:	mov	w2, #0x28                  	// #40
  403fc0:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  403fc4:	add	x1, x0, #0x748
  403fc8:	mov	x0, x3
  403fcc:	bl	4122a8 <ferror@plt+0xfa08>
  403fd0:	str	x0, [sp, #56]
  403fd4:	ldr	x0, [sp, #56]
  403fd8:	cmp	x0, #0x0
  403fdc:	b.ne	404014 <ferror@plt+0x1774>  // b.any
  403fe0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  403fe4:	add	x0, x0, #0x0
  403fe8:	ldr	x3, [x0]
  403fec:	ldr	x0, [sp, #32]
  403ff0:	add	x0, x0, #0x8
  403ff4:	ldr	x0, [x0]
  403ff8:	mov	x2, x0
  403ffc:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404000:	add	x1, x0, #0xaa0
  404004:	mov	x0, x3
  404008:	bl	402860 <fprintf@plt>
  40400c:	mov	w0, #0x0                   	// #0
  404010:	b	4042a4 <ferror@plt+0x1a04>
  404014:	ldr	x0, [sp, #56]
  404018:	bl	412358 <ferror@plt+0xfab8>
  40401c:	cmp	w0, #0x0
  404020:	b.eq	404058 <ferror@plt+0x17b8>  // b.none
  404024:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404028:	add	x0, x0, #0x0
  40402c:	ldr	x3, [x0]
  404030:	ldr	x0, [sp, #32]
  404034:	add	x0, x0, #0x8
  404038:	ldr	x0, [x0]
  40403c:	mov	x2, x0
  404040:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404044:	add	x1, x0, #0xad0
  404048:	mov	x0, x3
  40404c:	bl	402860 <fprintf@plt>
  404050:	mov	w0, #0x0                   	// #0
  404054:	b	4042a4 <ferror@plt+0x1a04>
  404058:	ldr	x0, [sp, #56]
  40405c:	ldr	x0, [x0, #24]
  404060:	cmp	x0, #0x0
  404064:	b.eq	404148 <ferror@plt+0x18a8>  // b.none
  404068:	ldr	w0, [sp, #44]
  40406c:	cmp	w0, #0x2
  404070:	b.eq	404098 <ferror@plt+0x17f8>  // b.none
  404074:	ldr	x0, [sp, #32]
  404078:	add	x0, x0, #0x10
  40407c:	ldr	x0, [x0]
  404080:	mov	x1, x0
  404084:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404088:	add	x0, x0, #0xb00
  40408c:	bl	402610 <strcmp@plt>
  404090:	cmp	w0, #0x0
  404094:	b.ne	4040ac <ferror@plt+0x180c>  // b.any
  404098:	ldr	x0, [sp, #56]
  40409c:	ldr	x0, [x0, #24]
  4040a0:	mov	w1, #0x1                   	// #1
  4040a4:	str	w1, [x0]
  4040a8:	b	4040f4 <ferror@plt+0x1854>
  4040ac:	ldr	x0, [sp, #32]
  4040b0:	add	x0, x0, #0x10
  4040b4:	ldr	x0, [x0]
  4040b8:	mov	x1, x0
  4040bc:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4040c0:	add	x0, x0, #0x800
  4040c4:	bl	402610 <strcmp@plt>
  4040c8:	cmp	w0, #0x0
  4040cc:	b.ne	4040e0 <ferror@plt+0x1840>  // b.any
  4040d0:	ldr	x0, [sp, #56]
  4040d4:	ldr	x0, [x0, #24]
  4040d8:	str	wzr, [x0]
  4040dc:	b	4040f4 <ferror@plt+0x1854>
  4040e0:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4040e4:	add	x0, x0, #0xb08
  4040e8:	bl	402600 <puts@plt>
  4040ec:	mov	w0, #0x0                   	// #0
  4040f0:	b	4042a4 <ferror@plt+0x1a04>
  4040f4:	ldr	x0, [sp, #56]
  4040f8:	ldr	x0, [x0, #32]
  4040fc:	cmp	x0, #0x0
  404100:	b.eq	404148 <ferror@plt+0x18a8>  // b.none
  404104:	ldr	x0, [sp, #56]
  404108:	ldr	x0, [x0, #24]
  40410c:	ldr	w0, [x0]
  404110:	cmp	w0, #0x0
  404114:	b.eq	404124 <ferror@plt+0x1884>  // b.none
  404118:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  40411c:	add	x0, x0, #0x670
  404120:	b	40412c <ferror@plt+0x188c>
  404124:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404128:	add	x0, x0, #0x678
  40412c:	ldr	x1, [sp, #56]
  404130:	ldr	x1, [x1, #32]
  404134:	mov	x2, x1
  404138:	mov	x1, x0
  40413c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404140:	add	x0, x0, #0x680
  404144:	bl	402800 <printf@plt>
  404148:	ldr	x0, [sp, #56]
  40414c:	ldr	x0, [x0, #16]
  404150:	cmp	x0, #0x0
  404154:	b.eq	40429c <ferror@plt+0x19fc>  // b.none
  404158:	ldr	x0, [sp, #56]
  40415c:	ldr	x1, [x0, #16]
  404160:	mov	w0, #0x1                   	// #1
  404164:	blr	x1
  404168:	b	40429c <ferror@plt+0x19fc>
  40416c:	ldr	w0, [sp, #44]
  404170:	cmp	w0, #0x3
  404174:	b.eq	40418c <ferror@plt+0x18ec>  // b.none
  404178:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  40417c:	add	x0, x0, #0xa70
  404180:	bl	402600 <puts@plt>
  404184:	mov	w0, #0x0                   	// #0
  404188:	b	4042a4 <ferror@plt+0x1a04>
  40418c:	ldr	x0, [sp, #64]
  404190:	bl	412358 <ferror@plt+0xfab8>
  404194:	cmp	w0, #0x0
  404198:	b.eq	4041d0 <ferror@plt+0x1930>  // b.none
  40419c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4041a0:	add	x0, x0, #0x0
  4041a4:	ldr	x3, [x0]
  4041a8:	ldr	x0, [sp, #32]
  4041ac:	add	x0, x0, #0x8
  4041b0:	ldr	x0, [x0]
  4041b4:	mov	x2, x0
  4041b8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4041bc:	add	x1, x0, #0xad0
  4041c0:	mov	x0, x3
  4041c4:	bl	402860 <fprintf@plt>
  4041c8:	mov	w0, #0x0                   	// #0
  4041cc:	b	4042a4 <ferror@plt+0x1a04>
  4041d0:	ldr	x0, [sp, #64]
  4041d4:	ldr	x0, [x0, #16]
  4041d8:	cmp	x0, #0x0
  4041dc:	b.eq	40421c <ferror@plt+0x197c>  // b.none
  4041e0:	ldr	x0, [sp, #64]
  4041e4:	ldr	x1, [x0, #16]
  4041e8:	ldr	x0, [sp, #32]
  4041ec:	add	x0, x0, #0x10
  4041f0:	ldr	x0, [x0]
  4041f4:	blr	x1
  4041f8:	ldr	x0, [sp, #64]
  4041fc:	ldr	x1, [x0]
  404200:	ldr	x0, [sp, #64]
  404204:	ldr	x0, [x0, #24]
  404208:	mov	x2, x0
  40420c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404210:	add	x0, x0, #0xb40
  404214:	bl	402800 <printf@plt>
  404218:	b	40429c <ferror@plt+0x19fc>
  40421c:	ldr	x0, [sp, #32]
  404220:	add	x0, x0, #0x10
  404224:	ldr	x0, [x0]
  404228:	mov	x1, x0
  40422c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404230:	add	x0, x0, #0x800
  404234:	bl	402610 <strcmp@plt>
  404238:	cmp	w0, #0x0
  40423c:	b.eq	404258 <ferror@plt+0x19b8>  // b.none
  404240:	ldr	x0, [sp, #32]
  404244:	add	x0, x0, #0x10
  404248:	ldr	x0, [x0]
  40424c:	bl	402c60 <ferror@plt+0x3c0>
  404250:	str	w0, [sp, #76]
  404254:	b	40425c <ferror@plt+0x19bc>
  404258:	str	wzr, [sp, #76]
  40425c:	ldr	x0, [sp, #64]
  404260:	ldr	x0, [x0, #24]
  404264:	ldr	w1, [sp, #76]
  404268:	and	w1, w1, #0xff
  40426c:	strb	w1, [x0]
  404270:	ldr	x0, [sp, #64]
  404274:	ldr	x19, [x0]
  404278:	ldr	x0, [sp, #64]
  40427c:	ldr	x0, [x0, #24]
  404280:	ldrb	w0, [x0]
  404284:	bl	402cbc <ferror@plt+0x41c>
  404288:	mov	x2, x0
  40428c:	mov	x1, x19
  404290:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404294:	add	x0, x0, #0xb58
  404298:	bl	402800 <printf@plt>
  40429c:	bl	40c700 <ferror@plt+0x9e60>
  4042a0:	mov	w0, #0x1                   	// #1
  4042a4:	ldr	x19, [sp, #16]
  4042a8:	ldp	x29, x30, [sp], #80
  4042ac:	ret
  4042b0:	stp	x29, x30, [sp, #-64]!
  4042b4:	mov	x29, sp
  4042b8:	str	x19, [sp, #16]
  4042bc:	str	w0, [sp, #44]
  4042c0:	str	x1, [sp, #32]
  4042c4:	ldr	w0, [sp, #44]
  4042c8:	cmp	w0, #0x1
  4042cc:	b.gt	4042fc <ferror@plt+0x1a5c>
  4042d0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4042d4:	add	x0, x0, #0x0
  4042d8:	ldr	x0, [x0]
  4042dc:	mov	x3, x0
  4042e0:	mov	x2, #0x3a                  	// #58
  4042e4:	mov	x1, #0x1                   	// #1
  4042e8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4042ec:	add	x0, x0, #0xb70
  4042f0:	bl	4026c0 <fwrite@plt>
  4042f4:	mov	w0, #0x0                   	// #0
  4042f8:	b	4045ec <ferror@plt+0x1d4c>
  4042fc:	ldr	x0, [sp, #32]
  404300:	add	x0, x0, #0x8
  404304:	ldr	x2, [x0]
  404308:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  40430c:	add	x1, x0, #0xa88
  404310:	mov	x0, x2
  404314:	bl	41218c <ferror@plt+0xf8ec>
  404318:	cmp	w0, #0x0
  40431c:	b.ne	404344 <ferror@plt+0x1aa4>  // b.any
  404320:	ldr	x0, [sp, #32]
  404324:	add	x0, x0, #0x8
  404328:	ldr	x2, [x0]
  40432c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404330:	add	x1, x0, #0xaa8
  404334:	mov	x0, x2
  404338:	bl	41218c <ferror@plt+0xf8ec>
  40433c:	cmp	w0, #0x0
  404340:	b.eq	4043c4 <ferror@plt+0x1b24>  // b.none
  404344:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  404348:	add	x0, x0, #0xa18
  40434c:	str	x0, [sp, #56]
  404350:	b	404380 <ferror@plt+0x1ae0>
  404354:	ldr	x0, [sp, #56]
  404358:	ldr	x1, [x0]
  40435c:	ldr	x0, [sp, #56]
  404360:	ldr	x0, [x0, #8]
  404364:	mov	x2, x0
  404368:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  40436c:	add	x0, x0, #0xdf0
  404370:	bl	402800 <printf@plt>
  404374:	ldr	x0, [sp, #56]
  404378:	add	x0, x0, #0x20
  40437c:	str	x0, [sp, #56]
  404380:	ldr	x0, [sp, #56]
  404384:	ldr	x0, [x0]
  404388:	cmp	x0, #0x0
  40438c:	b.ne	404354 <ferror@plt+0x1ab4>  // b.any
  404390:	mov	w0, #0xa                   	// #10
  404394:	bl	402850 <putchar@plt>
  404398:	mov	w0, #0x0                   	// #0
  40439c:	bl	403ad0 <ferror@plt+0x1230>
  4043a0:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4043a4:	add	x2, x0, #0x588
  4043a8:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4043ac:	add	x1, x0, #0xa88
  4043b0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4043b4:	add	x0, x0, #0xdf0
  4043b8:	bl	402800 <printf@plt>
  4043bc:	mov	w0, #0x0                   	// #0
  4043c0:	b	4045ec <ferror@plt+0x1d4c>
  4043c4:	ldr	w0, [sp, #44]
  4043c8:	sub	w0, w0, #0x1
  4043cc:	str	w0, [sp, #44]
  4043d0:	ldr	x0, [sp, #32]
  4043d4:	add	x0, x0, #0x8
  4043d8:	str	x0, [sp, #32]
  4043dc:	b	4045d4 <ferror@plt+0x1d34>
  4043e0:	ldr	x0, [sp, #32]
  4043e4:	add	x1, x0, #0x8
  4043e8:	str	x1, [sp, #32]
  4043ec:	ldr	x19, [x0]
  4043f0:	mov	x0, x19
  4043f4:	bl	403d6c <ferror@plt+0x14cc>
  4043f8:	str	x0, [sp, #56]
  4043fc:	ldr	x0, [sp, #56]
  404400:	cmp	x0, #0x0
  404404:	b.ne	404520 <ferror@plt+0x1c80>  // b.any
  404408:	mov	w2, #0x28                  	// #40
  40440c:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  404410:	add	x1, x0, #0x748
  404414:	mov	x0, x19
  404418:	bl	4122a8 <ferror@plt+0xfa08>
  40441c:	str	x0, [sp, #48]
  404420:	ldr	x0, [sp, #48]
  404424:	cmp	x0, #0x0
  404428:	b.ne	404454 <ferror@plt+0x1bb4>  // b.any
  40442c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404430:	add	x0, x0, #0x0
  404434:	ldr	x3, [x0]
  404438:	mov	x2, x19
  40443c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404440:	add	x1, x0, #0xbb0
  404444:	mov	x0, x3
  404448:	bl	402860 <fprintf@plt>
  40444c:	mov	w0, #0x0                   	// #0
  404450:	b	4045ec <ferror@plt+0x1d4c>
  404454:	ldr	x0, [sp, #48]
  404458:	bl	412358 <ferror@plt+0xfab8>
  40445c:	cmp	w0, #0x0
  404460:	b.eq	40448c <ferror@plt+0x1bec>  // b.none
  404464:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404468:	add	x0, x0, #0x0
  40446c:	ldr	x3, [x0]
  404470:	mov	x2, x19
  404474:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404478:	add	x1, x0, #0xbe0
  40447c:	mov	x0, x3
  404480:	bl	402860 <fprintf@plt>
  404484:	mov	w0, #0x0                   	// #0
  404488:	b	4045ec <ferror@plt+0x1d4c>
  40448c:	ldr	x0, [sp, #48]
  404490:	ldr	x0, [x0, #24]
  404494:	cmp	x0, #0x0
  404498:	b.eq	4044fc <ferror@plt+0x1c5c>  // b.none
  40449c:	ldr	x0, [sp, #48]
  4044a0:	ldr	x0, [x0, #24]
  4044a4:	str	wzr, [x0]
  4044a8:	ldr	x0, [sp, #48]
  4044ac:	ldr	x0, [x0, #32]
  4044b0:	cmp	x0, #0x0
  4044b4:	b.eq	4044fc <ferror@plt+0x1c5c>  // b.none
  4044b8:	ldr	x0, [sp, #48]
  4044bc:	ldr	x0, [x0, #24]
  4044c0:	ldr	w0, [x0]
  4044c4:	cmp	w0, #0x0
  4044c8:	b.eq	4044d8 <ferror@plt+0x1c38>  // b.none
  4044cc:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4044d0:	add	x0, x0, #0x670
  4044d4:	b	4044e0 <ferror@plt+0x1c40>
  4044d8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4044dc:	add	x0, x0, #0x678
  4044e0:	ldr	x1, [sp, #48]
  4044e4:	ldr	x1, [x1, #32]
  4044e8:	mov	x2, x1
  4044ec:	mov	x1, x0
  4044f0:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4044f4:	add	x0, x0, #0x680
  4044f8:	bl	402800 <printf@plt>
  4044fc:	ldr	x0, [sp, #48]
  404500:	ldr	x0, [x0, #16]
  404504:	cmp	x0, #0x0
  404508:	b.eq	4045d4 <ferror@plt+0x1d34>  // b.none
  40450c:	ldr	x0, [sp, #48]
  404510:	ldr	x1, [x0, #16]
  404514:	mov	w0, #0x0                   	// #0
  404518:	blr	x1
  40451c:	b	4045d4 <ferror@plt+0x1d34>
  404520:	ldr	x0, [sp, #56]
  404524:	bl	412358 <ferror@plt+0xfab8>
  404528:	cmp	w0, #0x0
  40452c:	b.eq	404558 <ferror@plt+0x1cb8>  // b.none
  404530:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404534:	add	x0, x0, #0x0
  404538:	ldr	x3, [x0]
  40453c:	mov	x2, x19
  404540:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404544:	add	x1, x0, #0xbe0
  404548:	mov	x0, x3
  40454c:	bl	402860 <fprintf@plt>
  404550:	mov	w0, #0x0                   	// #0
  404554:	b	4045ec <ferror@plt+0x1d4c>
  404558:	ldr	x0, [sp, #56]
  40455c:	ldr	x0, [x0, #16]
  404560:	cmp	x0, #0x0
  404564:	b.eq	40459c <ferror@plt+0x1cfc>  // b.none
  404568:	ldr	x0, [sp, #56]
  40456c:	ldr	x1, [x0, #16]
  404570:	mov	w0, #0x0                   	// #0
  404574:	blr	x1
  404578:	ldr	x0, [sp, #56]
  40457c:	ldr	x1, [x0]
  404580:	ldr	x0, [sp, #56]
  404584:	ldr	x0, [x0, #24]
  404588:	mov	x2, x0
  40458c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404590:	add	x0, x0, #0xc10
  404594:	bl	402800 <printf@plt>
  404598:	b	4045d4 <ferror@plt+0x1d34>
  40459c:	ldr	x0, [sp, #56]
  4045a0:	ldr	x0, [x0, #24]
  4045a4:	strb	wzr, [x0]
  4045a8:	ldr	x0, [sp, #56]
  4045ac:	ldr	x19, [x0]
  4045b0:	ldr	x0, [sp, #56]
  4045b4:	ldr	x0, [x0, #24]
  4045b8:	ldrb	w0, [x0]
  4045bc:	bl	402cbc <ferror@plt+0x41c>
  4045c0:	mov	x2, x0
  4045c4:	mov	x1, x19
  4045c8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4045cc:	add	x0, x0, #0xb58
  4045d0:	bl	402800 <printf@plt>
  4045d4:	ldr	w0, [sp, #44]
  4045d8:	sub	w1, w0, #0x1
  4045dc:	str	w1, [sp, #44]
  4045e0:	cmp	w0, #0x0
  4045e4:	b.ne	4043e0 <ferror@plt+0x1b40>  // b.any
  4045e8:	mov	w0, #0x1                   	// #1
  4045ec:	ldr	x19, [sp, #16]
  4045f0:	ldp	x29, x30, [sp], #64
  4045f4:	ret
  4045f8:	stp	x29, x30, [sp, #-16]!
  4045fc:	mov	x29, sp
  404600:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  404604:	add	x0, x0, #0xbc8
  404608:	mov	w1, #0x1                   	// #1
  40460c:	str	w1, [x0]
  404610:	mov	w1, #0x1                   	// #1
  404614:	mov	w0, #0x22                  	// #34
  404618:	bl	40a100 <ferror@plt+0x7860>
  40461c:	mov	w1, #0x1                   	// #1
  404620:	mov	w0, #0x3                   	// #3
  404624:	bl	409e60 <ferror@plt+0x75c0>
  404628:	mov	w1, #0x1                   	// #1
  40462c:	mov	w0, #0x1                   	// #1
  404630:	bl	409e60 <ferror@plt+0x75c0>
  404634:	mov	w0, #0x0                   	// #0
  404638:	ldp	x29, x30, [sp], #16
  40463c:	ret
  404640:	stp	x29, x30, [sp, #-16]!
  404644:	mov	x29, sp
  404648:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40464c:	add	x0, x0, #0xbc8
  404650:	ldr	w0, [x0]
  404654:	cmp	w0, #0x0
  404658:	b.eq	404668 <ferror@plt+0x1dc8>  // b.none
  40465c:	mov	w1, #0x1                   	// #1
  404660:	mov	w0, #0x3                   	// #3
  404664:	bl	409e60 <ferror@plt+0x75c0>
  404668:	mov	w1, #0x1                   	// #1
  40466c:	mov	w0, #0x22                  	// #34
  404670:	bl	409fb0 <ferror@plt+0x7710>
  404674:	mov	w1, #0x1                   	// #1
  404678:	mov	w0, #0x1                   	// #1
  40467c:	bl	409e60 <ferror@plt+0x75c0>
  404680:	mov	w0, #0x1                   	// #1
  404684:	ldp	x29, x30, [sp], #16
  404688:	ret
  40468c:	stp	x29, x30, [sp, #-16]!
  404690:	mov	x29, sp
  404694:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  404698:	add	x0, x0, #0xbc8
  40469c:	ldr	w0, [x0]
  4046a0:	cmp	w0, #0x0
  4046a4:	b.eq	4046b8 <ferror@plt+0x1e18>  // b.none
  4046a8:	mov	w1, #0x1                   	// #1
  4046ac:	mov	w0, #0x3                   	// #3
  4046b0:	bl	409d10 <ferror@plt+0x7470>
  4046b4:	b	4046c4 <ferror@plt+0x1e24>
  4046b8:	mov	w1, #0x1                   	// #1
  4046bc:	mov	w0, #0x22                  	// #34
  4046c0:	bl	40a100 <ferror@plt+0x7860>
  4046c4:	mov	w1, #0x1                   	// #1
  4046c8:	mov	w0, #0x1                   	// #1
  4046cc:	bl	409d10 <ferror@plt+0x7470>
  4046d0:	mov	w0, #0x1                   	// #1
  4046d4:	ldp	x29, x30, [sp], #16
  4046d8:	ret
  4046dc:	stp	x29, x30, [sp, #-48]!
  4046e0:	mov	x29, sp
  4046e4:	str	w0, [sp, #28]
  4046e8:	str	w1, [sp, #24]
  4046ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4046f0:	add	x0, x0, #0x530
  4046f4:	ldrb	w0, [x0, #34]
  4046f8:	and	w0, w0, #0x2
  4046fc:	cmp	w0, #0x0
  404700:	b.ne	404724 <ferror@plt+0x1e84>  // b.any
  404704:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404708:	add	x0, x0, #0xc28
  40470c:	bl	402600 <puts@plt>
  404710:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404714:	add	x0, x0, #0xc58
  404718:	bl	402600 <puts@plt>
  40471c:	mov	w0, #0x0                   	// #0
  404720:	b	4047a0 <ferror@plt+0x1f00>
  404724:	ldr	w0, [sp, #24]
  404728:	cmp	w0, #0x0
  40472c:	b.eq	40475c <ferror@plt+0x1ebc>  // b.none
  404730:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404734:	add	x0, x0, #0x7dc
  404738:	ldr	w0, [x0]
  40473c:	sxtb	w1, w0
  404740:	ldr	w0, [sp, #28]
  404744:	sxtb	w0, w0
  404748:	orr	w0, w1, w0
  40474c:	sxtb	w0, w0
  404750:	and	w0, w0, #0xff
  404754:	strb	w0, [sp, #47]
  404758:	b	40478c <ferror@plt+0x1eec>
  40475c:	ldr	w0, [sp, #28]
  404760:	sxtb	w0, w0
  404764:	mvn	w0, w0
  404768:	sxtb	w1, w0
  40476c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404770:	add	x0, x0, #0x7dc
  404774:	ldr	w0, [x0]
  404778:	sxtb	w0, w0
  40477c:	and	w0, w1, w0
  404780:	sxtb	w0, w0
  404784:	and	w0, w0, #0xff
  404788:	strb	w0, [sp, #47]
  40478c:	add	x0, sp, #0x2f
  404790:	mov	w2, #0x1                   	// #1
  404794:	mov	w1, #0x1                   	// #1
  404798:	bl	40bcc8 <ferror@plt+0x9428>
  40479c:	mov	w0, #0x1                   	// #1
  4047a0:	ldp	x29, x30, [sp], #48
  4047a4:	ret
  4047a8:	stp	x29, x30, [sp, #-32]!
  4047ac:	mov	x29, sp
  4047b0:	str	w0, [sp, #28]
  4047b4:	mov	w1, #0x1                   	// #1
  4047b8:	ldr	w0, [sp, #28]
  4047bc:	bl	4046dc <ferror@plt+0x1e3c>
  4047c0:	ldp	x29, x30, [sp], #32
  4047c4:	ret
  4047c8:	stp	x29, x30, [sp, #-32]!
  4047cc:	mov	x29, sp
  4047d0:	str	w0, [sp, #28]
  4047d4:	mov	w1, #0x0                   	// #0
  4047d8:	ldr	w0, [sp, #28]
  4047dc:	bl	4046dc <ferror@plt+0x1e3c>
  4047e0:	ldp	x29, x30, [sp], #32
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-32]!
  4047ec:	mov	x29, sp
  4047f0:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4047f4:	add	x0, x0, #0xeb0
  4047f8:	bl	402600 <puts@plt>
  4047fc:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  404800:	add	x0, x0, #0xd18
  404804:	str	x0, [sp, #24]
  404808:	b	404868 <ferror@plt+0x1fc8>
  40480c:	ldr	x0, [sp, #24]
  404810:	ldr	x0, [x0, #8]
  404814:	cmp	x0, #0x0
  404818:	b.eq	40485c <ferror@plt+0x1fbc>  // b.none
  40481c:	ldr	x0, [sp, #24]
  404820:	ldr	x0, [x0, #8]
  404824:	ldrb	w0, [x0]
  404828:	cmp	w0, #0x0
  40482c:	b.eq	404854 <ferror@plt+0x1fb4>  // b.none
  404830:	ldr	x0, [sp, #24]
  404834:	ldr	x1, [x0]
  404838:	ldr	x0, [sp, #24]
  40483c:	ldr	x0, [x0, #8]
  404840:	mov	x2, x0
  404844:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404848:	add	x0, x0, #0xdf0
  40484c:	bl	402800 <printf@plt>
  404850:	b	40485c <ferror@plt+0x1fbc>
  404854:	mov	w0, #0xa                   	// #10
  404858:	bl	402850 <putchar@plt>
  40485c:	ldr	x0, [sp, #24]
  404860:	add	x0, x0, #0x20
  404864:	str	x0, [sp, #24]
  404868:	ldr	x0, [sp, #24]
  40486c:	ldr	x0, [x0]
  404870:	cmp	x0, #0x0
  404874:	b.ne	40480c <ferror@plt+0x1f6c>  // b.any
  404878:	mov	w0, #0x0                   	// #0
  40487c:	ldp	x29, x30, [sp], #32
  404880:	ret
  404884:	stp	x29, x30, [sp, #-48]!
  404888:	mov	x29, sp
  40488c:	str	w0, [sp, #28]
  404890:	str	x1, [sp, #16]
  404894:	ldr	w0, [sp, #28]
  404898:	cmp	w0, #0x2
  40489c:	b.eq	4048bc <ferror@plt+0x201c>  // b.none
  4048a0:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4048a4:	add	x0, x0, #0xee8
  4048a8:	bl	402600 <puts@plt>
  4048ac:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  4048b0:	add	x0, x0, #0xc58
  4048b4:	bl	402600 <puts@plt>
  4048b8:	b	4049c4 <ferror@plt+0x2124>
  4048bc:	ldr	x0, [sp, #16]
  4048c0:	add	x0, x0, #0x8
  4048c4:	ldr	x3, [x0]
  4048c8:	mov	w2, #0x20                  	// #32
  4048cc:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  4048d0:	add	x1, x0, #0xd18
  4048d4:	mov	x0, x3
  4048d8:	bl	4122a8 <ferror@plt+0xfa08>
  4048dc:	str	x0, [sp, #40]
  4048e0:	ldr	x0, [sp, #40]
  4048e4:	cmp	x0, #0x0
  4048e8:	b.ne	40491c <ferror@plt+0x207c>  // b.any
  4048ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4048f0:	add	x0, x0, #0x0
  4048f4:	ldr	x3, [x0]
  4048f8:	ldr	x0, [sp, #16]
  4048fc:	add	x0, x0, #0x8
  404900:	ldr	x0, [x0]
  404904:	mov	x2, x0
  404908:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  40490c:	add	x1, x0, #0xf10
  404910:	mov	x0, x3
  404914:	bl	402860 <fprintf@plt>
  404918:	b	4049c4 <ferror@plt+0x2124>
  40491c:	ldr	x0, [sp, #40]
  404920:	bl	412358 <ferror@plt+0xfab8>
  404924:	cmp	w0, #0x0
  404928:	b.eq	40495c <ferror@plt+0x20bc>  // b.none
  40492c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404930:	add	x0, x0, #0x0
  404934:	ldr	x3, [x0]
  404938:	ldr	x0, [sp, #16]
  40493c:	add	x0, x0, #0x8
  404940:	ldr	x0, [x0]
  404944:	mov	x2, x0
  404948:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  40494c:	add	x1, x0, #0xf38
  404950:	mov	x0, x3
  404954:	bl	402860 <fprintf@plt>
  404958:	b	4049c4 <ferror@plt+0x2124>
  40495c:	ldr	x0, [sp, #40]
  404960:	ldr	w0, [x0, #24]
  404964:	cmp	w0, #0x0
  404968:	b.eq	40499c <ferror@plt+0x20fc>  // b.none
  40496c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404970:	add	x0, x0, #0x374
  404974:	ldr	w0, [x0]
  404978:	cmp	w0, #0x0
  40497c:	b.ne	40499c <ferror@plt+0x20fc>  // b.any
  404980:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404984:	add	x0, x0, #0xbd8
  404988:	bl	402600 <puts@plt>
  40498c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404990:	add	x0, x0, #0xc58
  404994:	bl	402600 <puts@plt>
  404998:	b	4049c4 <ferror@plt+0x2124>
  40499c:	ldr	x0, [sp, #40]
  4049a0:	ldr	x0, [x0, #16]
  4049a4:	cmp	x0, #0x0
  4049a8:	b.eq	4049c4 <ferror@plt+0x2124>  // b.none
  4049ac:	ldr	x0, [sp, #40]
  4049b0:	ldr	x1, [x0, #16]
  4049b4:	ldr	x0, [sp, #40]
  4049b8:	ldr	w0, [x0, #28]
  4049bc:	blr	x1
  4049c0:	b	4049c8 <ferror@plt+0x2128>
  4049c4:	mov	w0, #0x0                   	// #0
  4049c8:	ldp	x29, x30, [sp], #48
  4049cc:	ret
  4049d0:	stp	x29, x30, [sp, #-80]!
  4049d4:	mov	x29, sp
  4049d8:	str	x19, [sp, #16]
  4049dc:	str	w0, [sp, #44]
  4049e0:	str	x1, [sp, #32]
  4049e4:	ldr	w0, [sp, #44]
  4049e8:	cmp	w0, #0x1
  4049ec:	b.ne	404b40 <ferror@plt+0x22a0>  // b.any
  4049f0:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  4049f4:	add	x0, x0, #0x748
  4049f8:	str	x0, [sp, #72]
  4049fc:	b	404a74 <ferror@plt+0x21d4>
  404a00:	ldr	x0, [sp, #72]
  404a04:	ldr	x0, [x0, #24]
  404a08:	cmp	x0, #0x0
  404a0c:	b.eq	404a68 <ferror@plt+0x21c8>  // b.none
  404a10:	ldr	x0, [sp, #72]
  404a14:	ldr	x0, [x0, #32]
  404a18:	cmp	x0, #0x0
  404a1c:	b.eq	404a68 <ferror@plt+0x21c8>  // b.none
  404a20:	ldr	x0, [sp, #72]
  404a24:	ldr	x0, [x0, #24]
  404a28:	ldr	w0, [x0]
  404a2c:	cmp	w0, #0x0
  404a30:	b.eq	404a44 <ferror@plt+0x21a4>  // b.none
  404a34:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404a38:	add	x0, x0, #0xac0
  404a3c:	bl	402800 <printf@plt>
  404a40:	b	404a50 <ferror@plt+0x21b0>
  404a44:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404a48:	add	x0, x0, #0xf68
  404a4c:	bl	402800 <printf@plt>
  404a50:	ldr	x0, [sp, #72]
  404a54:	ldr	x0, [x0, #32]
  404a58:	mov	x1, x0
  404a5c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404a60:	add	x0, x0, #0xf70
  404a64:	bl	402800 <printf@plt>
  404a68:	ldr	x0, [sp, #72]
  404a6c:	add	x0, x0, #0x28
  404a70:	str	x0, [sp, #72]
  404a74:	ldr	x0, [sp, #72]
  404a78:	ldr	x0, [x0]
  404a7c:	cmp	x0, #0x0
  404a80:	b.ne	404a00 <ferror@plt+0x2160>  // b.any
  404a84:	mov	w0, #0xa                   	// #10
  404a88:	bl	402850 <putchar@plt>
  404a8c:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  404a90:	add	x0, x0, #0xa18
  404a94:	str	x0, [sp, #64]
  404a98:	b	404b2c <ferror@plt+0x228c>
  404a9c:	ldr	x0, [sp, #64]
  404aa0:	ldr	x0, [x0]
  404aa4:	cmp	x0, #0x0
  404aa8:	b.eq	404b20 <ferror@plt+0x2280>  // b.none
  404aac:	ldr	x0, [sp, #64]
  404ab0:	ldr	x0, [x0]
  404ab4:	ldrb	w0, [x0]
  404ab8:	cmp	w0, #0x20
  404abc:	b.eq	404b20 <ferror@plt+0x2280>  // b.none
  404ac0:	ldr	x0, [sp, #64]
  404ac4:	ldr	x0, [x0, #16]
  404ac8:	cmp	x0, #0x0
  404acc:	b.ne	404b00 <ferror@plt+0x2260>  // b.any
  404ad0:	ldr	x0, [sp, #64]
  404ad4:	ldr	x19, [x0]
  404ad8:	ldr	x0, [sp, #64]
  404adc:	ldr	x0, [x0, #24]
  404ae0:	ldrb	w0, [x0]
  404ae4:	bl	402cbc <ferror@plt+0x41c>
  404ae8:	mov	x2, x0
  404aec:	mov	x1, x19
  404af0:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404af4:	add	x0, x0, #0xf78
  404af8:	bl	402800 <printf@plt>
  404afc:	b	404b20 <ferror@plt+0x2280>
  404b00:	ldr	x0, [sp, #64]
  404b04:	ldr	x1, [x0]
  404b08:	ldr	x0, [sp, #64]
  404b0c:	ldr	x0, [x0, #24]
  404b10:	mov	x2, x0
  404b14:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404b18:	add	x0, x0, #0xf88
  404b1c:	bl	402800 <printf@plt>
  404b20:	ldr	x0, [sp, #64]
  404b24:	add	x0, x0, #0x20
  404b28:	str	x0, [sp, #64]
  404b2c:	ldr	x0, [sp, #64]
  404b30:	ldr	x0, [x0]
  404b34:	cmp	x0, #0x0
  404b38:	b.ne	404a9c <ferror@plt+0x21fc>  // b.any
  404b3c:	b	404d44 <ferror@plt+0x24a4>
  404b40:	mov	w0, #0x1                   	// #1
  404b44:	str	w0, [sp, #60]
  404b48:	b	404d34 <ferror@plt+0x2494>
  404b4c:	ldrsw	x0, [sp, #60]
  404b50:	lsl	x0, x0, #3
  404b54:	ldr	x1, [sp, #32]
  404b58:	add	x0, x1, x0
  404b5c:	ldr	x0, [x0]
  404b60:	bl	403d6c <ferror@plt+0x14cc>
  404b64:	str	x0, [sp, #64]
  404b68:	ldrsw	x0, [sp, #60]
  404b6c:	lsl	x0, x0, #3
  404b70:	ldr	x1, [sp, #32]
  404b74:	add	x0, x1, x0
  404b78:	ldr	x3, [x0]
  404b7c:	mov	w2, #0x28                  	// #40
  404b80:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  404b84:	add	x1, x0, #0x748
  404b88:	mov	x0, x3
  404b8c:	bl	4122a8 <ferror@plt+0xfa08>
  404b90:	str	x0, [sp, #72]
  404b94:	ldr	x0, [sp, #64]
  404b98:	bl	412358 <ferror@plt+0xfab8>
  404b9c:	cmp	w0, #0x0
  404ba0:	b.ne	404bb4 <ferror@plt+0x2314>  // b.any
  404ba4:	ldr	x0, [sp, #72]
  404ba8:	bl	412358 <ferror@plt+0xfab8>
  404bac:	cmp	w0, #0x0
  404bb0:	b.eq	404be0 <ferror@plt+0x2340>  // b.none
  404bb4:	ldrsw	x0, [sp, #60]
  404bb8:	lsl	x0, x0, #3
  404bbc:	ldr	x1, [sp, #32]
  404bc0:	add	x0, x1, x0
  404bc4:	ldr	x0, [x0]
  404bc8:	mov	x1, x0
  404bcc:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404bd0:	add	x0, x0, #0xf98
  404bd4:	bl	402800 <printf@plt>
  404bd8:	mov	w0, #0x0                   	// #0
  404bdc:	b	404d4c <ferror@plt+0x24ac>
  404be0:	ldr	x0, [sp, #64]
  404be4:	cmp	x0, #0x0
  404be8:	b.ne	404c24 <ferror@plt+0x2384>  // b.any
  404bec:	ldr	x0, [sp, #72]
  404bf0:	cmp	x0, #0x0
  404bf4:	b.ne	404c24 <ferror@plt+0x2384>  // b.any
  404bf8:	ldrsw	x0, [sp, #60]
  404bfc:	lsl	x0, x0, #3
  404c00:	ldr	x1, [sp, #32]
  404c04:	add	x0, x1, x0
  404c08:	ldr	x0, [x0]
  404c0c:	mov	x1, x0
  404c10:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404c14:	add	x0, x0, #0xfb8
  404c18:	bl	402800 <printf@plt>
  404c1c:	mov	w0, #0x0                   	// #0
  404c20:	b	404d4c <ferror@plt+0x24ac>
  404c24:	ldr	x0, [sp, #72]
  404c28:	cmp	x0, #0x0
  404c2c:	b.eq	404c98 <ferror@plt+0x23f8>  // b.none
  404c30:	ldr	x0, [sp, #72]
  404c34:	ldr	x0, [x0, #24]
  404c38:	cmp	x0, #0x0
  404c3c:	b.eq	404c98 <ferror@plt+0x23f8>  // b.none
  404c40:	ldr	x0, [sp, #72]
  404c44:	ldr	x0, [x0, #32]
  404c48:	cmp	x0, #0x0
  404c4c:	b.eq	404c98 <ferror@plt+0x23f8>  // b.none
  404c50:	ldr	x0, [sp, #72]
  404c54:	ldr	x0, [x0, #24]
  404c58:	ldr	w0, [x0]
  404c5c:	cmp	w0, #0x0
  404c60:	b.eq	404c74 <ferror@plt+0x23d4>  // b.none
  404c64:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404c68:	add	x0, x0, #0xac0
  404c6c:	bl	402800 <printf@plt>
  404c70:	b	404c80 <ferror@plt+0x23e0>
  404c74:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404c78:	add	x0, x0, #0xf68
  404c7c:	bl	402800 <printf@plt>
  404c80:	ldr	x0, [sp, #72]
  404c84:	ldr	x0, [x0, #32]
  404c88:	mov	x1, x0
  404c8c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404c90:	add	x0, x0, #0xf70
  404c94:	bl	402800 <printf@plt>
  404c98:	ldr	x0, [sp, #64]
  404c9c:	cmp	x0, #0x0
  404ca0:	b.eq	404d28 <ferror@plt+0x2488>  // b.none
  404ca4:	ldr	x0, [sp, #64]
  404ca8:	ldr	x0, [x0]
  404cac:	cmp	x0, #0x0
  404cb0:	b.eq	404d28 <ferror@plt+0x2488>  // b.none
  404cb4:	ldr	x0, [sp, #64]
  404cb8:	ldr	x0, [x0]
  404cbc:	ldrb	w0, [x0]
  404cc0:	cmp	w0, #0x20
  404cc4:	b.eq	404d28 <ferror@plt+0x2488>  // b.none
  404cc8:	ldr	x0, [sp, #64]
  404ccc:	ldr	x0, [x0, #16]
  404cd0:	cmp	x0, #0x0
  404cd4:	b.ne	404d08 <ferror@plt+0x2468>  // b.any
  404cd8:	ldr	x0, [sp, #64]
  404cdc:	ldr	x19, [x0]
  404ce0:	ldr	x0, [sp, #64]
  404ce4:	ldr	x0, [x0, #24]
  404ce8:	ldrb	w0, [x0]
  404cec:	bl	402cbc <ferror@plt+0x41c>
  404cf0:	mov	x2, x0
  404cf4:	mov	x1, x19
  404cf8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404cfc:	add	x0, x0, #0xf78
  404d00:	bl	402800 <printf@plt>
  404d04:	b	404d28 <ferror@plt+0x2488>
  404d08:	ldr	x0, [sp, #64]
  404d0c:	ldr	x1, [x0]
  404d10:	ldr	x0, [sp, #64]
  404d14:	ldr	x0, [x0, #24]
  404d18:	mov	x2, x0
  404d1c:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404d20:	add	x0, x0, #0xf88
  404d24:	bl	402800 <printf@plt>
  404d28:	ldr	w0, [sp, #60]
  404d2c:	add	w0, w0, #0x1
  404d30:	str	w0, [sp, #60]
  404d34:	ldr	w1, [sp, #60]
  404d38:	ldr	w0, [sp, #44]
  404d3c:	cmp	w1, w0
  404d40:	b.lt	404b4c <ferror@plt+0x22ac>  // b.tstop
  404d44:	bl	40fd3c <ferror@plt+0xd49c>
  404d48:	mov	w0, #0x1                   	// #1
  404d4c:	ldr	x19, [sp, #16]
  404d50:	ldp	x29, x30, [sp], #80
  404d54:	ret
  404d58:	stp	x29, x30, [sp, #-112]!
  404d5c:	mov	x29, sp
  404d60:	str	x19, [sp, #16]
  404d64:	str	w0, [sp, #44]
  404d68:	str	x1, [sp, #32]
  404d6c:	ldr	w0, [sp, #44]
  404d70:	cmp	w0, #0x2
  404d74:	b.le	404d84 <ferror@plt+0x24e4>
  404d78:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404d7c:	add	x0, x0, #0x368
  404d80:	b	404d8c <ferror@plt+0x24ec>
  404d84:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  404d88:	add	x0, x0, #0xb80
  404d8c:	ldr	w1, [sp, #44]
  404d90:	cmp	w1, #0x2
  404d94:	b.le	404da4 <ferror@plt+0x2504>
  404d98:	ldr	x1, [sp, #32]
  404d9c:	ldr	x1, [x1, #8]
  404da0:	b	404dac <ferror@plt+0x250c>
  404da4:	adrp	x1, 41b000 <argp_failure@@Base+0x27b0>
  404da8:	add	x1, x1, #0xb80
  404dac:	mov	x2, x1
  404db0:	mov	x1, x0
  404db4:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404db8:	add	x0, x0, #0xfd8
  404dbc:	bl	402800 <printf@plt>
  404dc0:	ldr	w0, [sp, #44]
  404dc4:	cmp	w0, #0x2
  404dc8:	b.le	404dd8 <ferror@plt+0x2538>
  404dcc:	ldr	x0, [sp, #32]
  404dd0:	ldr	x19, [x0, #8]
  404dd4:	b	404e18 <ferror@plt+0x2578>
  404dd8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  404ddc:	add	x0, x0, #0x18
  404de0:	bl	402800 <printf@plt>
  404de4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404de8:	add	x0, x0, #0x10
  404dec:	ldr	x1, [x0]
  404df0:	add	x0, sp, #0x38
  404df4:	mov	x2, x1
  404df8:	mov	w1, #0x32                  	// #50
  404dfc:	bl	402870 <fgets@plt>
  404e00:	cmp	x0, #0x0
  404e04:	b.ne	404e14 <ferror@plt+0x2574>  // b.any
  404e08:	strb	wzr, [sp, #56]
  404e0c:	mov	w0, #0xa                   	// #10
  404e10:	bl	402850 <putchar@plt>
  404e14:	add	x19, sp, #0x38
  404e18:	ldrb	w0, [x19]
  404e1c:	cmp	w0, #0x0
  404e20:	b.eq	404e34 <ferror@plt+0x2594>  // b.none
  404e24:	ldrb	w1, [x19]
  404e28:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404e2c:	add	x0, x0, #0x814
  404e30:	strb	w1, [x0]
  404e34:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404e38:	add	x0, x0, #0x818
  404e3c:	ldr	w0, [x0]
  404e40:	cmp	w0, #0x0
  404e44:	b.ne	404e68 <ferror@plt+0x25c8>  // b.any
  404e48:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404e4c:	add	x0, x0, #0x814
  404e50:	ldrb	w0, [x0]
  404e54:	bl	402cbc <ferror@plt+0x41c>
  404e58:	mov	x1, x0
  404e5c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  404e60:	add	x0, x0, #0x30
  404e64:	bl	402800 <printf@plt>
  404e68:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404e6c:	add	x0, x0, #0x8
  404e70:	ldr	x0, [x0]
  404e74:	bl	4026f0 <fflush@plt>
  404e78:	mov	w0, #0x1                   	// #1
  404e7c:	ldr	x19, [sp, #16]
  404e80:	ldp	x29, x30, [sp], #112
  404e84:	ret
  404e88:	stp	x29, x30, [sp, #-16]!
  404e8c:	mov	x29, sp
  404e90:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404e94:	add	x0, x0, #0x80c
  404e98:	ldr	w0, [x0]
  404e9c:	cmp	w0, #0x0
  404ea0:	cset	w0, eq  // eq = none
  404ea4:	and	w0, w0, #0xff
  404ea8:	mov	w1, w0
  404eac:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404eb0:	add	x0, x0, #0x80c
  404eb4:	str	w1, [x0]
  404eb8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  404ebc:	add	x0, x0, #0x50
  404ec0:	bl	402600 <puts@plt>
  404ec4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404ec8:	add	x0, x0, #0x80c
  404ecc:	ldr	w0, [x0]
  404ed0:	cmp	w0, #0x0
  404ed4:	b.eq	404ee4 <ferror@plt+0x2644>  // b.none
  404ed8:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404edc:	add	x0, x0, #0x670
  404ee0:	b	404eec <ferror@plt+0x264c>
  404ee4:	adrp	x0, 41c000 <argp_failure@@Base+0x37b0>
  404ee8:	add	x0, x0, #0x678
  404eec:	mov	x1, x0
  404ef0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  404ef4:	add	x0, x0, #0x90
  404ef8:	bl	402800 <printf@plt>
  404efc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  404f00:	add	x0, x0, #0x8
  404f04:	ldr	x0, [x0]
  404f08:	bl	4026f0 <fflush@plt>
  404f0c:	mov	w0, #0x1                   	// #1
  404f10:	ldp	x29, x30, [sp], #16
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-64]!
  404f1c:	mov	x29, sp
  404f20:	bl	40f680 <ferror@plt+0xcde0>
  404f24:	add	x1, sp, #0x28
  404f28:	add	x0, sp, #0x30
  404f2c:	bl	408f28 <ferror@plt+0x6688>
  404f30:	cmp	w0, #0x0
  404f34:	cset	w0, eq  // eq = none
  404f38:	and	w0, w0, #0xff
  404f3c:	and	x0, x0, #0xff
  404f40:	str	x0, [sp, #56]
  404f44:	mov	w1, #0x14                  	// #20
  404f48:	mov	w0, #0x0                   	// #0
  404f4c:	bl	4023d0 <kill@plt>
  404f50:	add	x1, sp, #0x18
  404f54:	add	x0, sp, #0x20
  404f58:	bl	408f28 <ferror@plt+0x6688>
  404f5c:	cmp	w0, #0x0
  404f60:	b.eq	404fa8 <ferror@plt+0x2708>  // b.none
  404f64:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  404f68:	add	x0, x0, #0x374
  404f6c:	ldr	w0, [x0]
  404f70:	cmp	w0, #0x0
  404f74:	b.eq	404fa8 <ferror@plt+0x2708>  // b.none
  404f78:	ldr	x0, [sp, #56]
  404f7c:	cmp	x0, #0x0
  404f80:	b.ne	404fa4 <ferror@plt+0x2704>  // b.any
  404f84:	ldr	x1, [sp, #48]
  404f88:	ldr	x0, [sp, #32]
  404f8c:	cmp	x1, x0
  404f90:	b.ne	404fa4 <ferror@plt+0x2704>  // b.any
  404f94:	ldr	x1, [sp, #40]
  404f98:	ldr	x0, [sp, #24]
  404f9c:	cmp	x1, x0
  404fa0:	b.eq	404fa8 <ferror@plt+0x2708>  // b.none
  404fa4:	bl	40f090 <ferror@plt+0xc7f0>
  404fa8:	bl	4086f0 <ferror@plt+0x5e50>
  404fac:	mov	w0, #0x0                   	// #0
  404fb0:	bl	40f634 <ferror@plt+0xcd94>
  404fb4:	mov	w0, #0x1                   	// #1
  404fb8:	ldp	x29, x30, [sp], #64
  404fbc:	ret
  404fc0:	stp	x29, x30, [sp, #-96]!
  404fc4:	mov	x29, sp
  404fc8:	stp	x19, x20, [sp, #16]
  404fcc:	str	w0, [sp, #44]
  404fd0:	str	x1, [sp, #32]
  404fd4:	bl	40f680 <ferror@plt+0xcde0>
  404fd8:	add	x1, sp, #0x48
  404fdc:	add	x0, sp, #0x50
  404fe0:	bl	408f28 <ferror@plt+0x6688>
  404fe4:	cmp	w0, #0x0
  404fe8:	cset	w0, eq  // eq = none
  404fec:	and	w0, w0, #0xff
  404ff0:	and	x0, x0, #0xff
  404ff4:	str	x0, [sp, #88]
  404ff8:	bl	4024e0 <vfork@plt>
  404ffc:	cmn	w0, #0x1
  405000:	b.eq	405010 <ferror@plt+0x2770>  // b.none
  405004:	cmp	w0, #0x0
  405008:	b.eq	405020 <ferror@plt+0x2780>  // b.none
  40500c:	b	4050b8 <ferror@plt+0x2818>
  405010:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405014:	add	x0, x0, #0xb8
  405018:	bl	402320 <perror@plt>
  40501c:	b	40511c <ferror@plt+0x287c>
  405020:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405024:	add	x0, x0, #0xc8
  405028:	bl	402840 <getenv@plt>
  40502c:	mov	x20, x0
  405030:	cmp	x20, #0x0
  405034:	b.ne	405040 <ferror@plt+0x27a0>  // b.any
  405038:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40503c:	add	x20, x0, #0xd0
  405040:	mov	w1, #0x2f                  	// #47
  405044:	mov	x0, x20
  405048:	bl	4025a0 <strrchr@plt>
  40504c:	mov	x19, x0
  405050:	cmp	x19, #0x0
  405054:	b.ne	405060 <ferror@plt+0x27c0>  // b.any
  405058:	mov	x19, x20
  40505c:	b	405064 <ferror@plt+0x27c4>
  405060:	add	x19, x19, #0x1
  405064:	ldr	w0, [sp, #44]
  405068:	cmp	w0, #0x1
  40506c:	b.le	405094 <ferror@plt+0x27f4>
  405070:	mov	x4, #0x0                   	// #0
  405074:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405078:	add	x3, x0, #0x179
  40507c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405080:	add	x2, x0, #0xd8
  405084:	mov	x1, x19
  405088:	mov	x0, x20
  40508c:	bl	402310 <execl@plt>
  405090:	b	4050a4 <ferror@plt+0x2804>
  405094:	mov	x2, #0x0                   	// #0
  405098:	mov	x1, x19
  40509c:	mov	x0, x20
  4050a0:	bl	402310 <execl@plt>
  4050a4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4050a8:	add	x0, x0, #0xe0
  4050ac:	bl	402320 <perror@plt>
  4050b0:	mov	w0, #0x1                   	// #1
  4050b4:	bl	402290 <_exit@plt>
  4050b8:	mov	x0, #0x0                   	// #0
  4050bc:	bl	4026d0 <wait@plt>
  4050c0:	add	x1, sp, #0x38
  4050c4:	add	x0, sp, #0x40
  4050c8:	bl	408f28 <ferror@plt+0x6688>
  4050cc:	cmp	w0, #0x0
  4050d0:	b.eq	405118 <ferror@plt+0x2878>  // b.none
  4050d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4050d8:	add	x0, x0, #0x374
  4050dc:	ldr	w0, [x0]
  4050e0:	cmp	w0, #0x0
  4050e4:	b.eq	405118 <ferror@plt+0x2878>  // b.none
  4050e8:	ldr	x0, [sp, #88]
  4050ec:	cmp	x0, #0x0
  4050f0:	b.ne	405114 <ferror@plt+0x2874>  // b.any
  4050f4:	ldr	x1, [sp, #80]
  4050f8:	ldr	x0, [sp, #64]
  4050fc:	cmp	x1, x0
  405100:	b.ne	405114 <ferror@plt+0x2874>  // b.any
  405104:	ldr	x1, [sp, #72]
  405108:	ldr	x0, [sp, #56]
  40510c:	cmp	x1, x0
  405110:	b.eq	405118 <ferror@plt+0x2878>  // b.none
  405114:	bl	40f090 <ferror@plt+0xc7f0>
  405118:	nop
  40511c:	mov	w0, #0x1                   	// #1
  405120:	ldp	x19, x20, [sp, #16]
  405124:	ldp	x29, x30, [sp], #96
  405128:	ret
  40512c:	stp	x29, x30, [sp, #-32]!
  405130:	mov	x29, sp
  405134:	str	w0, [sp, #28]
  405138:	str	x1, [sp, #16]
  40513c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405140:	add	x0, x0, #0x374
  405144:	ldr	w0, [x0]
  405148:	cmp	w0, #0x0
  40514c:	b.eq	4051a0 <ferror@plt+0x2900>  // b.none
  405150:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405154:	add	x0, x0, #0x2c4
  405158:	ldr	w0, [x0]
  40515c:	mov	w1, #0x2                   	// #2
  405160:	bl	402550 <shutdown@plt>
  405164:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405168:	add	x0, x0, #0xe8
  40516c:	bl	402600 <puts@plt>
  405170:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405174:	add	x0, x0, #0x2c4
  405178:	ldr	w0, [x0]
  40517c:	bl	408f9c <ferror@plt+0x66fc>
  405180:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405184:	add	x0, x0, #0x374
  405188:	str	wzr, [x0]
  40518c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  405190:	add	x0, x0, #0xbd8
  405194:	mov	w1, #0x1                   	// #1
  405198:	str	w1, [x0]
  40519c:	bl	407140 <ferror@plt+0x48a0>
  4051a0:	ldr	w0, [sp, #28]
  4051a4:	cmp	w0, #0x2
  4051a8:	b.ne	4051d0 <ferror@plt+0x2930>  // b.any
  4051ac:	ldr	x0, [sp, #16]
  4051b0:	add	x0, x0, #0x8
  4051b4:	ldr	x2, [x0]
  4051b8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4051bc:	add	x1, x0, #0x100
  4051c0:	mov	x0, x2
  4051c4:	bl	402610 <strcmp@plt>
  4051c8:	cmp	w0, #0x0
  4051cc:	b.eq	4051e0 <ferror@plt+0x2940>  // b.none
  4051d0:	mov	w1, #0x1                   	// #1
  4051d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4051d8:	add	x0, x0, #0x378
  4051dc:	bl	4027c0 <longjmp@plt>
  4051e0:	mov	w0, #0x1                   	// #1
  4051e4:	ldp	x29, x30, [sp], #32
  4051e8:	ret
  4051ec:	stp	x29, x30, [sp, #-16]!
  4051f0:	mov	x29, sp
  4051f4:	mov	w3, #0x0                   	// #0
  4051f8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4051fc:	add	x2, x0, #0x100
  405200:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405204:	add	x1, x0, #0x110
  405208:	adrp	x0, 405000 <ferror@plt+0x2760>
  40520c:	add	x0, x0, #0x12c
  405210:	bl	406788 <ferror@plt+0x3ee8>
  405214:	mov	w0, #0x0                   	// #0
  405218:	bl	41212c <ferror@plt+0xf88c>
  40521c:	mov	w0, #0x0                   	// #0
  405220:	ldp	x29, x30, [sp], #16
  405224:	ret
  405228:	stp	x29, x30, [sp, #-16]!
  40522c:	mov	x29, sp
  405230:	mov	w1, #0x1                   	// #1
  405234:	mov	w0, #0x12                  	// #18
  405238:	bl	409d10 <ferror@plt+0x7470>
  40523c:	bl	407940 <ferror@plt+0x50a0>
  405240:	mov	w0, #0x1                   	// #1
  405244:	ldp	x29, x30, [sp], #16
  405248:	ret
  40524c:	stp	x29, x30, [sp, #-32]!
  405250:	mov	x29, sp
  405254:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  405258:	add	x0, x0, #0xff8
  40525c:	str	x0, [sp, #24]
  405260:	b	4052c0 <ferror@plt+0x2a20>
  405264:	ldr	x0, [sp, #24]
  405268:	ldr	x0, [x0, #8]
  40526c:	cmp	x0, #0x0
  405270:	b.eq	4052b4 <ferror@plt+0x2a14>  // b.none
  405274:	ldr	x0, [sp, #24]
  405278:	ldr	x0, [x0, #8]
  40527c:	ldrb	w0, [x0]
  405280:	cmp	w0, #0x0
  405284:	b.eq	4052ac <ferror@plt+0x2a0c>  // b.none
  405288:	ldr	x0, [sp, #24]
  40528c:	ldr	x1, [x0]
  405290:	ldr	x0, [sp, #24]
  405294:	ldr	x0, [x0, #8]
  405298:	mov	x2, x0
  40529c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4052a0:	add	x0, x0, #0xdf0
  4052a4:	bl	402800 <printf@plt>
  4052a8:	b	4052b4 <ferror@plt+0x2a14>
  4052ac:	mov	w0, #0xa                   	// #10
  4052b0:	bl	402850 <putchar@plt>
  4052b4:	ldr	x0, [sp, #24]
  4052b8:	add	x0, x0, #0x20
  4052bc:	str	x0, [sp, #24]
  4052c0:	ldr	x0, [sp, #24]
  4052c4:	ldr	x0, [x0]
  4052c8:	cmp	x0, #0x0
  4052cc:	b.ne	405264 <ferror@plt+0x29c4>  // b.any
  4052d0:	nop
  4052d4:	nop
  4052d8:	ldp	x29, x30, [sp], #32
  4052dc:	ret
  4052e0:	stp	x29, x30, [sp, #-32]!
  4052e4:	mov	x29, sp
  4052e8:	str	x0, [sp, #24]
  4052ec:	mov	w2, #0x20                  	// #32
  4052f0:	adrp	x0, 433000 <argp_failure@@Base+0x1a7b0>
  4052f4:	add	x1, x0, #0xff8
  4052f8:	ldr	x0, [sp, #24]
  4052fc:	bl	4122a8 <ferror@plt+0xfa08>
  405300:	ldp	x29, x30, [sp], #32
  405304:	ret
  405308:	stp	x29, x30, [sp, #-48]!
  40530c:	mov	x29, sp
  405310:	str	w0, [sp, #28]
  405314:	str	x1, [sp, #16]
  405318:	ldr	w0, [sp, #28]
  40531c:	cmp	w0, #0x2
  405320:	b.eq	405350 <ferror@plt+0x2ab0>  // b.none
  405324:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405328:	add	x0, x0, #0x0
  40532c:	ldr	x0, [x0]
  405330:	mov	x3, x0
  405334:	mov	x2, #0x36                  	// #54
  405338:	mov	x1, #0x1                   	// #1
  40533c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405340:	add	x0, x0, #0x1b8
  405344:	bl	4026c0 <fwrite@plt>
  405348:	mov	w0, #0x0                   	// #0
  40534c:	b	405404 <ferror@plt+0x2b64>
  405350:	ldr	x0, [sp, #16]
  405354:	add	x0, x0, #0x8
  405358:	ldr	x0, [x0]
  40535c:	bl	4052e0 <ferror@plt+0x2a40>
  405360:	str	x0, [sp, #40]
  405364:	ldr	x0, [sp, #40]
  405368:	cmp	x0, #0x0
  40536c:	b.ne	4053a4 <ferror@plt+0x2b04>  // b.any
  405370:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405374:	add	x0, x0, #0x0
  405378:	ldr	x3, [x0]
  40537c:	ldr	x0, [sp, #16]
  405380:	add	x0, x0, #0x8
  405384:	ldr	x0, [x0]
  405388:	mov	x2, x0
  40538c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405390:	add	x1, x0, #0x1f0
  405394:	mov	x0, x3
  405398:	bl	402860 <fprintf@plt>
  40539c:	mov	w0, #0x0                   	// #0
  4053a0:	b	405404 <ferror@plt+0x2b64>
  4053a4:	ldr	x0, [sp, #40]
  4053a8:	bl	412358 <ferror@plt+0xfab8>
  4053ac:	cmp	w0, #0x0
  4053b0:	b.eq	4053e8 <ferror@plt+0x2b48>  // b.none
  4053b4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4053b8:	add	x0, x0, #0x0
  4053bc:	ldr	x3, [x0]
  4053c0:	ldr	x0, [sp, #16]
  4053c4:	add	x0, x0, #0x8
  4053c8:	ldr	x0, [x0]
  4053cc:	mov	x2, x0
  4053d0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4053d4:	add	x1, x0, #0x220
  4053d8:	mov	x0, x3
  4053dc:	bl	402860 <fprintf@plt>
  4053e0:	mov	w0, #0x0                   	// #0
  4053e4:	b	405404 <ferror@plt+0x2b64>
  4053e8:	ldr	x0, [sp, #40]
  4053ec:	ldr	x1, [x0, #16]
  4053f0:	ldr	x0, [sp, #40]
  4053f4:	ldr	w0, [x0, #24]
  4053f8:	blr	x1
  4053fc:	bl	40c2c4 <ferror@plt+0x9a24>
  405400:	mov	w0, #0x1                   	// #1
  405404:	ldp	x29, x30, [sp], #48
  405408:	ret
  40540c:	stp	x29, x30, [sp, #-32]!
  405410:	mov	x29, sp
  405414:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  405418:	add	x0, x0, #0xb8
  40541c:	str	x0, [sp, #24]
  405420:	b	405480 <ferror@plt+0x2be0>
  405424:	ldr	x0, [sp, #24]
  405428:	ldr	x0, [x0, #8]
  40542c:	cmp	x0, #0x0
  405430:	b.eq	405474 <ferror@plt+0x2bd4>  // b.none
  405434:	ldr	x0, [sp, #24]
  405438:	ldr	x0, [x0, #8]
  40543c:	ldrb	w0, [x0]
  405440:	cmp	w0, #0x0
  405444:	b.eq	40546c <ferror@plt+0x2bcc>  // b.none
  405448:	ldr	x0, [sp, #24]
  40544c:	ldr	x1, [x0]
  405450:	ldr	x0, [sp, #24]
  405454:	ldr	x0, [x0, #8]
  405458:	mov	x2, x0
  40545c:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  405460:	add	x0, x0, #0xdf0
  405464:	bl	402800 <printf@plt>
  405468:	b	405474 <ferror@plt+0x2bd4>
  40546c:	mov	w0, #0xa                   	// #10
  405470:	bl	402850 <putchar@plt>
  405474:	ldr	x0, [sp, #24]
  405478:	add	x0, x0, #0x20
  40547c:	str	x0, [sp, #24]
  405480:	ldr	x0, [sp, #24]
  405484:	ldr	x0, [x0]
  405488:	cmp	x0, #0x0
  40548c:	b.ne	405424 <ferror@plt+0x2b84>  // b.any
  405490:	nop
  405494:	nop
  405498:	ldp	x29, x30, [sp], #32
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-32]!
  4054a4:	mov	x29, sp
  4054a8:	str	x0, [sp, #24]
  4054ac:	mov	w2, #0x20                  	// #32
  4054b0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4054b4:	add	x1, x0, #0xb8
  4054b8:	ldr	x0, [sp, #24]
  4054bc:	bl	4122a8 <ferror@plt+0xfa08>
  4054c0:	ldp	x29, x30, [sp], #32
  4054c4:	ret
  4054c8:	stp	x29, x30, [sp, #-48]!
  4054cc:	mov	x29, sp
  4054d0:	str	w0, [sp, #28]
  4054d4:	str	x1, [sp, #16]
  4054d8:	ldr	w0, [sp, #28]
  4054dc:	cmp	w0, #0x1
  4054e0:	b.gt	405510 <ferror@plt+0x2c70>
  4054e4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4054e8:	add	x0, x0, #0x0
  4054ec:	ldr	x0, [x0]
  4054f0:	mov	x3, x0
  4054f4:	mov	x2, #0x3e                  	// #62
  4054f8:	mov	x1, #0x1                   	// #1
  4054fc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405500:	add	x0, x0, #0x388
  405504:	bl	4026c0 <fwrite@plt>
  405508:	mov	w0, #0x0                   	// #0
  40550c:	b	405680 <ferror@plt+0x2de0>
  405510:	ldr	x0, [sp, #16]
  405514:	add	x0, x0, #0x8
  405518:	ldr	x0, [x0]
  40551c:	bl	4054a0 <ferror@plt+0x2c00>
  405520:	str	x0, [sp, #40]
  405524:	ldr	x0, [sp, #40]
  405528:	cmp	x0, #0x0
  40552c:	b.ne	405564 <ferror@plt+0x2cc4>  // b.any
  405530:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405534:	add	x0, x0, #0x0
  405538:	ldr	x3, [x0]
  40553c:	ldr	x0, [sp, #16]
  405540:	add	x0, x0, #0x8
  405544:	ldr	x0, [x0]
  405548:	mov	x2, x0
  40554c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405550:	add	x1, x0, #0x3c8
  405554:	mov	x0, x3
  405558:	bl	402860 <fprintf@plt>
  40555c:	mov	w0, #0x0                   	// #0
  405560:	b	405680 <ferror@plt+0x2de0>
  405564:	ldr	x0, [sp, #40]
  405568:	bl	412358 <ferror@plt+0xfab8>
  40556c:	cmp	w0, #0x0
  405570:	b.eq	4055a8 <ferror@plt+0x2d08>  // b.none
  405574:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405578:	add	x0, x0, #0x0
  40557c:	ldr	x3, [x0]
  405580:	ldr	x0, [sp, #16]
  405584:	add	x0, x0, #0x8
  405588:	ldr	x0, [x0]
  40558c:	mov	x2, x0
  405590:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405594:	add	x1, x0, #0x3f8
  405598:	mov	x0, x3
  40559c:	bl	402860 <fprintf@plt>
  4055a0:	mov	w0, #0x0                   	// #0
  4055a4:	b	405680 <ferror@plt+0x2de0>
  4055a8:	ldr	x0, [sp, #40]
  4055ac:	ldr	w0, [x0, #24]
  4055b0:	add	w0, w0, #0x2
  4055b4:	ldr	w1, [sp, #28]
  4055b8:	cmp	w1, w0
  4055bc:	b.eq	405650 <ferror@plt+0x2db0>  // b.none
  4055c0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4055c4:	add	x0, x0, #0x0
  4055c8:	ldr	x6, [x0]
  4055cc:	ldr	w0, [sp, #28]
  4055d0:	add	w1, w0, #0x1
  4055d4:	ldr	x0, [sp, #40]
  4055d8:	ldr	w0, [x0, #24]
  4055dc:	cmp	w1, w0
  4055e0:	b.lt	4055f0 <ferror@plt+0x2d50>  // b.tstop
  4055e4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4055e8:	add	x0, x0, #0x430
  4055ec:	b	4055f8 <ferror@plt+0x2d58>
  4055f0:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  4055f4:	add	x0, x0, #0xb80
  4055f8:	ldr	x1, [sp, #40]
  4055fc:	ldr	w3, [x1, #24]
  405600:	ldr	x1, [sp, #40]
  405604:	ldr	w1, [x1, #24]
  405608:	cmp	w1, #0x1
  40560c:	b.ne	40561c <ferror@plt+0x2d7c>  // b.any
  405610:	adrp	x1, 41b000 <argp_failure@@Base+0x27b0>
  405614:	add	x1, x1, #0xb80
  405618:	b	405624 <ferror@plt+0x2d84>
  40561c:	adrp	x1, 41b000 <argp_failure@@Base+0x27b0>
  405620:	add	x1, x1, #0xb88
  405624:	ldr	x2, [sp, #40]
  405628:	ldr	x2, [x2]
  40562c:	mov	x5, x2
  405630:	mov	x4, x1
  405634:	mov	x2, x0
  405638:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40563c:	add	x1, x0, #0x438
  405640:	mov	x0, x6
  405644:	bl	402860 <fprintf@plt>
  405648:	mov	w0, #0x0                   	// #0
  40564c:	b	405680 <ferror@plt+0x2de0>
  405650:	ldr	x0, [sp, #40]
  405654:	ldr	x2, [x0, #16]
  405658:	ldr	x0, [sp, #16]
  40565c:	add	x0, x0, #0x10
  405660:	ldr	x3, [x0]
  405664:	ldr	x0, [sp, #16]
  405668:	add	x0, x0, #0x18
  40566c:	ldr	x0, [x0]
  405670:	mov	x1, x0
  405674:	mov	x0, x3
  405678:	blr	x2
  40567c:	mov	w0, #0x1                   	// #1
  405680:	ldp	x29, x30, [sp], #48
  405684:	ret
  405688:	stp	x29, x30, [sp, #-48]!
  40568c:	mov	x29, sp
  405690:	str	x19, [sp, #16]
  405694:	str	x0, [sp, #40]
  405698:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40569c:	add	x0, x0, #0x208
  4056a0:	ldr	x19, [x0]
  4056a4:	b	4056c8 <ferror@plt+0x2e28>
  4056a8:	ldr	x0, [x19, #16]
  4056ac:	ldr	x1, [sp, #40]
  4056b0:	bl	402610 <strcmp@plt>
  4056b4:	cmp	w0, #0x0
  4056b8:	b.ne	4056c4 <ferror@plt+0x2e24>  // b.any
  4056bc:	mov	x0, x19
  4056c0:	b	4056d4 <ferror@plt+0x2e34>
  4056c4:	ldr	x19, [x19]
  4056c8:	cmp	x19, #0x0
  4056cc:	b.ne	4056a8 <ferror@plt+0x2e08>  // b.any
  4056d0:	mov	x0, #0x0                   	// #0
  4056d4:	ldr	x19, [sp, #16]
  4056d8:	ldp	x29, x30, [sp], #48
  4056dc:	ret
  4056e0:	stp	x29, x30, [sp, #-64]!
  4056e4:	mov	x29, sp
  4056e8:	stp	x19, x20, [sp, #16]
  4056ec:	str	x21, [sp, #32]
  4056f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4056f4:	add	x0, x0, #0x18
  4056f8:	ldr	x21, [x0]
  4056fc:	b	40573c <ferror@plt+0x2e9c>
  405700:	ldr	x0, [x21]
  405704:	mov	w1, #0x3d                  	// #61
  405708:	bl	4026b0 <strchr@plt>
  40570c:	mov	x20, x0
  405710:	cmp	x20, #0x0
  405714:	b.eq	405738 <ferror@plt+0x2e98>  // b.none
  405718:	strb	wzr, [x20]
  40571c:	ldr	x0, [x21]
  405720:	add	x1, x20, #0x1
  405724:	bl	405870 <ferror@plt+0x2fd0>
  405728:	mov	x19, x0
  40572c:	str	wzr, [x19, #32]
  405730:	mov	w0, #0x3d                  	// #61
  405734:	strb	w0, [x20]
  405738:	add	x21, x21, #0x8
  40573c:	ldr	x0, [x21]
  405740:	cmp	x0, #0x0
  405744:	b.ne	405700 <ferror@plt+0x2e60>  // b.any
  405748:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40574c:	add	x0, x0, #0x480
  405750:	bl	405688 <ferror@plt+0x2de8>
  405754:	mov	x19, x0
  405758:	cmp	x19, #0x0
  40575c:	b.eq	4057f8 <ferror@plt+0x2f58>  // b.none
  405760:	ldr	x0, [x19, #24]
  405764:	ldrb	w0, [x0]
  405768:	cmp	w0, #0x3a
  40576c:	b.eq	405790 <ferror@plt+0x2ef0>  // b.none
  405770:	ldr	x3, [x19, #24]
  405774:	mov	x2, #0x5                   	// #5
  405778:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40577c:	add	x1, x0, #0x488
  405780:	mov	x0, x3
  405784:	bl	4024a0 <strncmp@plt>
  405788:	cmp	w0, #0x0
  40578c:	b.ne	4057f8 <ferror@plt+0x2f58>  // b.any
  405790:	bl	412380 <ferror@plt+0xfae0>
  405794:	str	x0, [sp, #56]
  405798:	ldr	x0, [x19, #24]
  40579c:	mov	w1, #0x3a                  	// #58
  4057a0:	bl	4026b0 <strchr@plt>
  4057a4:	str	x0, [sp, #48]
  4057a8:	ldr	x0, [sp, #56]
  4057ac:	bl	4022c0 <strlen@plt>
  4057b0:	mov	x20, x0
  4057b4:	ldr	x0, [sp, #48]
  4057b8:	bl	4022c0 <strlen@plt>
  4057bc:	add	x0, x20, x0
  4057c0:	add	x0, x0, #0x1
  4057c4:	bl	414c7c <argp_usage@@Base+0xd20>
  4057c8:	mov	x20, x0
  4057cc:	ldr	x3, [sp, #48]
  4057d0:	ldr	x2, [sp, #56]
  4057d4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4057d8:	add	x1, x0, #0x490
  4057dc:	mov	x0, x20
  4057e0:	bl	402380 <sprintf@plt>
  4057e4:	ldr	x0, [x19, #24]
  4057e8:	bl	402640 <free@plt>
  4057ec:	str	x20, [x19, #24]
  4057f0:	ldr	x0, [sp, #56]
  4057f4:	bl	402640 <free@plt>
  4057f8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4057fc:	add	x0, x0, #0x498
  405800:	bl	405688 <ferror@plt+0x2de8>
  405804:	cmp	x0, #0x0
  405808:	b.ne	405844 <ferror@plt+0x2fa4>  // b.any
  40580c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405810:	add	x0, x0, #0x4a0
  405814:	bl	405688 <ferror@plt+0x2de8>
  405818:	mov	x19, x0
  40581c:	cmp	x19, #0x0
  405820:	b.eq	405844 <ferror@plt+0x2fa4>  // b.none
  405824:	ldr	x0, [x19, #24]
  405828:	mov	x1, x0
  40582c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405830:	add	x0, x0, #0x498
  405834:	bl	405870 <ferror@plt+0x2fd0>
  405838:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40583c:	add	x0, x0, #0x498
  405840:	bl	4059dc <ferror@plt+0x313c>
  405844:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405848:	add	x0, x0, #0x480
  40584c:	bl	4059a0 <ferror@plt+0x3100>
  405850:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405854:	add	x0, x0, #0x4a8
  405858:	bl	4059a0 <ferror@plt+0x3100>
  40585c:	nop
  405860:	ldp	x19, x20, [sp, #16]
  405864:	ldr	x21, [sp, #32]
  405868:	ldp	x29, x30, [sp], #64
  40586c:	ret
  405870:	stp	x29, x30, [sp, #-48]!
  405874:	mov	x29, sp
  405878:	str	x19, [sp, #16]
  40587c:	str	x0, [sp, #40]
  405880:	str	x1, [sp, #32]
  405884:	ldr	x0, [sp, #40]
  405888:	bl	405688 <ferror@plt+0x2de8>
  40588c:	mov	x19, x0
  405890:	cmp	x19, #0x0
  405894:	b.eq	4058ac <ferror@plt+0x300c>  // b.none
  405898:	ldr	x0, [x19, #16]
  40589c:	bl	402640 <free@plt>
  4058a0:	ldr	x0, [x19, #24]
  4058a4:	bl	402640 <free@plt>
  4058a8:	b	4058f4 <ferror@plt+0x3054>
  4058ac:	mov	x0, #0x28                  	// #40
  4058b0:	bl	414c7c <argp_usage@@Base+0xd20>
  4058b4:	mov	x19, x0
  4058b8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4058bc:	add	x0, x0, #0x208
  4058c0:	ldr	x0, [x0]
  4058c4:	str	x0, [x19]
  4058c8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4058cc:	add	x0, x0, #0x208
  4058d0:	str	x19, [x0]
  4058d4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4058d8:	add	x0, x0, #0x208
  4058dc:	str	x0, [x19, #8]
  4058e0:	ldr	x0, [x19]
  4058e4:	cmp	x0, #0x0
  4058e8:	b.eq	4058f4 <ferror@plt+0x3054>  // b.none
  4058ec:	ldr	x0, [x19]
  4058f0:	str	x19, [x0, #8]
  4058f4:	ldr	x0, [sp, #40]
  4058f8:	bl	40d198 <ferror@plt+0xa8f8>
  4058fc:	str	w0, [x19, #36]
  405900:	mov	w0, #0x1                   	// #1
  405904:	str	w0, [x19, #32]
  405908:	ldr	x0, [sp, #40]
  40590c:	bl	402560 <strdup@plt>
  405910:	str	x0, [x19, #16]
  405914:	ldr	x0, [sp, #32]
  405918:	bl	402560 <strdup@plt>
  40591c:	str	x0, [x19, #24]
  405920:	mov	x0, x19
  405924:	ldr	x19, [sp, #16]
  405928:	ldp	x29, x30, [sp], #48
  40592c:	ret
  405930:	stp	x29, x30, [sp, #-48]!
  405934:	mov	x29, sp
  405938:	str	x19, [sp, #16]
  40593c:	str	x0, [sp, #40]
  405940:	ldr	x0, [sp, #40]
  405944:	bl	405688 <ferror@plt+0x2de8>
  405948:	mov	x19, x0
  40594c:	cmp	x19, #0x0
  405950:	b.eq	405990 <ferror@plt+0x30f0>  // b.none
  405954:	ldr	x0, [x19, #8]
  405958:	ldr	x1, [x19]
  40595c:	str	x1, [x0]
  405960:	ldr	x0, [x19]
  405964:	cmp	x0, #0x0
  405968:	b.eq	405978 <ferror@plt+0x30d8>  // b.none
  40596c:	ldr	x0, [x19]
  405970:	ldr	x1, [x19, #8]
  405974:	str	x1, [x0, #8]
  405978:	ldr	x0, [x19, #16]
  40597c:	bl	402640 <free@plt>
  405980:	ldr	x0, [x19, #24]
  405984:	bl	402640 <free@plt>
  405988:	mov	x0, x19
  40598c:	bl	402640 <free@plt>
  405990:	nop
  405994:	ldr	x19, [sp, #16]
  405998:	ldp	x29, x30, [sp], #48
  40599c:	ret
  4059a0:	stp	x29, x30, [sp, #-48]!
  4059a4:	mov	x29, sp
  4059a8:	str	x19, [sp, #16]
  4059ac:	str	x0, [sp, #40]
  4059b0:	ldr	x0, [sp, #40]
  4059b4:	bl	405688 <ferror@plt+0x2de8>
  4059b8:	mov	x19, x0
  4059bc:	cmp	x19, #0x0
  4059c0:	b.eq	4059cc <ferror@plt+0x312c>  // b.none
  4059c4:	mov	w0, #0x1                   	// #1
  4059c8:	str	w0, [x19, #32]
  4059cc:	nop
  4059d0:	ldr	x19, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #48
  4059d8:	ret
  4059dc:	stp	x29, x30, [sp, #-48]!
  4059e0:	mov	x29, sp
  4059e4:	str	x19, [sp, #16]
  4059e8:	str	x0, [sp, #40]
  4059ec:	ldr	x0, [sp, #40]
  4059f0:	bl	405688 <ferror@plt+0x2de8>
  4059f4:	mov	x19, x0
  4059f8:	cmp	x19, #0x0
  4059fc:	b.eq	405a04 <ferror@plt+0x3164>  // b.none
  405a00:	str	wzr, [x19, #32]
  405a04:	nop
  405a08:	ldr	x19, [sp, #16]
  405a0c:	ldp	x29, x30, [sp], #48
  405a10:	ret
  405a14:	stp	x29, x30, [sp, #-48]!
  405a18:	mov	x29, sp
  405a1c:	str	x19, [sp, #16]
  405a20:	str	x0, [sp, #40]
  405a24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405a28:	add	x0, x0, #0x530
  405a2c:	ldrb	w0, [x0, #39]
  405a30:	and	w0, w0, #0x1
  405a34:	cmp	w0, #0x0
  405a38:	b.ne	405a60 <ferror@plt+0x31c0>  // b.any
  405a3c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405a40:	add	x0, x0, #0x0
  405a44:	ldr	x3, [x0]
  405a48:	ldr	x2, [sp, #40]
  405a4c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405a50:	add	x1, x0, #0x4b0
  405a54:	mov	x0, x3
  405a58:	bl	402860 <fprintf@plt>
  405a5c:	b	405aac <ferror@plt+0x320c>
  405a60:	ldr	x0, [sp, #40]
  405a64:	bl	405688 <ferror@plt+0x2de8>
  405a68:	mov	x19, x0
  405a6c:	cmp	x19, #0x0
  405a70:	b.ne	405a98 <ferror@plt+0x31f8>  // b.any
  405a74:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405a78:	add	x0, x0, #0x0
  405a7c:	ldr	x3, [x0]
  405a80:	ldr	x2, [sp, #40]
  405a84:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405a88:	add	x1, x0, #0x4e8
  405a8c:	mov	x0, x3
  405a90:	bl	402860 <fprintf@plt>
  405a94:	b	405aac <ferror@plt+0x320c>
  405a98:	bl	40cde0 <ferror@plt+0xa540>
  405a9c:	ldr	x0, [x19, #16]
  405aa0:	bl	40ce24 <ferror@plt+0xa584>
  405aa4:	mov	w0, #0x0                   	// #0
  405aa8:	bl	40d248 <ferror@plt+0xa9a8>
  405aac:	ldr	x19, [sp, #16]
  405ab0:	ldp	x29, x30, [sp], #48
  405ab4:	ret
  405ab8:	stp	x29, x30, [sp, #-32]!
  405abc:	mov	x29, sp
  405ac0:	str	x19, [sp, #16]
  405ac4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  405ac8:	add	x0, x0, #0x208
  405acc:	ldr	x19, [x0]
  405ad0:	b	405b10 <ferror@plt+0x3270>
  405ad4:	ldr	w0, [x19, #32]
  405ad8:	cmp	w0, #0x0
  405adc:	b.eq	405ae8 <ferror@plt+0x3248>  // b.none
  405ae0:	mov	w0, #0x2a                  	// #42
  405ae4:	b	405aec <ferror@plt+0x324c>
  405ae8:	mov	w0, #0x20                  	// #32
  405aec:	ldr	x1, [x19, #16]
  405af0:	ldr	x2, [x19, #24]
  405af4:	mov	x3, x2
  405af8:	mov	x2, x1
  405afc:	mov	w1, w0
  405b00:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405b04:	add	x0, x0, #0x510
  405b08:	bl	402800 <printf@plt>
  405b0c:	ldr	x19, [x19]
  405b10:	cmp	x19, #0x0
  405b14:	b.ne	405ad4 <ferror@plt+0x3234>  // b.any
  405b18:	nop
  405b1c:	nop
  405b20:	ldr	x19, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #32
  405b28:	ret
  405b2c:	sub	sp, sp, #0x10
  405b30:	str	w0, [sp, #12]
  405b34:	str	w1, [sp, #8]
  405b38:	ldr	w0, [sp, #12]
  405b3c:	cmp	w0, #0x0
  405b40:	b.eq	405b60 <ferror@plt+0x32c0>  // b.none
  405b44:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405b48:	add	x0, x0, #0x330
  405b4c:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  405b50:	add	x1, x1, #0x208
  405b54:	str	x1, [x0]
  405b58:	mov	x0, #0x0                   	// #0
  405b5c:	b	405bf4 <ferror@plt+0x3354>
  405b60:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405b64:	add	x0, x0, #0x330
  405b68:	ldr	x0, [x0]
  405b6c:	cmp	x0, #0x0
  405b70:	b.eq	405bf0 <ferror@plt+0x3350>  // b.none
  405b74:	b	405bc0 <ferror@plt+0x3320>
  405b78:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405b7c:	add	x0, x0, #0x330
  405b80:	ldr	x0, [x0]
  405b84:	ldr	w0, [x0, #32]
  405b88:	cmp	w0, #0x0
  405b8c:	b.eq	405bc0 <ferror@plt+0x3320>  // b.none
  405b90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405b94:	add	x0, x0, #0x330
  405b98:	ldr	x0, [x0]
  405b9c:	ldr	w0, [x0, #36]
  405ba0:	ldr	w1, [sp, #8]
  405ba4:	cmp	w1, w0
  405ba8:	b.ne	405bc0 <ferror@plt+0x3320>  // b.any
  405bac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405bb0:	add	x0, x0, #0x330
  405bb4:	ldr	x0, [x0]
  405bb8:	ldr	x0, [x0, #16]
  405bbc:	b	405bf4 <ferror@plt+0x3354>
  405bc0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405bc4:	add	x0, x0, #0x330
  405bc8:	ldr	x0, [x0]
  405bcc:	ldr	x1, [x0]
  405bd0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405bd4:	add	x0, x0, #0x330
  405bd8:	str	x1, [x0]
  405bdc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405be0:	add	x0, x0, #0x330
  405be4:	ldr	x0, [x0]
  405be8:	cmp	x0, #0x0
  405bec:	b.ne	405b78 <ferror@plt+0x32d8>  // b.any
  405bf0:	mov	x0, #0x0                   	// #0
  405bf4:	add	sp, sp, #0x10
  405bf8:	ret
  405bfc:	stp	x29, x30, [sp, #-48]!
  405c00:	mov	x29, sp
  405c04:	str	x19, [sp, #16]
  405c08:	str	x0, [sp, #40]
  405c0c:	ldr	x0, [sp, #40]
  405c10:	bl	405688 <ferror@plt+0x2de8>
  405c14:	mov	x19, x0
  405c18:	cmp	x19, #0x0
  405c1c:	b.eq	405c28 <ferror@plt+0x3388>  // b.none
  405c20:	ldr	x0, [x19, #24]
  405c24:	b	405c2c <ferror@plt+0x338c>
  405c28:	mov	x0, #0x0                   	// #0
  405c2c:	ldr	x19, [sp, #16]
  405c30:	ldp	x29, x30, [sp], #48
  405c34:	ret
  405c38:	stp	x29, x30, [sp, #-48]!
  405c3c:	mov	x29, sp
  405c40:	str	w0, [sp, #28]
  405c44:	str	x1, [sp, #16]
  405c48:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405c4c:	add	x0, x0, #0x374
  405c50:	ldr	w0, [x0]
  405c54:	cmp	w0, #0x0
  405c58:	b.eq	405e30 <ferror@plt+0x3590>  // b.none
  405c5c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405c60:	add	x0, x0, #0x30
  405c64:	ldr	x0, [x0]
  405c68:	mov	x1, x0
  405c6c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405c70:	add	x0, x0, #0x520
  405c74:	bl	402800 <printf@plt>
  405c78:	ldr	w0, [sp, #28]
  405c7c:	cmp	w0, #0x1
  405c80:	b.le	405ca8 <ferror@plt+0x3408>
  405c84:	ldr	x0, [sp, #16]
  405c88:	add	x0, x0, #0x8
  405c8c:	ldr	x2, [x0]
  405c90:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405c94:	add	x1, x0, #0x538
  405c98:	mov	x0, x2
  405c9c:	bl	402610 <strcmp@plt>
  405ca0:	cmp	w0, #0x0
  405ca4:	b.eq	405e3c <ferror@plt+0x359c>  // b.none
  405ca8:	bl	40f4c8 <ferror@plt+0xcc28>
  405cac:	str	w0, [sp, #44]
  405cb0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405cb4:	add	x0, x0, #0x530
  405cb8:	ldrb	w0, [x0, #34]
  405cbc:	and	w0, w0, #0x2
  405cc0:	cmp	w0, #0x0
  405cc4:	b.eq	405d44 <ferror@plt+0x34a4>  // b.none
  405cc8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405ccc:	add	x0, x0, #0x540
  405cd0:	bl	402600 <puts@plt>
  405cd4:	ldr	w0, [sp, #44]
  405cd8:	and	w0, w0, #0x1
  405cdc:	cmp	w0, #0x0
  405ce0:	b.eq	405cf0 <ferror@plt+0x3450>  // b.none
  405ce4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405ce8:	add	x0, x0, #0x560
  405cec:	b	405cf8 <ferror@plt+0x3458>
  405cf0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405cf4:	add	x0, x0, #0x568
  405cf8:	mov	x1, x0
  405cfc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405d00:	add	x0, x0, #0x570
  405d04:	bl	402800 <printf@plt>
  405d08:	ldr	w0, [sp, #44]
  405d0c:	and	w0, w0, #0x2
  405d10:	cmp	w0, #0x0
  405d14:	b.eq	405d24 <ferror@plt+0x3484>  // b.none
  405d18:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405d1c:	add	x0, x0, #0x560
  405d20:	b	405d2c <ferror@plt+0x348c>
  405d24:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405d28:	add	x0, x0, #0x568
  405d2c:	mov	x1, x0
  405d30:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405d34:	add	x0, x0, #0x588
  405d38:	bl	402800 <printf@plt>
  405d3c:	bl	40c2c4 <ferror@plt+0x9a24>
  405d40:	b	405dac <ferror@plt+0x350c>
  405d44:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  405d48:	add	x0, x0, #0xbc8
  405d4c:	ldr	w0, [x0]
  405d50:	cmp	w0, #0x0
  405d54:	b.eq	405d80 <ferror@plt+0x34e0>  // b.none
  405d58:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405d5c:	add	x0, x0, #0x530
  405d60:	ldrb	w0, [x0, #3]
  405d64:	and	w0, w0, #0x8
  405d68:	cmp	w0, #0x0
  405d6c:	b.ne	405d80 <ferror@plt+0x34e0>  // b.any
  405d70:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405d74:	add	x0, x0, #0x5a0
  405d78:	bl	402600 <puts@plt>
  405d7c:	b	405dac <ferror@plt+0x350c>
  405d80:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405d84:	add	x0, x0, #0x5c0
  405d88:	bl	402600 <puts@plt>
  405d8c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405d90:	add	x0, x0, #0x678
  405d94:	ldr	w0, [x0]
  405d98:	cmp	w0, #0x0
  405d9c:	b.eq	405dac <ferror@plt+0x350c>  // b.none
  405da0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405da4:	add	x0, x0, #0x5e8
  405da8:	bl	402600 <puts@plt>
  405dac:	ldr	w0, [sp, #44]
  405db0:	and	w0, w0, #0x200
  405db4:	cmp	w0, #0x0
  405db8:	b.eq	405dc8 <ferror@plt+0x3528>  // b.none
  405dbc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405dc0:	add	x0, x0, #0x560
  405dc4:	b	405dd0 <ferror@plt+0x3530>
  405dc8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405dcc:	add	x0, x0, #0x608
  405dd0:	mov	x1, x0
  405dd4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405dd8:	add	x0, x0, #0x610
  405ddc:	bl	402800 <printf@plt>
  405de0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405de4:	add	x0, x0, #0x530
  405de8:	ldrb	w0, [x0, #33]
  405dec:	and	w0, w0, #0x2
  405df0:	cmp	w0, #0x0
  405df4:	b.eq	405e3c <ferror@plt+0x359c>  // b.none
  405df8:	ldr	w0, [sp, #44]
  405dfc:	and	w0, w0, #0x100
  405e00:	cmp	w0, #0x0
  405e04:	b.eq	405e14 <ferror@plt+0x3574>  // b.none
  405e08:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405e0c:	add	x0, x0, #0x560
  405e10:	b	405e1c <ferror@plt+0x357c>
  405e14:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405e18:	add	x0, x0, #0x568
  405e1c:	mov	x1, x0
  405e20:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405e24:	add	x0, x0, #0x628
  405e28:	bl	402800 <printf@plt>
  405e2c:	b	405e3c <ferror@plt+0x359c>
  405e30:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405e34:	add	x0, x0, #0x640
  405e38:	bl	402600 <puts@plt>
  405e3c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405e40:	add	x0, x0, #0x814
  405e44:	ldrb	w0, [x0]
  405e48:	bl	402cbc <ferror@plt+0x41c>
  405e4c:	mov	x1, x0
  405e50:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405e54:	add	x0, x0, #0x30
  405e58:	bl	402800 <printf@plt>
  405e5c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405e60:	add	x0, x0, #0x8
  405e64:	ldr	x0, [x0]
  405e68:	bl	4026f0 <fflush@plt>
  405e6c:	mov	w0, #0x1                   	// #1
  405e70:	ldp	x29, x30, [sp], #48
  405e74:	ret
  405e78:	stp	x29, x30, [sp, #-464]!
  405e7c:	mov	x29, sp
  405e80:	str	x19, [sp, #16]
  405e84:	str	w0, [sp, #44]
  405e88:	str	x1, [sp, #32]
  405e8c:	mov	w0, #0x1                   	// #1
  405e90:	str	w0, [sp, #324]
  405e94:	str	xzr, [sp, #440]
  405e98:	str	xzr, [sp, #432]
  405e9c:	str	xzr, [sp, #424]
  405ea0:	add	x0, sp, #0x148
  405ea4:	mov	x2, #0x30                  	// #48
  405ea8:	mov	w1, #0x0                   	// #0
  405eac:	bl	4024c0 <memset@plt>
  405eb0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  405eb4:	add	x0, x0, #0x374
  405eb8:	ldr	w0, [x0]
  405ebc:	cmp	w0, #0x0
  405ec0:	b.eq	405ee8 <ferror@plt+0x3648>  // b.none
  405ec4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405ec8:	add	x0, x0, #0x30
  405ecc:	ldr	x0, [x0]
  405ed0:	mov	x1, x0
  405ed4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405ed8:	add	x0, x0, #0x650
  405edc:	bl	402800 <printf@plt>
  405ee0:	mov	w0, #0x0                   	// #0
  405ee4:	b	40677c <ferror@plt+0x3edc>
  405ee8:	ldr	w0, [sp, #44]
  405eec:	cmp	w0, #0x1
  405ef0:	b.gt	405fac <ferror@plt+0x370c>
  405ef4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405ef8:	add	x2, x0, #0x78
  405efc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405f00:	add	x1, x0, #0x670
  405f04:	mov	x0, x2
  405f08:	ldr	w2, [x1]
  405f0c:	str	w2, [x0]
  405f10:	ldrh	w1, [x1, #4]
  405f14:	strh	w1, [x0, #4]
  405f18:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405f1c:	add	x0, x0, #0x678
  405f20:	bl	402800 <printf@plt>
  405f24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405f28:	add	x0, x0, #0x78
  405f2c:	bl	4022c0 <strlen@plt>
  405f30:	mov	x1, x0
  405f34:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405f38:	add	x0, x0, #0x78
  405f3c:	add	x19, x1, x0
  405f40:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405f44:	add	x0, x0, #0x78
  405f48:	bl	4022c0 <strlen@plt>
  405f4c:	mov	w1, w0
  405f50:	mov	w0, #0x100                 	// #256
  405f54:	sub	w0, w0, w1
  405f58:	mov	w1, w0
  405f5c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405f60:	add	x0, x0, #0x10
  405f64:	ldr	x0, [x0]
  405f68:	mov	x2, x0
  405f6c:	mov	x0, x19
  405f70:	bl	402870 <fgets@plt>
  405f74:	cmp	x0, #0x0
  405f78:	b.eq	405fa0 <ferror@plt+0x3700>  // b.none
  405f7c:	bl	402a78 <ferror@plt+0x1d8>
  405f80:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405f84:	add	x0, x0, #0x278
  405f88:	ldr	w0, [x0]
  405f8c:	str	w0, [sp, #44]
  405f90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  405f94:	add	x0, x0, #0x280
  405f98:	str	x0, [sp, #32]
  405f9c:	b	405fac <ferror@plt+0x370c>
  405fa0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  405fa4:	add	x0, x0, #0x680
  405fa8:	bl	402600 <puts@plt>
  405fac:	ldr	x0, [sp, #32]
  405fb0:	ldr	x0, [x0]
  405fb4:	str	x0, [sp, #400]
  405fb8:	ldr	w0, [sp, #44]
  405fbc:	sub	w0, w0, #0x1
  405fc0:	str	w0, [sp, #44]
  405fc4:	ldr	x0, [sp, #32]
  405fc8:	add	x0, x0, #0x8
  405fcc:	str	x0, [sp, #32]
  405fd0:	b	4061e4 <ferror@plt+0x3944>
  405fd4:	ldr	x0, [sp, #32]
  405fd8:	ldr	x2, [x0]
  405fdc:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  405fe0:	add	x1, x0, #0xaa8
  405fe4:	mov	x0, x2
  405fe8:	bl	402610 <strcmp@plt>
  405fec:	cmp	w0, #0x0
  405ff0:	b.eq	4061b0 <ferror@plt+0x3910>  // b.none
  405ff4:	ldr	x0, [sp, #32]
  405ff8:	ldr	x2, [x0]
  405ffc:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  406000:	add	x1, x0, #0xa88
  406004:	mov	x0, x2
  406008:	bl	41218c <ferror@plt+0xf8ec>
  40600c:	cmp	w0, #0x0
  406010:	b.ne	4061b0 <ferror@plt+0x3910>  // b.any
  406014:	ldr	x0, [sp, #32]
  406018:	ldr	x2, [x0]
  40601c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406020:	add	x1, x0, #0x6a8
  406024:	mov	x0, x2
  406028:	bl	402610 <strcmp@plt>
  40602c:	cmp	w0, #0x0
  406030:	b.ne	40607c <ferror@plt+0x37dc>  // b.any
  406034:	ldr	w0, [sp, #44]
  406038:	sub	w0, w0, #0x1
  40603c:	str	w0, [sp, #44]
  406040:	ldr	x0, [sp, #32]
  406044:	add	x0, x0, #0x8
  406048:	str	x0, [sp, #32]
  40604c:	ldr	w0, [sp, #44]
  406050:	cmp	w0, #0x0
  406054:	b.eq	4061b8 <ferror@plt+0x3918>  // b.none
  406058:	ldr	x0, [sp, #32]
  40605c:	add	x1, x0, #0x8
  406060:	str	x1, [sp, #32]
  406064:	ldr	x0, [x0]
  406068:	str	x0, [sp, #424]
  40606c:	ldr	w0, [sp, #44]
  406070:	sub	w0, w0, #0x1
  406074:	str	w0, [sp, #44]
  406078:	b	4061e4 <ferror@plt+0x3944>
  40607c:	ldr	x0, [sp, #32]
  406080:	ldr	x2, [x0]
  406084:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406088:	add	x1, x0, #0x6b0
  40608c:	mov	x0, x2
  406090:	bl	402610 <strcmp@plt>
  406094:	cmp	w0, #0x0
  406098:	b.ne	4060c8 <ferror@plt+0x3828>  // b.any
  40609c:	ldr	w0, [sp, #44]
  4060a0:	sub	w0, w0, #0x1
  4060a4:	str	w0, [sp, #44]
  4060a8:	ldr	x0, [sp, #32]
  4060ac:	add	x0, x0, #0x8
  4060b0:	str	x0, [sp, #32]
  4060b4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4060b8:	add	x0, x0, #0x834
  4060bc:	mov	w1, #0x1                   	// #1
  4060c0:	str	w1, [x0]
  4060c4:	b	4061e4 <ferror@plt+0x3944>
  4060c8:	ldr	x0, [sp, #32]
  4060cc:	ldr	x2, [x0]
  4060d0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4060d4:	add	x1, x0, #0x6b8
  4060d8:	mov	x0, x2
  4060dc:	bl	402610 <strcmp@plt>
  4060e0:	cmp	w0, #0x0
  4060e4:	b.ne	40610c <ferror@plt+0x386c>  // b.any
  4060e8:	ldr	w0, [sp, #44]
  4060ec:	sub	w0, w0, #0x1
  4060f0:	str	w0, [sp, #44]
  4060f4:	ldr	x0, [sp, #32]
  4060f8:	add	x0, x0, #0x8
  4060fc:	str	x0, [sp, #32]
  406100:	mov	w0, #0xa                   	// #10
  406104:	str	w0, [sp, #332]
  406108:	b	4061e4 <ferror@plt+0x3944>
  40610c:	ldr	x0, [sp, #32]
  406110:	ldr	x2, [x0]
  406114:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406118:	add	x1, x0, #0x6c0
  40611c:	mov	x0, x2
  406120:	bl	402610 <strcmp@plt>
  406124:	cmp	w0, #0x0
  406128:	b.ne	406150 <ferror@plt+0x38b0>  // b.any
  40612c:	ldr	w0, [sp, #44]
  406130:	sub	w0, w0, #0x1
  406134:	str	w0, [sp, #44]
  406138:	ldr	x0, [sp, #32]
  40613c:	add	x0, x0, #0x8
  406140:	str	x0, [sp, #32]
  406144:	mov	w0, #0x2                   	// #2
  406148:	str	w0, [sp, #332]
  40614c:	b	4061e4 <ferror@plt+0x3944>
  406150:	ldr	x0, [sp, #440]
  406154:	cmp	x0, #0x0
  406158:	b.ne	406180 <ferror@plt+0x38e0>  // b.any
  40615c:	ldr	x0, [sp, #32]
  406160:	add	x1, x0, #0x8
  406164:	str	x1, [sp, #32]
  406168:	ldr	x0, [x0]
  40616c:	str	x0, [sp, #440]
  406170:	ldr	w0, [sp, #44]
  406174:	sub	w0, w0, #0x1
  406178:	str	w0, [sp, #44]
  40617c:	b	4061e4 <ferror@plt+0x3944>
  406180:	ldr	x0, [sp, #432]
  406184:	cmp	x0, #0x0
  406188:	b.ne	4061c0 <ferror@plt+0x3920>  // b.any
  40618c:	ldr	x0, [sp, #32]
  406190:	add	x1, x0, #0x8
  406194:	str	x1, [sp, #32]
  406198:	ldr	x0, [x0]
  40619c:	str	x0, [sp, #432]
  4061a0:	ldr	w0, [sp, #44]
  4061a4:	sub	w0, w0, #0x1
  4061a8:	str	w0, [sp, #44]
  4061ac:	b	4061e4 <ferror@plt+0x3944>
  4061b0:	nop
  4061b4:	b	4061cc <ferror@plt+0x392c>
  4061b8:	nop
  4061bc:	b	4061cc <ferror@plt+0x392c>
  4061c0:	nop
  4061c4:	b	4061cc <ferror@plt+0x392c>
  4061c8:	nop
  4061cc:	ldr	x1, [sp, #400]
  4061d0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4061d4:	add	x0, x0, #0x6c8
  4061d8:	bl	402800 <printf@plt>
  4061dc:	mov	w0, #0x0                   	// #0
  4061e0:	b	40677c <ferror@plt+0x3edc>
  4061e4:	ldr	w0, [sp, #44]
  4061e8:	cmp	w0, #0x0
  4061ec:	b.ne	405fd4 <ferror@plt+0x3734>  // b.any
  4061f0:	ldr	x0, [sp, #440]
  4061f4:	cmp	x0, #0x0
  4061f8:	b.eq	4061c8 <ferror@plt+0x3928>  // b.none
  4061fc:	ldr	x0, [sp, #432]
  406200:	cmp	x0, #0x0
  406204:	b.ne	406228 <ferror@plt+0x3988>  // b.any
  406208:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40620c:	add	x0, x0, #0x700
  406210:	str	x0, [sp, #432]
  406214:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406218:	add	x0, x0, #0x7f8
  40621c:	mov	w1, #0x1                   	// #1
  406220:	str	w1, [x0]
  406224:	b	406338 <ferror@plt+0x3a98>
  406228:	ldr	x0, [sp, #432]
  40622c:	ldrb	w0, [x0]
  406230:	cmp	w0, #0x2d
  406234:	b.ne	406258 <ferror@plt+0x39b8>  // b.any
  406238:	ldr	x0, [sp, #432]
  40623c:	add	x0, x0, #0x1
  406240:	str	x0, [sp, #432]
  406244:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406248:	add	x0, x0, #0x7f8
  40624c:	mov	w1, #0x1                   	// #1
  406250:	str	w1, [x0]
  406254:	b	406264 <ferror@plt+0x39c4>
  406258:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40625c:	add	x0, x0, #0x7f8
  406260:	str	wzr, [x0]
  406264:	ldr	x0, [sp, #432]
  406268:	ldrb	w0, [x0]
  40626c:	cmp	w0, #0x2f
  406270:	b.ls	406338 <ferror@plt+0x3a98>  // b.plast
  406274:	ldr	x0, [sp, #432]
  406278:	ldrb	w0, [x0]
  40627c:	cmp	w0, #0x39
  406280:	b.hi	406338 <ferror@plt+0x3a98>  // b.pmore
  406284:	add	x0, sp, #0x138
  406288:	mov	w2, #0xa                   	// #10
  40628c:	mov	x1, x0
  406290:	ldr	x0, [sp, #432]
  406294:	bl	402340 <strtoll@plt>
  406298:	str	x0, [sp, #392]
  40629c:	bl	402820 <__errno_location@plt>
  4062a0:	ldr	w0, [x0]
  4062a4:	cmp	w0, #0x22
  4062a8:	b.ne	4062cc <ferror@plt+0x3a2c>  // b.any
  4062ac:	ldr	x1, [sp, #392]
  4062b0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4062b4:	cmp	x1, x0
  4062b8:	b.eq	4062f8 <ferror@plt+0x3a58>  // b.none
  4062bc:	ldr	x1, [sp, #392]
  4062c0:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4062c4:	cmp	x1, x0
  4062c8:	b.eq	4062f8 <ferror@plt+0x3a58>  // b.none
  4062cc:	ldr	x0, [sp, #312]
  4062d0:	ldrb	w0, [x0]
  4062d4:	cmp	w0, #0x0
  4062d8:	b.ne	406310 <ferror@plt+0x3a70>  // b.any
  4062dc:	ldr	x0, [sp, #392]
  4062e0:	cmp	x0, #0x0
  4062e4:	b.le	4062f8 <ferror@plt+0x3a58>
  4062e8:	ldr	x1, [sp, #392]
  4062ec:	mov	x0, #0xffff                	// #65535
  4062f0:	cmp	x1, x0
  4062f4:	b.le	406310 <ferror@plt+0x3a70>
  4062f8:	ldr	x1, [sp, #432]
  4062fc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406300:	add	x0, x0, #0x708
  406304:	bl	402800 <printf@plt>
  406308:	mov	w0, #0x0                   	// #0
  40630c:	b	40677c <ferror@plt+0x3edc>
  406310:	ldr	x0, [sp, #312]
  406314:	ldrb	w0, [x0]
  406318:	cmp	w0, #0x0
  40631c:	b.eq	406338 <ferror@plt+0x3a98>  // b.none
  406320:	ldr	x1, [sp, #432]
  406324:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406328:	add	x0, x0, #0x730
  40632c:	bl	402800 <printf@plt>
  406330:	mov	w0, #0x0                   	// #0
  406334:	b	40677c <ferror@plt+0x3edc>
  406338:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40633c:	add	x0, x0, #0x30
  406340:	ldr	x0, [x0]
  406344:	bl	402640 <free@plt>
  406348:	ldr	x0, [sp, #440]
  40634c:	bl	4022c0 <strlen@plt>
  406350:	add	x0, x0, #0x1
  406354:	bl	402450 <malloc@plt>
  406358:	mov	x1, x0
  40635c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406360:	add	x0, x0, #0x30
  406364:	str	x1, [x0]
  406368:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40636c:	add	x0, x0, #0x30
  406370:	ldr	x0, [x0]
  406374:	cmp	x0, #0x0
  406378:	b.eq	4063d0 <ferror@plt+0x3b30>  // b.none
  40637c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406380:	add	x0, x0, #0x30
  406384:	ldr	x0, [x0]
  406388:	ldr	x1, [sp, #440]
  40638c:	bl	402700 <strcpy@plt>
  406390:	mov	w0, #0x1                   	// #1
  406394:	str	w0, [sp, #336]
  406398:	mov	w0, #0x40                  	// #64
  40639c:	str	w0, [sp, #328]
  4063a0:	add	x1, sp, #0x178
  4063a4:	add	x0, sp, #0x148
  4063a8:	mov	x3, x1
  4063ac:	mov	x2, x0
  4063b0:	ldr	x1, [sp, #432]
  4063b4:	ldr	x0, [sp, #440]
  4063b8:	bl	402710 <getaddrinfo@plt>
  4063bc:	str	w0, [sp, #452]
  4063c0:	ldr	w0, [sp, #452]
  4063c4:	cmp	w0, #0x0
  4063c8:	b.eq	406430 <ferror@plt+0x3b90>  // b.none
  4063cc:	b	4063e4 <ferror@plt+0x3b44>
  4063d0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4063d4:	add	x0, x0, #0x750
  4063d8:	bl	402600 <puts@plt>
  4063dc:	mov	w0, #0x0                   	// #0
  4063e0:	b	40677c <ferror@plt+0x3edc>
  4063e4:	ldr	w0, [sp, #452]
  4063e8:	cmn	w0, #0xb
  4063ec:	b.ne	406404 <ferror@plt+0x3b64>  // b.any
  4063f0:	bl	402820 <__errno_location@plt>
  4063f4:	ldr	w0, [x0]
  4063f8:	bl	402570 <strerror@plt>
  4063fc:	str	x0, [sp, #416]
  406400:	b	406410 <ferror@plt+0x3b70>
  406404:	ldr	w0, [sp, #452]
  406408:	bl	402280 <gai_strerror@plt>
  40640c:	str	x0, [sp, #416]
  406410:	ldr	x3, [sp, #416]
  406414:	ldr	x2, [sp, #432]
  406418:	ldr	x1, [sp, #440]
  40641c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406420:	add	x0, x0, #0x778
  406424:	bl	402800 <printf@plt>
  406428:	mov	w0, #0x0                   	// #0
  40642c:	b	40677c <ferror@plt+0x3edc>
  406430:	ldr	x0, [sp, #376]
  406434:	str	x0, [sp, #456]
  406438:	ldr	x0, [sp, #456]
  40643c:	ldr	x7, [x0, #24]
  406440:	ldr	x0, [sp, #456]
  406444:	ldr	w0, [x0, #16]
  406448:	add	x1, sp, #0x38
  40644c:	mov	w6, #0x1                   	// #1
  406450:	mov	w5, #0x0                   	// #0
  406454:	mov	x4, #0x0                   	// #0
  406458:	mov	w3, #0x100                 	// #256
  40645c:	mov	x2, x1
  406460:	mov	w1, w0
  406464:	mov	x0, x7
  406468:	bl	402350 <getnameinfo@plt>
  40646c:	str	w0, [sp, #452]
  406470:	ldr	w0, [sp, #452]
  406474:	cmp	w0, #0x0
  406478:	b.eq	4064c0 <ferror@plt+0x3c20>  // b.none
  40647c:	ldr	w0, [sp, #452]
  406480:	cmn	w0, #0xb
  406484:	b.ne	40649c <ferror@plt+0x3bfc>  // b.any
  406488:	bl	402820 <__errno_location@plt>
  40648c:	ldr	w0, [x0]
  406490:	bl	402570 <strerror@plt>
  406494:	str	x0, [sp, #408]
  406498:	b	4064a8 <ferror@plt+0x3c08>
  40649c:	ldr	w0, [sp, #452]
  4064a0:	bl	402280 <gai_strerror@plt>
  4064a4:	str	x0, [sp, #408]
  4064a8:	ldr	x1, [sp, #408]
  4064ac:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4064b0:	add	x0, x0, #0x7a0
  4064b4:	bl	402800 <printf@plt>
  4064b8:	mov	w0, #0x0                   	// #0
  4064bc:	b	40677c <ferror@plt+0x3edc>
  4064c0:	add	x0, sp, #0x38
  4064c4:	mov	x1, x0
  4064c8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4064cc:	add	x0, x0, #0x7b8
  4064d0:	bl	402800 <printf@plt>
  4064d4:	ldr	x0, [sp, #456]
  4064d8:	ldr	w0, [x0, #4]
  4064dc:	mov	w2, #0x0                   	// #0
  4064e0:	mov	w1, #0x1                   	// #1
  4064e4:	bl	4026e0 <socket@plt>
  4064e8:	mov	w1, w0
  4064ec:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4064f0:	add	x0, x0, #0x2c4
  4064f4:	str	w1, [x0]
  4064f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4064fc:	add	x0, x0, #0x2c4
  406500:	ldr	w0, [x0]
  406504:	cmp	w0, #0x0
  406508:	b.ge	406520 <ferror@plt+0x3c80>  // b.tcont
  40650c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406510:	add	x0, x0, #0x7c8
  406514:	bl	402320 <perror@plt>
  406518:	mov	w0, #0x0                   	// #0
  40651c:	b	40677c <ferror@plt+0x3edc>
  406520:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406524:	add	x0, x0, #0x83c
  406528:	ldr	w0, [x0]
  40652c:	cmp	w0, #0x0
  406530:	b.eq	406574 <ferror@plt+0x3cd4>  // b.none
  406534:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406538:	add	x0, x0, #0x2c4
  40653c:	ldr	w0, [x0]
  406540:	add	x1, sp, #0x144
  406544:	mov	w4, #0x4                   	// #4
  406548:	mov	x3, x1
  40654c:	mov	w2, #0x1                   	// #1
  406550:	mov	w1, #0x1                   	// #1
  406554:	bl	402470 <setsockopt@plt>
  406558:	str	w0, [sp, #452]
  40655c:	ldr	w0, [sp, #452]
  406560:	cmp	w0, #0x0
  406564:	b.ge	406574 <ferror@plt+0x3cd4>  // b.tcont
  406568:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  40656c:	add	x0, x0, #0xe00
  406570:	bl	402320 <perror@plt>
  406574:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406578:	add	x0, x0, #0x2c4
  40657c:	ldr	w3, [x0]
  406580:	ldr	x0, [sp, #456]
  406584:	ldr	x0, [x0, #24]
  406588:	mov	x1, x0
  40658c:	ldr	x0, [sp, #456]
  406590:	ldr	w0, [x0, #16]
  406594:	mov	w2, w0
  406598:	mov	w0, w3
  40659c:	bl	402690 <connect@plt>
  4065a0:	str	w0, [sp, #452]
  4065a4:	ldr	w0, [sp, #452]
  4065a8:	cmp	w0, #0x0
  4065ac:	b.ge	406600 <ferror@plt+0x3d60>  // b.tcont
  4065b0:	ldr	x0, [sp, #456]
  4065b4:	ldr	x0, [x0, #40]
  4065b8:	cmp	x0, #0x0
  4065bc:	b.eq	4065ec <ferror@plt+0x3d4c>  // b.none
  4065c0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4065c4:	add	x0, x0, #0x7d8
  4065c8:	bl	402320 <perror@plt>
  4065cc:	ldr	x0, [sp, #456]
  4065d0:	ldr	x0, [x0, #40]
  4065d4:	str	x0, [sp, #456]
  4065d8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4065dc:	add	x0, x0, #0x2c4
  4065e0:	ldr	w0, [x0]
  4065e4:	bl	402580 <close@plt>
  4065e8:	b	40661c <ferror@plt+0x3d7c>
  4065ec:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4065f0:	add	x0, x0, #0x7f0
  4065f4:	bl	402320 <perror@plt>
  4065f8:	mov	w0, #0x0                   	// #0
  4065fc:	b	40677c <ferror@plt+0x3edc>
  406600:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406604:	add	x0, x0, #0x374
  406608:	ldr	w0, [x0]
  40660c:	add	w1, w0, #0x1
  406610:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406614:	add	x0, x0, #0x374
  406618:	str	w1, [x0]
  40661c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406620:	add	x0, x0, #0x374
  406624:	ldr	w0, [x0]
  406628:	cmp	w0, #0x0
  40662c:	b.eq	406438 <ferror@plt+0x3b98>  // b.none
  406630:	ldr	x0, [sp, #376]
  406634:	bl	4022a0 <freeaddrinfo@plt>
  406638:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40663c:	add	x0, x0, #0x30
  406640:	ldr	x0, [x0]
  406644:	mov	x1, x0
  406648:	ldr	x0, [sp, #440]
  40664c:	bl	406d3c <ferror@plt+0x449c>
  406650:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406654:	add	x0, x0, #0x834
  406658:	ldr	w0, [x0]
  40665c:	cmp	w0, #0x0
  406660:	b.eq	4066e4 <ferror@plt+0x3e44>  // b.none
  406664:	ldr	x0, [sp, #424]
  406668:	cmp	x0, #0x0
  40666c:	b.ne	4066e4 <ferror@plt+0x3e44>  // b.any
  406670:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406674:	add	x0, x0, #0x498
  406678:	bl	402840 <getenv@plt>
  40667c:	str	x0, [sp, #424]
  406680:	ldr	x0, [sp, #424]
  406684:	cmp	x0, #0x0
  406688:	b.eq	4066b8 <ferror@plt+0x3e18>  // b.none
  40668c:	ldr	x0, [sp, #424]
  406690:	bl	4024d0 <getpwnam@plt>
  406694:	str	x0, [sp, #384]
  406698:	ldr	x0, [sp, #384]
  40669c:	cmp	x0, #0x0
  4066a0:	b.eq	4066e4 <ferror@plt+0x3e44>  // b.none
  4066a4:	ldr	x0, [sp, #384]
  4066a8:	ldr	w19, [x0, #16]
  4066ac:	bl	402390 <getuid@plt>
  4066b0:	cmp	w19, w0
  4066b4:	b.eq	4066e4 <ferror@plt+0x3e44>  // b.none
  4066b8:	bl	402390 <getuid@plt>
  4066bc:	bl	402620 <getpwuid@plt>
  4066c0:	str	x0, [sp, #384]
  4066c4:	ldr	x0, [sp, #384]
  4066c8:	cmp	x0, #0x0
  4066cc:	b.eq	4066e0 <ferror@plt+0x3e40>  // b.none
  4066d0:	ldr	x0, [sp, #384]
  4066d4:	ldr	x0, [x0]
  4066d8:	str	x0, [sp, #424]
  4066dc:	b	4066e4 <ferror@plt+0x3e44>
  4066e0:	str	xzr, [sp, #424]
  4066e4:	ldr	x0, [sp, #424]
  4066e8:	cmp	x0, #0x0
  4066ec:	b.eq	40670c <ferror@plt+0x3e6c>  // b.none
  4066f0:	ldr	x1, [sp, #424]
  4066f4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4066f8:	add	x0, x0, #0x498
  4066fc:	bl	405870 <ferror@plt+0x2fd0>
  406700:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406704:	add	x0, x0, #0x498
  406708:	bl	4059a0 <ferror@plt+0x3100>
  40670c:	mov	w3, #0x0                   	// #0
  406710:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406714:	add	x2, x0, #0x538
  406718:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40671c:	add	x1, x0, #0x820
  406720:	adrp	x0, 405000 <ferror@plt+0x2760>
  406724:	add	x0, x0, #0xc38
  406728:	bl	406788 <ferror@plt+0x3ee8>
  40672c:	str	wzr, [sp, #452]
  406730:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406734:	add	x0, x0, #0x6a0
  406738:	bl	4022f0 <_setjmp@plt>
  40673c:	cmp	w0, #0x0
  406740:	b.ne	406750 <ferror@plt+0x3eb0>  // b.any
  406744:	ldr	x0, [sp, #424]
  406748:	bl	40e808 <ferror@plt+0xbf68>
  40674c:	b	406758 <ferror@plt+0x3eb8>
  406750:	mov	w0, #0x1                   	// #1
  406754:	str	w0, [sp, #452]
  406758:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40675c:	add	x0, x0, #0x2c4
  406760:	ldr	w0, [x0]
  406764:	bl	402580 <close@plt>
  406768:	ldr	w1, [sp, #452]
  40676c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406770:	add	x0, x0, #0x828
  406774:	bl	412144 <ferror@plt+0xf8a4>
  406778:	mov	w0, #0x0                   	// #0
  40677c:	ldr	x19, [sp, #16]
  406780:	ldp	x29, x30, [sp], #464
  406784:	ret
  406788:	sub	sp, sp, #0x430
  40678c:	stp	x29, x30, [sp]
  406790:	mov	x29, sp
  406794:	str	x0, [sp, #24]
  406798:	str	x1, [sp, #1016]
  40679c:	str	x2, [sp, #1024]
  4067a0:	str	x3, [sp, #1032]
  4067a4:	str	x4, [sp, #1040]
  4067a8:	str	x5, [sp, #1048]
  4067ac:	str	x6, [sp, #1056]
  4067b0:	str	x7, [sp, #1064]
  4067b4:	add	x0, sp, #0x400
  4067b8:	stur	q0, [x0, #-144]
  4067bc:	add	x0, sp, #0x400
  4067c0:	stur	q1, [x0, #-128]
  4067c4:	add	x0, sp, #0x400
  4067c8:	stur	q2, [x0, #-112]
  4067cc:	add	x0, sp, #0x400
  4067d0:	stur	q3, [x0, #-96]
  4067d4:	add	x0, sp, #0x400
  4067d8:	stur	q4, [x0, #-80]
  4067dc:	add	x0, sp, #0x400
  4067e0:	stur	q5, [x0, #-64]
  4067e4:	add	x0, sp, #0x400
  4067e8:	stur	q6, [x0, #-48]
  4067ec:	add	x0, sp, #0x400
  4067f0:	stur	q7, [x0, #-32]
  4067f4:	str	wzr, [sp, #876]
  4067f8:	add	x0, sp, #0x430
  4067fc:	str	x0, [sp, #840]
  406800:	add	x0, sp, #0x430
  406804:	str	x0, [sp, #848]
  406808:	add	x0, sp, #0x3f0
  40680c:	str	x0, [sp, #856]
  406810:	mov	w0, #0xffffffc8            	// #-56
  406814:	str	w0, [sp, #864]
  406818:	mov	w0, #0xffffff80            	// #-128
  40681c:	str	w0, [sp, #868]
  406820:	nop
  406824:	ldr	w2, [sp, #876]
  406828:	add	w0, w2, #0x1
  40682c:	str	w0, [sp, #876]
  406830:	ldr	w1, [sp, #864]
  406834:	ldr	x0, [sp, #840]
  406838:	cmp	w1, #0x0
  40683c:	b.lt	406850 <ferror@plt+0x3fb0>  // b.tstop
  406840:	add	x1, x0, #0xf
  406844:	and	x1, x1, #0xfffffffffffffff8
  406848:	str	x1, [sp, #840]
  40684c:	b	406880 <ferror@plt+0x3fe0>
  406850:	add	w3, w1, #0x8
  406854:	str	w3, [sp, #864]
  406858:	ldr	w3, [sp, #864]
  40685c:	cmp	w3, #0x0
  406860:	b.le	406874 <ferror@plt+0x3fd4>
  406864:	add	x1, x0, #0xf
  406868:	and	x1, x1, #0xfffffffffffffff8
  40686c:	str	x1, [sp, #840]
  406870:	b	406880 <ferror@plt+0x3fe0>
  406874:	ldr	x3, [sp, #848]
  406878:	sxtw	x0, w1
  40687c:	add	x0, x3, x0
  406880:	ldr	x3, [x0]
  406884:	sxtw	x0, w2
  406888:	lsl	x0, x0, #3
  40688c:	add	x1, sp, #0x28
  406890:	str	x3, [x1, x0]
  406894:	sxtw	x0, w2
  406898:	lsl	x0, x0, #3
  40689c:	add	x1, sp, #0x28
  4068a0:	ldr	x0, [x1, x0]
  4068a4:	cmp	x0, #0x0
  4068a8:	b.ne	406824 <ferror@plt+0x3f84>  // b.any
  4068ac:	ldr	w0, [sp, #876]
  4068b0:	sub	w0, w0, #0x1
  4068b4:	add	x1, sp, #0x28
  4068b8:	ldr	x2, [sp, #24]
  4068bc:	blr	x2
  4068c0:	ldp	x29, x30, [sp]
  4068c4:	add	sp, sp, #0x430
  4068c8:	ret
  4068cc:	stp	x29, x30, [sp, #-48]!
  4068d0:	mov	x29, sp
  4068d4:	str	x0, [sp, #24]
  4068d8:	mov	w2, #0x20                  	// #32
  4068dc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4068e0:	add	x1, x0, #0x448
  4068e4:	ldr	x0, [sp, #24]
  4068e8:	bl	4122a8 <ferror@plt+0xfa08>
  4068ec:	str	x0, [sp, #40]
  4068f0:	ldr	x0, [sp, #40]
  4068f4:	cmp	x0, #0x0
  4068f8:	b.eq	406904 <ferror@plt+0x4064>  // b.none
  4068fc:	ldr	x0, [sp, #40]
  406900:	b	40691c <ferror@plt+0x407c>
  406904:	mov	w2, #0x20                  	// #32
  406908:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40690c:	add	x1, x0, #0x6d0
  406910:	ldr	x0, [sp, #24]
  406914:	bl	4122a8 <ferror@plt+0xfa08>
  406918:	nop
  40691c:	ldp	x29, x30, [sp], #48
  406920:	ret
  406924:	stp	x29, x30, [sp, #-48]!
  406928:	mov	x29, sp
  40692c:	str	x19, [sp, #16]
  406930:	str	w0, [sp, #44]
  406934:	str	x1, [sp, #32]
  406938:	str	w2, [sp, #40]
  40693c:	bl	40f680 <ferror@plt+0xcde0>
  406940:	ldr	w0, [sp, #44]
  406944:	cmp	w0, #0x0
  406948:	b.ne	406958 <ferror@plt+0x40b8>  // b.any
  40694c:	mov	w0, #0xa                   	// #10
  406950:	bl	402850 <putchar@plt>
  406954:	b	406970 <ferror@plt+0x40d0>
  406958:	mov	x1, #0x0                   	// #0
  40695c:	mov	w0, #0x2                   	// #2
  406960:	bl	402410 <signal@plt>
  406964:	mov	x1, #0x0                   	// #0
  406968:	mov	w0, #0x3                   	// #3
  40696c:	bl	402410 <signal@plt>
  406970:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406974:	add	x0, x0, #0x68c
  406978:	ldrb	w0, [x0]
  40697c:	cmp	w0, #0x0
  406980:	b.ne	4069a0 <ferror@plt+0x4100>  // b.any
  406984:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406988:	add	x0, x0, #0x848
  40698c:	ldr	x0, [x0]
  406990:	mov	x1, x0
  406994:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406998:	add	x0, x0, #0x8a8
  40699c:	bl	402800 <printf@plt>
  4069a0:	ldr	x0, [sp, #32]
  4069a4:	cmp	x0, #0x0
  4069a8:	b.eq	406a54 <ferror@plt+0x41b4>  // b.none
  4069ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4069b0:	add	x19, x0, #0x78
  4069b4:	b	4069c4 <ferror@plt+0x4124>
  4069b8:	ldr	w0, [sp, #40]
  4069bc:	sub	w0, w0, #0x1
  4069c0:	str	w0, [sp, #40]
  4069c4:	ldr	w0, [sp, #40]
  4069c8:	cmp	w0, #0x0
  4069cc:	b.le	4069f8 <ferror@plt+0x4158>
  4069d0:	ldr	x1, [sp, #32]
  4069d4:	add	x0, x1, #0x1
  4069d8:	str	x0, [sp, #32]
  4069dc:	mov	x0, x19
  4069e0:	add	x19, x0, #0x1
  4069e4:	ldrb	w1, [x1]
  4069e8:	strb	w1, [x0]
  4069ec:	ldrb	w0, [x0]
  4069f0:	cmp	w0, #0xa
  4069f4:	b.ne	4069b8 <ferror@plt+0x4118>  // b.any
  4069f8:	str	xzr, [sp, #32]
  4069fc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406a00:	add	x0, x0, #0x78
  406a04:	cmp	x19, x0
  406a08:	b.eq	406a5c <ferror@plt+0x41bc>  // b.none
  406a0c:	sub	x19, x19, #0x1
  406a10:	ldrb	w0, [x19]
  406a14:	cmp	w0, #0xa
  406a18:	b.ne	406a5c <ferror@plt+0x41bc>  // b.any
  406a1c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406a20:	add	x0, x0, #0x78
  406a24:	cmp	x19, x0
  406a28:	b.eq	406a5c <ferror@plt+0x41bc>  // b.none
  406a2c:	strb	wzr, [x19]
  406a30:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406a34:	add	x0, x0, #0x68c
  406a38:	ldrb	w0, [x0]
  406a3c:	cmp	w0, #0x0
  406a40:	b.ne	406af8 <ferror@plt+0x4258>  // b.any
  406a44:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406a48:	add	x0, x0, #0x78
  406a4c:	bl	402600 <puts@plt>
  406a50:	b	406af8 <ferror@plt+0x4258>
  406a54:	nop
  406a58:	b	406a60 <ferror@plt+0x41c0>
  406a5c:	nop
  406a60:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406a64:	add	x0, x0, #0x68c
  406a68:	ldrb	w0, [x0]
  406a6c:	cmp	w0, #0x0
  406a70:	b.eq	406a90 <ferror@plt+0x41f0>  // b.none
  406a74:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406a78:	add	x0, x0, #0x848
  406a7c:	ldr	x0, [x0]
  406a80:	mov	x1, x0
  406a84:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406a88:	add	x0, x0, #0x8a8
  406a8c:	bl	402800 <printf@plt>
  406a90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406a94:	add	x0, x0, #0x10
  406a98:	ldr	x0, [x0]
  406a9c:	mov	x2, x0
  406aa0:	mov	w1, #0x100                 	// #256
  406aa4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406aa8:	add	x0, x0, #0x78
  406aac:	bl	402870 <fgets@plt>
  406ab0:	cmp	x0, #0x0
  406ab4:	b.ne	406af8 <ferror@plt+0x4258>  // b.any
  406ab8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406abc:	add	x0, x0, #0x10
  406ac0:	ldr	x0, [x0]
  406ac4:	bl	4025f0 <feof@plt>
  406ac8:	cmp	w0, #0x0
  406acc:	b.ne	406ae8 <ferror@plt+0x4248>  // b.any
  406ad0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406ad4:	add	x0, x0, #0x10
  406ad8:	ldr	x0, [x0]
  406adc:	bl	4028a0 <ferror@plt>
  406ae0:	cmp	w0, #0x0
  406ae4:	b.eq	406bcc <ferror@plt+0x432c>  // b.none
  406ae8:	mov	w0, #0xa                   	// #10
  406aec:	bl	402850 <putchar@plt>
  406af0:	bl	4051ec <ferror@plt+0x294c>
  406af4:	b	406bcc <ferror@plt+0x432c>
  406af8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406afc:	add	x0, x0, #0x78
  406b00:	ldrb	w0, [x0]
  406b04:	cmp	w0, #0x0
  406b08:	b.eq	406bd4 <ferror@plt+0x4334>  // b.none
  406b0c:	bl	402a78 <ferror@plt+0x1d8>
  406b10:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406b14:	add	x0, x0, #0x280
  406b18:	ldr	x0, [x0]
  406b1c:	cmp	x0, #0x0
  406b20:	b.eq	406bdc <ferror@plt+0x433c>  // b.none
  406b24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406b28:	add	x0, x0, #0x280
  406b2c:	ldr	x0, [x0]
  406b30:	bl	4068cc <ferror@plt+0x402c>
  406b34:	mov	x19, x0
  406b38:	mov	x0, x19
  406b3c:	bl	412358 <ferror@plt+0xfab8>
  406b40:	cmp	w0, #0x0
  406b44:	b.eq	406b58 <ferror@plt+0x42b8>  // b.none
  406b48:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406b4c:	add	x0, x0, #0x8b0
  406b50:	bl	402600 <puts@plt>
  406b54:	b	406bc8 <ferror@plt+0x4328>
  406b58:	cmp	x19, #0x0
  406b5c:	b.ne	406b70 <ferror@plt+0x42d0>  // b.any
  406b60:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406b64:	add	x0, x0, #0x8c8
  406b68:	bl	402600 <puts@plt>
  406b6c:	b	406bc8 <ferror@plt+0x4328>
  406b70:	ldr	w0, [x19, #24]
  406b74:	cmp	w0, #0x0
  406b78:	b.eq	406ba0 <ferror@plt+0x4300>  // b.none
  406b7c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406b80:	add	x0, x0, #0x374
  406b84:	ldr	w0, [x0]
  406b88:	cmp	w0, #0x0
  406b8c:	b.ne	406ba0 <ferror@plt+0x4300>  // b.any
  406b90:	adrp	x0, 41b000 <argp_failure@@Base+0x27b0>
  406b94:	add	x0, x0, #0xbd8
  406b98:	bl	402600 <puts@plt>
  406b9c:	b	406bc8 <ferror@plt+0x4328>
  406ba0:	ldr	x2, [x19, #16]
  406ba4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406ba8:	add	x0, x0, #0x278
  406bac:	ldr	w3, [x0]
  406bb0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406bb4:	add	x1, x0, #0x280
  406bb8:	mov	w0, w3
  406bbc:	blr	x2
  406bc0:	cmp	w0, #0x0
  406bc4:	b.ne	406be4 <ferror@plt+0x4344>  // b.any
  406bc8:	b	406970 <ferror@plt+0x40d0>
  406bcc:	nop
  406bd0:	b	406be8 <ferror@plt+0x4348>
  406bd4:	nop
  406bd8:	b	406be8 <ferror@plt+0x4348>
  406bdc:	nop
  406be0:	b	406be8 <ferror@plt+0x4348>
  406be4:	nop
  406be8:	ldr	w0, [sp, #44]
  406bec:	cmp	w0, #0x0
  406bf0:	b.ne	406c20 <ferror@plt+0x4380>  // b.any
  406bf4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406bf8:	add	x0, x0, #0x374
  406bfc:	ldr	w0, [x0]
  406c00:	cmp	w0, #0x0
  406c04:	b.ne	406c18 <ferror@plt+0x4378>  // b.any
  406c08:	mov	w1, #0x1                   	// #1
  406c0c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  406c10:	add	x0, x0, #0x378
  406c14:	bl	4027c0 <longjmp@plt>
  406c18:	mov	w0, #0x0                   	// #0
  406c1c:	bl	40f634 <ferror@plt+0xcd94>
  406c20:	nop
  406c24:	ldr	x19, [sp, #16]
  406c28:	ldp	x29, x30, [sp], #48
  406c2c:	ret
  406c30:	stp	x29, x30, [sp, #-48]!
  406c34:	mov	x29, sp
  406c38:	stp	x19, x20, [sp, #16]
  406c3c:	str	w0, [sp, #44]
  406c40:	str	x1, [sp, #32]
  406c44:	ldr	w0, [sp, #44]
  406c48:	cmp	w0, #0x1
  406c4c:	b.ne	406d14 <ferror@plt+0x4474>  // b.any
  406c50:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406c54:	add	x0, x0, #0x8e0
  406c58:	bl	402600 <puts@plt>
  406c5c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  406c60:	add	x19, x0, #0x448
  406c64:	b	406c98 <ferror@plt+0x43f8>
  406c68:	ldr	x0, [x19, #8]
  406c6c:	cmp	x0, #0x0
  406c70:	b.eq	406c94 <ferror@plt+0x43f4>  // b.none
  406c74:	ldr	x0, [x19]
  406c78:	ldr	x1, [x19, #8]
  406c7c:	mov	x3, x1
  406c80:	mov	x2, x0
  406c84:	mov	w1, #0x8                   	// #8
  406c88:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406c8c:	add	x0, x0, #0x910
  406c90:	bl	402800 <printf@plt>
  406c94:	add	x19, x19, #0x20
  406c98:	ldr	x0, [x19]
  406c9c:	cmp	x0, #0x0
  406ca0:	b.ne	406c68 <ferror@plt+0x43c8>  // b.any
  406ca4:	mov	w0, #0x0                   	// #0
  406ca8:	b	406d30 <ferror@plt+0x4490>
  406cac:	ldr	x0, [sp, #32]
  406cb0:	add	x0, x0, #0x8
  406cb4:	str	x0, [sp, #32]
  406cb8:	ldr	x0, [sp, #32]
  406cbc:	ldr	x20, [x0]
  406cc0:	mov	x0, x20
  406cc4:	bl	4068cc <ferror@plt+0x402c>
  406cc8:	mov	x19, x0
  406ccc:	mov	x0, x19
  406cd0:	bl	412358 <ferror@plt+0xfab8>
  406cd4:	cmp	w0, #0x0
  406cd8:	b.eq	406cf0 <ferror@plt+0x4450>  // b.none
  406cdc:	mov	x1, x20
  406ce0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406ce4:	add	x0, x0, #0x920
  406ce8:	bl	402800 <printf@plt>
  406cec:	b	406d14 <ferror@plt+0x4474>
  406cf0:	cmp	x19, #0x0
  406cf4:	b.ne	406d0c <ferror@plt+0x446c>  // b.any
  406cf8:	mov	x1, x20
  406cfc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406d00:	add	x0, x0, #0x940
  406d04:	bl	402800 <printf@plt>
  406d08:	b	406d14 <ferror@plt+0x4474>
  406d0c:	ldr	x0, [x19, #8]
  406d10:	bl	402600 <puts@plt>
  406d14:	ldr	w0, [sp, #44]
  406d18:	sub	w0, w0, #0x1
  406d1c:	str	w0, [sp, #44]
  406d20:	ldr	w0, [sp, #44]
  406d24:	cmp	w0, #0x0
  406d28:	b.gt	406cac <ferror@plt+0x440c>
  406d2c:	mov	w0, #0x0                   	// #0
  406d30:	ldp	x19, x20, [sp, #16]
  406d34:	ldp	x29, x30, [sp], #48
  406d38:	ret
  406d3c:	stp	x29, x30, [sp, #-80]!
  406d40:	mov	x29, sp
  406d44:	str	x19, [sp, #16]
  406d48:	str	x0, [sp, #40]
  406d4c:	str	x1, [sp, #32]
  406d50:	str	wzr, [sp, #76]
  406d54:	ldr	x0, [sp, #40]
  406d58:	bl	4022c0 <strlen@plt>
  406d5c:	str	w0, [sp, #72]
  406d60:	ldr	x0, [sp, #32]
  406d64:	bl	4022c0 <strlen@plt>
  406d68:	str	w0, [sp, #68]
  406d6c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406d70:	add	x0, x0, #0x838
  406d74:	ldr	w0, [x0]
  406d78:	cmp	w0, #0x0
  406d7c:	b.ne	407128 <ferror@plt+0x4888>  // b.any
  406d80:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406d84:	add	x0, x0, #0x320
  406d88:	ldr	x0, [x0]
  406d8c:	cmp	x0, #0x0
  406d90:	b.ne	406df0 <ferror@plt+0x4550>  // b.any
  406d94:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406d98:	add	x0, x0, #0x960
  406d9c:	bl	402840 <getenv@plt>
  406da0:	str	x0, [sp, #56]
  406da4:	ldr	x0, [sp, #56]
  406da8:	cmp	x0, #0x0
  406dac:	b.eq	406dd4 <ferror@plt+0x4534>  // b.none
  406db0:	ldr	x1, [sp, #56]
  406db4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406db8:	add	x0, x0, #0x968
  406dbc:	bl	414e44 <argp_usage@@Base+0xee8>
  406dc0:	mov	x1, x0
  406dc4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406dc8:	add	x0, x0, #0x320
  406dcc:	str	x1, [x0]
  406dd0:	b	406df0 <ferror@plt+0x4550>
  406dd4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406dd8:	add	x0, x0, #0x978
  406ddc:	bl	414de4 <argp_usage@@Base+0xe88>
  406de0:	mov	x1, x0
  406de4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406de8:	add	x0, x0, #0x320
  406dec:	str	x1, [x0]
  406df0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406df4:	add	x0, x0, #0x320
  406df8:	ldr	x2, [x0]
  406dfc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406e00:	add	x1, x0, #0x988
  406e04:	mov	x0, x2
  406e08:	bl	402440 <fopen@plt>
  406e0c:	str	x0, [sp, #48]
  406e10:	ldr	x0, [sp, #48]
  406e14:	cmp	x0, #0x0
  406e18:	b.eq	407130 <ferror@plt+0x4890>  // b.none
  406e1c:	ldr	x2, [sp, #48]
  406e20:	mov	w1, #0x100                 	// #256
  406e24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406e28:	add	x0, x0, #0x78
  406e2c:	bl	402870 <fgets@plt>
  406e30:	cmp	x0, #0x0
  406e34:	b.eq	407110 <ferror@plt+0x4870>  // b.none
  406e38:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406e3c:	add	x0, x0, #0x78
  406e40:	ldrb	w0, [x0]
  406e44:	cmp	w0, #0x0
  406e48:	b.eq	407118 <ferror@plt+0x4878>  // b.none
  406e4c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406e50:	add	x0, x0, #0x78
  406e54:	ldrb	w0, [x0]
  406e58:	cmp	w0, #0x23
  406e5c:	b.eq	4070e8 <ferror@plt+0x4848>  // b.none
  406e60:	ldr	w0, [sp, #76]
  406e64:	cmp	w0, #0x0
  406e68:	b.eq	406ea0 <ferror@plt+0x4600>  // b.none
  406e6c:	bl	402630 <__ctype_b_loc@plt>
  406e70:	ldr	x1, [x0]
  406e74:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406e78:	add	x0, x0, #0x78
  406e7c:	ldrb	w0, [x0]
  406e80:	and	x0, x0, #0xff
  406e84:	lsl	x0, x0, #1
  406e88:	add	x0, x1, x0
  406e8c:	ldrh	w0, [x0]
  406e90:	and	w0, w0, #0x2000
  406e94:	cmp	w0, #0x0
  406e98:	b.ne	406ea0 <ferror@plt+0x4600>  // b.any
  406e9c:	str	wzr, [sp, #76]
  406ea0:	ldr	w0, [sp, #76]
  406ea4:	cmp	w0, #0x0
  406ea8:	b.ne	407000 <ferror@plt+0x4760>  // b.any
  406eac:	bl	402630 <__ctype_b_loc@plt>
  406eb0:	ldr	x1, [x0]
  406eb4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406eb8:	add	x0, x0, #0x78
  406ebc:	ldrb	w0, [x0]
  406ec0:	and	x0, x0, #0xff
  406ec4:	lsl	x0, x0, #1
  406ec8:	add	x0, x1, x0
  406ecc:	ldrh	w0, [x0]
  406ed0:	and	w0, w0, #0x2000
  406ed4:	cmp	w0, #0x0
  406ed8:	b.ne	4070f0 <ferror@plt+0x4850>  // b.any
  406edc:	ldrsw	x0, [sp, #72]
  406ee0:	mov	x2, x0
  406ee4:	ldr	x1, [sp, #40]
  406ee8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406eec:	add	x0, x0, #0x78
  406ef0:	bl	402660 <strncasecmp@plt>
  406ef4:	cmp	w0, #0x0
  406ef8:	b.ne	406f30 <ferror@plt+0x4690>  // b.any
  406efc:	ldrsw	x1, [sp, #72]
  406f00:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406f04:	add	x0, x0, #0x78
  406f08:	add	x3, x1, x0
  406f0c:	ldrsw	x0, [sp, #72]
  406f10:	mov	x1, #0x100                 	// #256
  406f14:	sub	x0, x1, x0
  406f18:	mov	x2, x0
  406f1c:	mov	x1, x3
  406f20:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406f24:	add	x0, x0, #0x78
  406f28:	bl	4027d0 <strncpy@plt>
  406f2c:	b	406fbc <ferror@plt+0x471c>
  406f30:	ldrsw	x0, [sp, #68]
  406f34:	mov	x2, x0
  406f38:	ldr	x1, [sp, #32]
  406f3c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406f40:	add	x0, x0, #0x78
  406f44:	bl	402660 <strncasecmp@plt>
  406f48:	cmp	w0, #0x0
  406f4c:	b.ne	406f84 <ferror@plt+0x46e4>  // b.any
  406f50:	ldrsw	x1, [sp, #68]
  406f54:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406f58:	add	x0, x0, #0x78
  406f5c:	add	x3, x1, x0
  406f60:	ldrsw	x0, [sp, #68]
  406f64:	mov	x1, #0x100                 	// #256
  406f68:	sub	x0, x1, x0
  406f6c:	mov	x2, x0
  406f70:	mov	x1, x3
  406f74:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406f78:	add	x0, x0, #0x78
  406f7c:	bl	4027d0 <strncpy@plt>
  406f80:	b	406fbc <ferror@plt+0x471c>
  406f84:	mov	x2, #0x7                   	// #7
  406f88:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  406f8c:	add	x1, x0, #0x990
  406f90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406f94:	add	x0, x0, #0x78
  406f98:	bl	402660 <strncasecmp@plt>
  406f9c:	cmp	w0, #0x0
  406fa0:	b.ne	4070f8 <ferror@plt+0x4858>  // b.any
  406fa4:	mov	x2, #0xf9                  	// #249
  406fa8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406fac:	add	x1, x0, #0x7f
  406fb0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406fb4:	add	x0, x0, #0x78
  406fb8:	bl	4027d0 <strncpy@plt>
  406fbc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406fc0:	add	x0, x0, #0x78
  406fc4:	ldrb	w0, [x0]
  406fc8:	cmp	w0, #0x20
  406fcc:	b.eq	406ff8 <ferror@plt+0x4758>  // b.none
  406fd0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406fd4:	add	x0, x0, #0x78
  406fd8:	ldrb	w0, [x0]
  406fdc:	cmp	w0, #0x9
  406fe0:	b.eq	406ff8 <ferror@plt+0x4758>  // b.none
  406fe4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  406fe8:	add	x0, x0, #0x78
  406fec:	ldrb	w0, [x0]
  406ff0:	cmp	w0, #0xa
  406ff4:	b.ne	407100 <ferror@plt+0x4860>  // b.any
  406ff8:	mov	w0, #0x1                   	// #1
  406ffc:	str	w0, [sp, #76]
  407000:	bl	402a78 <ferror@plt+0x1d8>
  407004:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407008:	add	x0, x0, #0x280
  40700c:	ldr	x0, [x0]
  407010:	cmp	x0, #0x0
  407014:	b.eq	407108 <ferror@plt+0x4868>  // b.none
  407018:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40701c:	add	x0, x0, #0x280
  407020:	ldr	x0, [x0]
  407024:	bl	4068cc <ferror@plt+0x402c>
  407028:	mov	x19, x0
  40702c:	mov	x0, x19
  407030:	bl	412358 <ferror@plt+0xfab8>
  407034:	cmp	w0, #0x0
  407038:	b.eq	40705c <ferror@plt+0x47bc>  // b.none
  40703c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407040:	add	x0, x0, #0x280
  407044:	ldr	x0, [x0]
  407048:	mov	x1, x0
  40704c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  407050:	add	x0, x0, #0x998
  407054:	bl	402800 <printf@plt>
  407058:	b	40710c <ferror@plt+0x486c>
  40705c:	cmp	x19, #0x0
  407060:	b.ne	407084 <ferror@plt+0x47e4>  // b.any
  407064:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407068:	add	x0, x0, #0x280
  40706c:	ldr	x0, [x0]
  407070:	mov	x1, x0
  407074:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  407078:	add	x0, x0, #0x9b0
  40707c:	bl	402800 <printf@plt>
  407080:	b	40710c <ferror@plt+0x486c>
  407084:	ldr	w0, [x19, #24]
  407088:	cmp	w0, #0x0
  40708c:	b.eq	4070c4 <ferror@plt+0x4824>  // b.none
  407090:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407094:	add	x0, x0, #0x374
  407098:	ldr	w0, [x0]
  40709c:	cmp	w0, #0x0
  4070a0:	b.ne	4070c4 <ferror@plt+0x4824>  // b.any
  4070a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4070a8:	add	x0, x0, #0x280
  4070ac:	ldr	x0, [x0]
  4070b0:	mov	x1, x0
  4070b4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4070b8:	add	x0, x0, #0x9c8
  4070bc:	bl	402800 <printf@plt>
  4070c0:	b	40710c <ferror@plt+0x486c>
  4070c4:	ldr	x2, [x19, #16]
  4070c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4070cc:	add	x0, x0, #0x278
  4070d0:	ldr	w3, [x0]
  4070d4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4070d8:	add	x1, x0, #0x280
  4070dc:	mov	w0, w3
  4070e0:	blr	x2
  4070e4:	b	406e1c <ferror@plt+0x457c>
  4070e8:	nop
  4070ec:	b	406e1c <ferror@plt+0x457c>
  4070f0:	nop
  4070f4:	b	406e1c <ferror@plt+0x457c>
  4070f8:	nop
  4070fc:	b	406e1c <ferror@plt+0x457c>
  407100:	nop
  407104:	b	406e1c <ferror@plt+0x457c>
  407108:	nop
  40710c:	b	406e1c <ferror@plt+0x457c>
  407110:	nop
  407114:	b	40711c <ferror@plt+0x487c>
  407118:	nop
  40711c:	ldr	x0, [sp, #48]
  407120:	bl	402420 <fclose@plt>
  407124:	b	407134 <ferror@plt+0x4894>
  407128:	nop
  40712c:	b	407134 <ferror@plt+0x4894>
  407130:	nop
  407134:	ldr	x19, [sp, #16]
  407138:	ldp	x29, x30, [sp], #80
  40713c:	ret
  407140:	stp	x29, x30, [sp, #-16]!
  407144:	mov	x29, sp
  407148:	bl	40f308 <ferror@plt+0xca68>
  40714c:	bl	407724 <ferror@plt+0x4e84>
  407150:	bl	409c14 <ferror@plt+0x7374>
  407154:	bl	4083b8 <ferror@plt+0x5b18>
  407158:	nop
  40715c:	ldp	x29, x30, [sp], #16
  407160:	ret
  407164:	stp	x29, x30, [sp, #-48]!
  407168:	mov	x29, sp
  40716c:	str	w0, [sp, #44]
  407170:	str	x1, [sp, #32]
  407174:	str	x2, [sp, #24]
  407178:	ldr	w0, [sp, #44]
  40717c:	cmp	w0, #0x72
  407180:	b.eq	407398 <ferror@plt+0x4af8>  // b.none
  407184:	ldr	w0, [sp, #44]
  407188:	cmp	w0, #0x72
  40718c:	b.gt	4073ac <ferror@plt+0x4b0c>
  407190:	ldr	w0, [sp, #44]
  407194:	cmp	w0, #0x6e
  407198:	b.eq	40738c <ferror@plt+0x4aec>  // b.none
  40719c:	ldr	w0, [sp, #44]
  4071a0:	cmp	w0, #0x6e
  4071a4:	b.gt	4073ac <ferror@plt+0x4b0c>
  4071a8:	ldr	w0, [sp, #44]
  4071ac:	cmp	w0, #0x6c
  4071b0:	b.eq	407368 <ferror@plt+0x4ac8>  // b.none
  4071b4:	ldr	w0, [sp, #44]
  4071b8:	cmp	w0, #0x6c
  4071bc:	b.gt	4073ac <ferror@plt+0x4b0c>
  4071c0:	ldr	w0, [sp, #44]
  4071c4:	cmp	w0, #0x65
  4071c8:	b.eq	40735c <ferror@plt+0x4abc>  // b.none
  4071cc:	ldr	w0, [sp, #44]
  4071d0:	cmp	w0, #0x65
  4071d4:	b.gt	4073ac <ferror@plt+0x4b0c>
  4071d8:	ldr	w0, [sp, #44]
  4071dc:	cmp	w0, #0x64
  4071e0:	b.eq	407348 <ferror@plt+0x4aa8>  // b.none
  4071e4:	ldr	w0, [sp, #44]
  4071e8:	cmp	w0, #0x64
  4071ec:	b.gt	4073ac <ferror@plt+0x4b0c>
  4071f0:	ldr	w0, [sp, #44]
  4071f4:	cmp	w0, #0x63
  4071f8:	b.eq	407334 <ferror@plt+0x4a94>  // b.none
  4071fc:	ldr	w0, [sp, #44]
  407200:	cmp	w0, #0x63
  407204:	b.gt	4073ac <ferror@plt+0x4b0c>
  407208:	ldr	w0, [sp, #44]
  40720c:	cmp	w0, #0x61
  407210:	b.eq	407320 <ferror@plt+0x4a80>  // b.none
  407214:	ldr	w0, [sp, #44]
  407218:	cmp	w0, #0x61
  40721c:	b.gt	4073ac <ferror@plt+0x4b0c>
  407220:	ldr	w0, [sp, #44]
  407224:	cmp	w0, #0x4c
  407228:	b.eq	407300 <ferror@plt+0x4a60>  // b.none
  40722c:	ldr	w0, [sp, #44]
  407230:	cmp	w0, #0x4c
  407234:	b.gt	4073ac <ferror@plt+0x4b0c>
  407238:	ldr	w0, [sp, #44]
  40723c:	cmp	w0, #0x4b
  407240:	b.eq	4073b4 <ferror@plt+0x4b14>  // b.none
  407244:	ldr	w0, [sp, #44]
  407248:	cmp	w0, #0x4b
  40724c:	b.gt	4073ac <ferror@plt+0x4b0c>
  407250:	ldr	w0, [sp, #44]
  407254:	cmp	w0, #0x45
  407258:	b.eq	4072d8 <ferror@plt+0x4a38>  // b.none
  40725c:	ldr	w0, [sp, #44]
  407260:	cmp	w0, #0x45
  407264:	b.gt	4073ac <ferror@plt+0x4b0c>
  407268:	ldr	w0, [sp, #44]
  40726c:	cmp	w0, #0x38
  407270:	b.eq	4072c4 <ferror@plt+0x4a24>  // b.none
  407274:	ldr	w0, [sp, #44]
  407278:	cmp	w0, #0x38
  40727c:	b.gt	4073ac <ferror@plt+0x4b0c>
  407280:	ldr	w0, [sp, #44]
  407284:	cmp	w0, #0x34
  407288:	b.eq	40729c <ferror@plt+0x49fc>  // b.none
  40728c:	ldr	w0, [sp, #44]
  407290:	cmp	w0, #0x36
  407294:	b.eq	4072b0 <ferror@plt+0x4a10>  // b.none
  407298:	b	4073ac <ferror@plt+0x4b0c>
  40729c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4072a0:	add	x0, x0, #0x338
  4072a4:	mov	w1, #0x4                   	// #4
  4072a8:	str	w1, [x0]
  4072ac:	b	4073b8 <ferror@plt+0x4b18>
  4072b0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4072b4:	add	x0, x0, #0x338
  4072b8:	mov	w1, #0x6                   	// #6
  4072bc:	str	w1, [x0]
  4072c0:	b	4073b8 <ferror@plt+0x4b18>
  4072c4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4072c8:	add	x0, x0, #0x830
  4072cc:	mov	w1, #0x3                   	// #3
  4072d0:	str	w1, [x0]
  4072d4:	b	4073b8 <ferror@plt+0x4b18>
  4072d8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4072dc:	add	x0, x0, #0x814
  4072e0:	strb	wzr, [x0]
  4072e4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4072e8:	add	x0, x0, #0x814
  4072ec:	ldrb	w1, [x0]
  4072f0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4072f4:	add	x0, x0, #0x68c
  4072f8:	strb	w1, [x0]
  4072fc:	b	4073b8 <ferror@plt+0x4b18>
  407300:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407304:	add	x0, x0, #0x830
  407308:	ldr	w0, [x0]
  40730c:	orr	w1, w0, #0x2
  407310:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407314:	add	x0, x0, #0x830
  407318:	str	w1, [x0]
  40731c:	b	4073b8 <ferror@plt+0x4b18>
  407320:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407324:	add	x0, x0, #0x834
  407328:	mov	w1, #0x1                   	// #1
  40732c:	str	w1, [x0]
  407330:	b	4073b8 <ferror@plt+0x4b18>
  407334:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407338:	add	x0, x0, #0x838
  40733c:	mov	w1, #0x1                   	// #1
  407340:	str	w1, [x0]
  407344:	b	4073b8 <ferror@plt+0x4b18>
  407348:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40734c:	add	x0, x0, #0x83c
  407350:	mov	w1, #0x1                   	// #1
  407354:	str	w1, [x0]
  407358:	b	4073b8 <ferror@plt+0x4b18>
  40735c:	ldr	x0, [sp, #32]
  407360:	bl	403d94 <ferror@plt+0x14f4>
  407364:	b	4073b8 <ferror@plt+0x4b18>
  407368:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40736c:	add	x0, x0, #0x834
  407370:	mov	w1, #0x1                   	// #1
  407374:	str	w1, [x0]
  407378:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40737c:	add	x0, x0, #0x238
  407380:	ldr	x1, [sp, #32]
  407384:	str	x1, [x0]
  407388:	b	4073b8 <ferror@plt+0x4b18>
  40738c:	ldr	x0, [sp, #32]
  407390:	bl	40f750 <ferror@plt+0xceb0>
  407394:	b	4073b8 <ferror@plt+0x4b18>
  407398:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40739c:	add	x0, x0, #0x68c
  4073a0:	mov	w1, #0x7e                  	// #126
  4073a4:	strb	w1, [x0]
  4073a8:	b	4073b8 <ferror@plt+0x4b18>
  4073ac:	mov	w0, #0x7                   	// #7
  4073b0:	b	4073bc <ferror@plt+0x4b1c>
  4073b4:	nop
  4073b8:	mov	w0, #0x0                   	// #0
  4073bc:	ldp	x29, x30, [sp], #48
  4073c0:	ret
  4073c4:	stp	x29, x30, [sp, #-112]!
  4073c8:	mov	x29, sp
  4073cc:	str	w0, [sp, #28]
  4073d0:	str	x1, [sp, #16]
  4073d4:	ldr	x0, [sp, #16]
  4073d8:	ldr	x0, [x0]
  4073dc:	bl	414208 <argp_usage@@Base+0x2ac>
  4073e0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4073e4:	add	x1, x0, #0xc90
  4073e8:	mov	w0, #0x6                   	// #6
  4073ec:	bl	402890 <setlocale@plt>
  4073f0:	bl	407140 <ferror@plt+0x48a0>
  4073f4:	bl	4086f0 <ferror@plt+0x5e50>
  4073f8:	ldr	x0, [sp, #16]
  4073fc:	ldr	x0, [x0]
  407400:	mov	w1, #0x2f                  	// #47
  407404:	bl	4025a0 <strrchr@plt>
  407408:	mov	x1, x0
  40740c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407410:	add	x0, x0, #0x848
  407414:	str	x1, [x0]
  407418:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40741c:	add	x0, x0, #0x848
  407420:	ldr	x0, [x0]
  407424:	cmp	x0, #0x0
  407428:	b.eq	40744c <ferror@plt+0x4bac>  // b.none
  40742c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407430:	add	x0, x0, #0x848
  407434:	ldr	x0, [x0]
  407438:	add	x1, x0, #0x1
  40743c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407440:	add	x0, x0, #0x848
  407444:	str	x1, [x0]
  407448:	b	407460 <ferror@plt+0x4bc0>
  40744c:	ldr	x0, [sp, #16]
  407450:	ldr	x1, [x0]
  407454:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407458:	add	x0, x0, #0x848
  40745c:	str	x1, [x0]
  407460:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407464:	add	x0, x0, #0x238
  407468:	str	xzr, [x0]
  40746c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407470:	add	x0, x0, #0x848
  407474:	ldr	x3, [x0]
  407478:	mov	x2, #0x4                   	// #4
  40747c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  407480:	add	x1, x0, #0xc98
  407484:	mov	x0, x3
  407488:	bl	4024a0 <strncmp@plt>
  40748c:	cmp	w0, #0x0
  407490:	b.ne	40749c <ferror@plt+0x4bfc>  // b.any
  407494:	mov	w1, #0x7e                  	// #126
  407498:	b	4074a0 <ferror@plt+0x4c00>
  40749c:	mov	w1, #0x0                   	// #0
  4074a0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4074a4:	add	x0, x0, #0x68c
  4074a8:	strb	w1, [x0]
  4074ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4074b0:	add	x0, x0, #0x834
  4074b4:	mov	w1, #0xffffffff            	// #-1
  4074b8:	str	w1, [x0]
  4074bc:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4074c0:	add	x0, x0, #0x8b0
  4074c4:	adrp	x1, 41d000 <argp_failure@@Base+0x47b0>
  4074c8:	add	x1, x1, #0xca0
  4074cc:	str	x1, [x0]
  4074d0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4074d4:	add	x1, x0, #0xfa8
  4074d8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4074dc:	add	x0, x0, #0xcb8
  4074e0:	bl	4140c0 <argp_usage@@Base+0x164>
  4074e4:	add	x0, sp, #0x64
  4074e8:	mov	x5, #0x0                   	// #0
  4074ec:	mov	x4, x0
  4074f0:	mov	w3, #0x0                   	// #0
  4074f4:	ldr	x2, [sp, #16]
  4074f8:	ldr	w1, [sp, #28]
  4074fc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  407500:	add	x0, x0, #0xa20
  407504:	bl	413ce0 <argp_parse@@Base>
  407508:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40750c:	add	x0, x0, #0x834
  407510:	ldr	w0, [x0]
  407514:	cmn	w0, #0x1
  407518:	b.ne	407544 <ferror@plt+0x4ca4>  // b.any
  40751c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407520:	add	x0, x0, #0x68c
  407524:	ldrb	w0, [x0]
  407528:	cmp	w0, #0x0
  40752c:	cset	w0, ne  // ne = any
  407530:	and	w0, w0, #0xff
  407534:	mov	w1, w0
  407538:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40753c:	add	x0, x0, #0x834
  407540:	str	w1, [x0]
  407544:	ldr	w0, [sp, #100]
  407548:	ldr	w1, [sp, #28]
  40754c:	sub	w0, w1, w0
  407550:	str	w0, [sp, #28]
  407554:	ldr	w0, [sp, #100]
  407558:	sxtw	x0, w0
  40755c:	lsl	x0, x0, #3
  407560:	ldr	x1, [sp, #16]
  407564:	add	x0, x1, x0
  407568:	str	x0, [sp, #16]
  40756c:	ldr	w0, [sp, #28]
  407570:	cmp	w0, #0x0
  407574:	b.eq	4076fc <ferror@plt+0x4e5c>  // b.none
  407578:	add	x0, sp, #0x20
  40757c:	str	x0, [sp, #104]
  407580:	ldr	w0, [sp, #28]
  407584:	cmp	w0, #0x2
  407588:	b.le	4075a0 <ferror@plt+0x4d00>
  40758c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  407590:	add	x2, x0, #0xcc0
  407594:	mov	w1, #0x0                   	// #0
  407598:	mov	w0, #0x1                   	// #1
  40759c:	bl	402300 <error@plt>
  4075a0:	ldr	x0, [sp, #104]
  4075a4:	add	x1, x0, #0x8
  4075a8:	str	x1, [sp, #104]
  4075ac:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  4075b0:	add	x1, x1, #0x848
  4075b4:	ldr	x1, [x1]
  4075b8:	str	x1, [x0]
  4075bc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4075c0:	add	x0, x0, #0x238
  4075c4:	ldr	x0, [x0]
  4075c8:	cmp	x0, #0x0
  4075cc:	b.eq	407604 <ferror@plt+0x4d64>  // b.none
  4075d0:	ldr	x0, [sp, #104]
  4075d4:	add	x1, x0, #0x8
  4075d8:	str	x1, [sp, #104]
  4075dc:	adrp	x1, 41d000 <argp_failure@@Base+0x47b0>
  4075e0:	add	x1, x1, #0xcd8
  4075e4:	str	x1, [x0]
  4075e8:	ldr	x0, [sp, #104]
  4075ec:	add	x1, x0, #0x8
  4075f0:	str	x1, [sp, #104]
  4075f4:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4075f8:	add	x1, x1, #0x238
  4075fc:	ldr	x1, [x1]
  407600:	str	x1, [x0]
  407604:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407608:	add	x0, x0, #0x338
  40760c:	ldr	w0, [x0]
  407610:	cmp	w0, #0x4
  407614:	b.ne	407634 <ferror@plt+0x4d94>  // b.any
  407618:	ldr	x0, [sp, #104]
  40761c:	add	x1, x0, #0x8
  407620:	str	x1, [sp, #104]
  407624:	adrp	x1, 41d000 <argp_failure@@Base+0x47b0>
  407628:	add	x1, x1, #0xce0
  40762c:	str	x1, [x0]
  407630:	b	407660 <ferror@plt+0x4dc0>
  407634:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407638:	add	x0, x0, #0x338
  40763c:	ldr	w0, [x0]
  407640:	cmp	w0, #0x6
  407644:	b.ne	407660 <ferror@plt+0x4dc0>  // b.any
  407648:	ldr	x0, [sp, #104]
  40764c:	add	x1, x0, #0x8
  407650:	str	x1, [sp, #104]
  407654:	adrp	x1, 41d000 <argp_failure@@Base+0x47b0>
  407658:	add	x1, x1, #0xce8
  40765c:	str	x1, [x0]
  407660:	ldr	x0, [sp, #104]
  407664:	add	x1, x0, #0x8
  407668:	str	x1, [sp, #104]
  40766c:	ldr	x1, [sp, #16]
  407670:	ldr	x1, [x1]
  407674:	str	x1, [x0]
  407678:	ldr	w0, [sp, #28]
  40767c:	cmp	w0, #0x1
  407680:	b.le	40769c <ferror@plt+0x4dfc>
  407684:	ldr	x0, [sp, #104]
  407688:	add	x1, x0, #0x8
  40768c:	str	x1, [sp, #104]
  407690:	ldr	x1, [sp, #16]
  407694:	ldr	x1, [x1, #8]
  407698:	str	x1, [x0]
  40769c:	ldr	x0, [sp, #104]
  4076a0:	str	xzr, [x0]
  4076a4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4076a8:	add	x0, x0, #0x378
  4076ac:	bl	4022f0 <_setjmp@plt>
  4076b0:	cmp	w0, #0x0
  4076b4:	b.eq	4076c0 <ferror@plt+0x4e20>  // b.none
  4076b8:	mov	w0, #0x0                   	// #0
  4076bc:	bl	41212c <ferror@plt+0xf88c>
  4076c0:	add	x0, sp, #0x20
  4076c4:	ldr	x1, [sp, #104]
  4076c8:	sub	x0, x1, x0
  4076cc:	asr	x0, x0, #3
  4076d0:	mov	w2, w0
  4076d4:	add	x0, sp, #0x20
  4076d8:	mov	x1, x0
  4076dc:	mov	w0, w2
  4076e0:	bl	405e78 <ferror@plt+0x35d8>
  4076e4:	cmp	w0, #0x1
  4076e8:	b.ne	4076f4 <ferror@plt+0x4e54>  // b.any
  4076ec:	mov	w0, #0x0                   	// #0
  4076f0:	b	40771c <ferror@plt+0x4e7c>
  4076f4:	mov	w0, #0x1                   	// #1
  4076f8:	b	40771c <ferror@plt+0x4e7c>
  4076fc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407700:	add	x0, x0, #0x378
  407704:	bl	4022f0 <_setjmp@plt>
  407708:	mov	w2, #0x0                   	// #0
  40770c:	mov	x1, #0x0                   	// #0
  407710:	mov	w0, #0x1                   	// #1
  407714:	bl	406924 <ferror@plt+0x4084>
  407718:	b	407708 <ferror@plt+0x4e68>
  40771c:	ldp	x29, x30, [sp], #112
  407720:	ret
  407724:	stp	x29, x30, [sp, #-16]!
  407728:	mov	x29, sp
  40772c:	mov	w2, #0x4000                	// #16384
  407730:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407734:	add	x1, x0, #0x280
  407738:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40773c:	add	x0, x0, #0x240
  407740:	bl	407ad8 <ferror@plt+0x5238>
  407744:	cmp	w0, #0x1
  407748:	b.eq	407754 <ferror@plt+0x4eb4>  // b.none
  40774c:	mov	w0, #0x1                   	// #1
  407750:	bl	4022e0 <exit@plt>
  407754:	mov	w2, #0x2000                	// #8192
  407758:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40775c:	add	x1, x0, #0x2c0
  407760:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  407764:	add	x0, x0, #0x280
  407768:	bl	407ad8 <ferror@plt+0x5238>
  40776c:	cmp	w0, #0x1
  407770:	b.eq	40777c <ferror@plt+0x4edc>  // b.none
  407774:	mov	w0, #0x1                   	// #1
  407778:	bl	4022e0 <exit@plt>
  40777c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407780:	add	x0, x0, #0x8
  407784:	ldr	x1, [x0]
  407788:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40778c:	add	x0, x0, #0x198
  407790:	str	x1, [x0]
  407794:	nop
  407798:	ldp	x29, x30, [sp], #16
  40779c:	ret
  4077a0:	stp	x29, x30, [sp, #-176]!
  4077a4:	mov	x29, sp
  4077a8:	add	x0, sp, #0x18
  4077ac:	str	x0, [sp, #160]
  4077b0:	str	wzr, [sp, #172]
  4077b4:	b	4077d0 <ferror@plt+0x4f30>
  4077b8:	ldr	x0, [sp, #160]
  4077bc:	ldr	w1, [sp, #172]
  4077c0:	str	xzr, [x0, x1, lsl #3]
  4077c4:	ldr	w0, [sp, #172]
  4077c8:	add	w0, w0, #0x1
  4077cc:	str	w0, [sp, #172]
  4077d0:	ldr	w0, [sp, #172]
  4077d4:	cmp	w0, #0xf
  4077d8:	b.ls	4077b8 <ferror@plt+0x4f18>  // b.plast
  4077dc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4077e0:	add	x0, x0, #0x2c4
  4077e4:	ldr	w0, [x0]
  4077e8:	add	w1, w0, #0x3f
  4077ec:	cmp	w0, #0x0
  4077f0:	csel	w0, w1, w0, lt  // lt = tstop
  4077f4:	asr	w0, w0, #6
  4077f8:	mov	w3, w0
  4077fc:	sxtw	x0, w3
  407800:	lsl	x0, x0, #3
  407804:	add	x1, sp, #0x18
  407808:	ldr	x1, [x1, x0]
  40780c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407810:	add	x0, x0, #0x2c4
  407814:	ldr	w0, [x0]
  407818:	negs	w2, w0
  40781c:	and	w0, w0, #0x3f
  407820:	and	w2, w2, #0x3f
  407824:	csneg	w0, w0, w2, mi  // mi = first
  407828:	mov	x2, #0x1                   	// #1
  40782c:	lsl	x0, x2, x0
  407830:	orr	x2, x1, x0
  407834:	sxtw	x0, w3
  407838:	lsl	x0, x0, #3
  40783c:	add	x1, sp, #0x18
  407840:	str	x2, [x1, x0]
  407844:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407848:	add	x0, x0, #0x2c4
  40784c:	ldr	w0, [x0]
  407850:	add	w5, w0, #0x1
  407854:	add	x1, sp, #0x18
  407858:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40785c:	add	x4, x0, #0x340
  407860:	mov	x3, x1
  407864:	mov	x2, #0x0                   	// #0
  407868:	mov	x1, #0x0                   	// #0
  40786c:	mov	w0, w5
  407870:	bl	402780 <select@plt>
  407874:	str	w0, [sp, #156]
  407878:	ldr	w0, [sp, #156]
  40787c:	cmn	w0, #0x1
  407880:	b.ne	407894 <ferror@plt+0x4ff4>  // b.any
  407884:	bl	402820 <__errno_location@plt>
  407888:	ldr	w0, [x0]
  40788c:	cmp	w0, #0x4
  407890:	b.eq	4077a8 <ferror@plt+0x4f08>  // b.none
  407894:	ldr	w0, [sp, #156]
  407898:	cmp	w0, #0x0
  40789c:	b.ge	4078b0 <ferror@plt+0x5010>  // b.tcont
  4078a0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4078a4:	add	x0, x0, #0xcf0
  4078a8:	bl	402320 <perror@plt>
  4078ac:	bl	4051ec <ferror@plt+0x294c>
  4078b0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4078b4:	add	x0, x0, #0x2c4
  4078b8:	ldr	w0, [x0]
  4078bc:	add	w1, w0, #0x3f
  4078c0:	cmp	w0, #0x0
  4078c4:	csel	w0, w1, w0, lt  // lt = tstop
  4078c8:	asr	w0, w0, #6
  4078cc:	sxtw	x0, w0
  4078d0:	lsl	x0, x0, #3
  4078d4:	add	x1, sp, #0x18
  4078d8:	ldr	x1, [x1, x0]
  4078dc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4078e0:	add	x0, x0, #0x2c4
  4078e4:	ldr	w0, [x0]
  4078e8:	negs	w2, w0
  4078ec:	and	w0, w0, #0x3f
  4078f0:	and	w2, w2, #0x3f
  4078f4:	csneg	w0, w0, w2, mi  // mi = first
  4078f8:	mov	x2, #0x1                   	// #1
  4078fc:	lsl	x0, x2, x0
  407900:	and	x0, x1, x0
  407904:	cmp	x0, #0x0
  407908:	b.eq	407914 <ferror@plt+0x5074>  // b.none
  40790c:	mov	w0, #0x1                   	// #1
  407910:	b	407918 <ferror@plt+0x5078>
  407914:	mov	w0, #0x0                   	// #0
  407918:	ldp	x29, x30, [sp], #176
  40791c:	ret
  407920:	stp	x29, x30, [sp, #-16]!
  407924:	mov	x29, sp
  407928:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40792c:	add	x0, x0, #0x240
  407930:	bl	407b60 <ferror@plt+0x52c0>
  407934:	nop
  407938:	ldp	x29, x30, [sp], #16
  40793c:	ret
  407940:	stp	x29, x30, [sp, #-32]!
  407944:	mov	x29, sp
  407948:	stp	x19, x20, [sp, #16]
  40794c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407950:	add	x0, x0, #0x240
  407954:	bl	408110 <ferror@plt+0x5870>
  407958:	mov	w19, w0
  40795c:	mov	w20, w19
  407960:	cmp	w20, #0x0
  407964:	b.le	4079e4 <ferror@plt+0x5144>
  407968:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40796c:	add	x0, x0, #0x240
  407970:	bl	407bc4 <ferror@plt+0x5324>
  407974:	cmp	w0, #0x0
  407978:	b.ne	4079b4 <ferror@plt+0x5114>  // b.any
  40797c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407980:	add	x0, x0, #0x2c4
  407984:	ldr	w4, [x0]
  407988:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40798c:	add	x0, x0, #0x240
  407990:	ldr	x0, [x0]
  407994:	sxtw	x1, w19
  407998:	mov	w3, #0x0                   	// #0
  40799c:	mov	x2, x1
  4079a0:	mov	x1, x0
  4079a4:	mov	w0, w4
  4079a8:	bl	402680 <send@plt>
  4079ac:	mov	w19, w0
  4079b0:	b	4079e4 <ferror@plt+0x5144>
  4079b4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4079b8:	add	x0, x0, #0x2c4
  4079bc:	ldr	w4, [x0]
  4079c0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4079c4:	add	x0, x0, #0x240
  4079c8:	ldr	x0, [x0]
  4079cc:	mov	w3, #0x1                   	// #1
  4079d0:	mov	x2, #0x1                   	// #1
  4079d4:	mov	x1, x0
  4079d8:	mov	w0, w4
  4079dc:	bl	402680 <send@plt>
  4079e0:	mov	w19, w0
  4079e4:	cmp	w19, #0x0
  4079e8:	b.ge	407a50 <ferror@plt+0x51b0>  // b.tcont
  4079ec:	bl	402820 <__errno_location@plt>
  4079f0:	ldr	w0, [x0]
  4079f4:	cmp	w0, #0x69
  4079f8:	b.eq	407a4c <ferror@plt+0x51ac>  // b.none
  4079fc:	bl	402820 <__errno_location@plt>
  407a00:	ldr	w0, [x0]
  407a04:	cmp	w0, #0xb
  407a08:	b.eq	407a4c <ferror@plt+0x51ac>  // b.none
  407a0c:	bl	40f680 <ferror@plt+0xcde0>
  407a10:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407a14:	add	x0, x0, #0x30
  407a18:	ldr	x0, [x0]
  407a1c:	bl	402320 <perror@plt>
  407a20:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407a24:	add	x0, x0, #0x2c4
  407a28:	ldr	w0, [x0]
  407a2c:	bl	408f9c <ferror@plt+0x66fc>
  407a30:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407a34:	add	x0, x0, #0x240
  407a38:	bl	407bf8 <ferror@plt+0x5358>
  407a3c:	mov	w1, #0xffffffff            	// #-1
  407a40:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407a44:	add	x0, x0, #0x6a0
  407a48:	bl	4027c0 <longjmp@plt>
  407a4c:	mov	w19, #0x0                   	// #0
  407a50:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  407a54:	add	x0, x0, #0x67c
  407a58:	ldr	w0, [x0]
  407a5c:	cmp	w0, #0x0
  407a60:	b.eq	407a88 <ferror@plt+0x51e8>  // b.none
  407a64:	cmp	w19, #0x0
  407a68:	b.eq	407a88 <ferror@plt+0x51e8>  // b.none
  407a6c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407a70:	add	x0, x0, #0x240
  407a74:	ldr	x0, [x0]
  407a78:	mov	w2, w19
  407a7c:	mov	x1, x0
  407a80:	mov	w0, #0x3e                  	// #62
  407a84:	bl	40f888 <ferror@plt+0xcfe8>
  407a88:	cmp	w19, #0x0
  407a8c:	b.eq	407ac8 <ferror@plt+0x5228>  // b.none
  407a90:	mov	w1, w19
  407a94:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407a98:	add	x0, x0, #0x240
  407a9c:	bl	407cb8 <ferror@plt+0x5418>
  407aa0:	cmp	w20, w19
  407aa4:	b.ne	407ac0 <ferror@plt+0x5220>  // b.any
  407aa8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  407aac:	add	x0, x0, #0x240
  407ab0:	bl	408110 <ferror@plt+0x5870>
  407ab4:	cmp	w0, #0x0
  407ab8:	b.eq	407ac0 <ferror@plt+0x5220>  // b.none
  407abc:	bl	407940 <ferror@plt+0x50a0>
  407ac0:	mov	w0, #0x1                   	// #1
  407ac4:	b	407acc <ferror@plt+0x522c>
  407ac8:	mov	w0, #0x0                   	// #0
  407acc:	ldp	x19, x20, [sp, #16]
  407ad0:	ldp	x29, x30, [sp], #32
  407ad4:	ret
  407ad8:	stp	x29, x30, [sp, #-48]!
  407adc:	mov	x29, sp
  407ae0:	str	x0, [sp, #40]
  407ae4:	str	x1, [sp, #32]
  407ae8:	str	w2, [sp, #28]
  407aec:	mov	x2, #0x40                  	// #64
  407af0:	mov	w1, #0x0                   	// #0
  407af4:	ldr	x0, [sp, #40]
  407af8:	bl	4024c0 <memset@plt>
  407afc:	ldr	x0, [sp, #40]
  407b00:	ldr	w1, [sp, #28]
  407b04:	str	w1, [x0, #40]
  407b08:	ldr	x0, [sp, #40]
  407b0c:	ldr	x1, [sp, #32]
  407b10:	str	x1, [x0, #16]
  407b14:	ldr	x0, [sp, #40]
  407b18:	ldr	x1, [x0, #16]
  407b1c:	ldr	x0, [sp, #40]
  407b20:	str	x1, [x0]
  407b24:	ldr	x0, [sp, #40]
  407b28:	ldr	x1, [x0]
  407b2c:	ldr	x0, [sp, #40]
  407b30:	str	x1, [x0, #8]
  407b34:	ldr	x0, [sp, #40]
  407b38:	ldr	x1, [x0, #16]
  407b3c:	ldr	x0, [sp, #40]
  407b40:	ldr	w0, [x0, #40]
  407b44:	sxtw	x0, w0
  407b48:	add	x1, x1, x0
  407b4c:	ldr	x0, [sp, #40]
  407b50:	str	x1, [x0, #24]
  407b54:	mov	w0, #0x1                   	// #1
  407b58:	ldp	x29, x30, [sp], #48
  407b5c:	ret
  407b60:	sub	sp, sp, #0x10
  407b64:	str	x0, [sp, #8]
  407b68:	ldr	x0, [sp, #8]
  407b6c:	ldr	x0, [x0, #8]
  407b70:	sub	x1, x0, #0x1
  407b74:	ldr	x0, [sp, #8]
  407b78:	ldr	x0, [x0, #16]
  407b7c:	cmp	x1, x0
  407b80:	b.cc	407b94 <ferror@plt+0x52f4>  // b.lo, b.ul, b.last
  407b84:	ldr	x0, [sp, #8]
  407b88:	ldr	x0, [x0, #8]
  407b8c:	sub	x0, x0, #0x1
  407b90:	b	407bb0 <ferror@plt+0x5310>
  407b94:	ldr	x0, [sp, #8]
  407b98:	ldr	x1, [x0, #8]
  407b9c:	ldr	x0, [sp, #8]
  407ba0:	ldr	w0, [x0, #40]
  407ba4:	sxtw	x0, w0
  407ba8:	mvn	x0, x0
  407bac:	add	x0, x1, x0
  407bb0:	ldr	x1, [sp, #8]
  407bb4:	str	x0, [x1, #32]
  407bb8:	nop
  407bbc:	add	sp, sp, #0x10
  407bc0:	ret
  407bc4:	sub	sp, sp, #0x10
  407bc8:	str	x0, [sp, #8]
  407bcc:	ldr	x0, [sp, #8]
  407bd0:	ldr	x1, [x0, #32]
  407bd4:	ldr	x0, [sp, #8]
  407bd8:	ldr	x0, [x0]
  407bdc:	cmp	x1, x0
  407be0:	b.ne	407bec <ferror@plt+0x534c>  // b.any
  407be4:	mov	w0, #0x1                   	// #1
  407be8:	b	407bf0 <ferror@plt+0x5350>
  407bec:	mov	w0, #0x0                   	// #0
  407bf0:	add	sp, sp, #0x10
  407bf4:	ret
  407bf8:	sub	sp, sp, #0x10
  407bfc:	str	x0, [sp, #8]
  407c00:	ldr	x0, [sp, #8]
  407c04:	str	xzr, [x0, #32]
  407c08:	nop
  407c0c:	add	sp, sp, #0x10
  407c10:	ret
  407c14:	sub	sp, sp, #0x10
  407c18:	str	x0, [sp, #8]
  407c1c:	str	w1, [sp, #4]
  407c20:	ldr	x0, [sp, #8]
  407c24:	ldr	x1, [x0, #8]
  407c28:	ldrsw	x0, [sp, #4]
  407c2c:	add	x1, x1, x0
  407c30:	ldr	x0, [sp, #8]
  407c34:	ldr	x0, [x0, #24]
  407c38:	cmp	x1, x0
  407c3c:	b.cs	407c54 <ferror@plt+0x53b4>  // b.hs, b.nlast
  407c40:	ldr	x0, [sp, #8]
  407c44:	ldr	x1, [x0, #8]
  407c48:	ldrsw	x0, [sp, #4]
  407c4c:	add	x0, x1, x0
  407c50:	b	407c74 <ferror@plt+0x53d4>
  407c54:	ldr	x0, [sp, #8]
  407c58:	ldr	x1, [x0, #8]
  407c5c:	ldrsw	x2, [sp, #4]
  407c60:	ldr	x0, [sp, #8]
  407c64:	ldr	w0, [x0, #40]
  407c68:	sxtw	x0, w0
  407c6c:	sub	x0, x2, x0
  407c70:	add	x0, x1, x0
  407c74:	ldr	x1, [sp, #8]
  407c78:	str	x0, [x1, #8]
  407c7c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407c80:	add	x0, x0, #0x350
  407c84:	ldr	x0, [x0]
  407c88:	add	x1, x0, #0x1
  407c8c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407c90:	add	x0, x0, #0x350
  407c94:	str	x1, [x0]
  407c98:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407c9c:	add	x0, x0, #0x350
  407ca0:	ldr	x1, [x0]
  407ca4:	ldr	x0, [sp, #8]
  407ca8:	str	x1, [x0, #56]
  407cac:	nop
  407cb0:	add	sp, sp, #0x10
  407cb4:	ret
  407cb8:	sub	sp, sp, #0x10
  407cbc:	str	x0, [sp, #8]
  407cc0:	str	w1, [sp, #4]
  407cc4:	ldr	w0, [sp, #4]
  407cc8:	cmp	w0, #0x0
  407ccc:	b.eq	407e2c <ferror@plt+0x558c>  // b.none
  407cd0:	ldr	x0, [sp, #8]
  407cd4:	ldr	x0, [x0, #32]
  407cd8:	cmp	x0, #0x0
  407cdc:	b.eq	407d4c <ferror@plt+0x54ac>  // b.none
  407ce0:	ldr	x0, [sp, #8]
  407ce4:	ldr	x1, [x0, #32]
  407ce8:	ldr	x0, [sp, #8]
  407cec:	ldr	x0, [x0]
  407cf0:	sub	x0, x1, x0
  407cf4:	cmp	x0, #0x0
  407cf8:	b.lt	407d14 <ferror@plt+0x5474>  // b.tstop
  407cfc:	ldr	x0, [sp, #8]
  407d00:	ldr	x1, [x0, #32]
  407d04:	ldr	x0, [sp, #8]
  407d08:	ldr	x0, [x0]
  407d0c:	sub	x0, x1, x0
  407d10:	b	407d38 <ferror@plt+0x5498>
  407d14:	ldr	x0, [sp, #8]
  407d18:	ldr	x1, [x0, #32]
  407d1c:	ldr	x0, [sp, #8]
  407d20:	ldr	x0, [x0]
  407d24:	sub	x1, x1, x0
  407d28:	ldr	x0, [sp, #8]
  407d2c:	ldr	w0, [x0, #40]
  407d30:	sxtw	x0, w0
  407d34:	add	x0, x1, x0
  407d38:	ldrsw	x1, [sp, #4]
  407d3c:	cmp	x0, x1
  407d40:	b.ge	407d4c <ferror@plt+0x54ac>  // b.tcont
  407d44:	ldr	x0, [sp, #8]
  407d48:	str	xzr, [x0, #32]
  407d4c:	ldr	x0, [sp, #8]
  407d50:	ldr	x1, [x0]
  407d54:	ldrsw	x0, [sp, #4]
  407d58:	add	x1, x1, x0
  407d5c:	ldr	x0, [sp, #8]
  407d60:	ldr	x0, [x0, #24]
  407d64:	cmp	x1, x0
  407d68:	b.cs	407d80 <ferror@plt+0x54e0>  // b.hs, b.nlast
  407d6c:	ldr	x0, [sp, #8]
  407d70:	ldr	x1, [x0]
  407d74:	ldrsw	x0, [sp, #4]
  407d78:	add	x0, x1, x0
  407d7c:	b	407da0 <ferror@plt+0x5500>
  407d80:	ldr	x0, [sp, #8]
  407d84:	ldr	x1, [x0]
  407d88:	ldrsw	x2, [sp, #4]
  407d8c:	ldr	x0, [sp, #8]
  407d90:	ldr	w0, [x0, #40]
  407d94:	sxtw	x0, w0
  407d98:	sub	x0, x2, x0
  407d9c:	add	x0, x1, x0
  407da0:	ldr	x1, [sp, #8]
  407da4:	str	x0, [x1]
  407da8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407dac:	add	x0, x0, #0x350
  407db0:	ldr	x0, [x0]
  407db4:	add	x1, x0, #0x1
  407db8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407dbc:	add	x0, x0, #0x350
  407dc0:	str	x1, [x0]
  407dc4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  407dc8:	add	x0, x0, #0x350
  407dcc:	ldr	x1, [x0]
  407dd0:	ldr	x0, [sp, #8]
  407dd4:	str	x1, [x0, #48]
  407dd8:	ldr	x0, [sp, #8]
  407ddc:	ldr	x1, [x0]
  407de0:	ldr	x0, [sp, #8]
  407de4:	ldr	x0, [x0, #8]
  407de8:	cmp	x1, x0
  407dec:	b.ne	407e30 <ferror@plt+0x5590>  // b.any
  407df0:	ldr	x0, [sp, #8]
  407df4:	ldr	x1, [x0, #48]
  407df8:	ldr	x0, [sp, #8]
  407dfc:	ldr	x0, [x0, #56]
  407e00:	cmp	x1, x0
  407e04:	b.cc	407e30 <ferror@plt+0x5590>  // b.lo, b.ul, b.last
  407e08:	ldr	x0, [sp, #8]
  407e0c:	ldr	x1, [x0, #16]
  407e10:	ldr	x0, [sp, #8]
  407e14:	str	x1, [x0, #8]
  407e18:	ldr	x0, [sp, #8]
  407e1c:	ldr	x1, [x0, #8]
  407e20:	ldr	x0, [sp, #8]
  407e24:	str	x1, [x0]
  407e28:	b	407e30 <ferror@plt+0x5590>
  407e2c:	nop
  407e30:	add	sp, sp, #0x10
  407e34:	ret
  407e38:	sub	sp, sp, #0x10
  407e3c:	str	x0, [sp, #8]
  407e40:	ldr	x0, [sp, #8]
  407e44:	ldr	x1, [x0]
  407e48:	ldr	x0, [sp, #8]
  407e4c:	ldr	x0, [x0, #8]
  407e50:	cmp	x1, x0
  407e54:	b.ne	407e7c <ferror@plt+0x55dc>  // b.any
  407e58:	ldr	x0, [sp, #8]
  407e5c:	ldr	x1, [x0, #48]
  407e60:	ldr	x0, [sp, #8]
  407e64:	ldr	x0, [x0, #56]
  407e68:	cmp	x1, x0
  407e6c:	b.cc	407e7c <ferror@plt+0x55dc>  // b.lo, b.ul, b.last
  407e70:	ldr	x0, [sp, #8]
  407e74:	ldr	w0, [x0, #40]
  407e78:	b	407ed4 <ferror@plt+0x5634>
  407e7c:	ldr	x0, [sp, #8]
  407e80:	ldr	x1, [x0]
  407e84:	ldr	x0, [sp, #8]
  407e88:	ldr	x0, [x0, #8]
  407e8c:	sub	x0, x1, x0
  407e90:	cmp	x0, #0x0
  407e94:	b.lt	407eb0 <ferror@plt+0x5610>  // b.tstop
  407e98:	ldr	x0, [sp, #8]
  407e9c:	ldr	x1, [x0]
  407ea0:	ldr	x0, [sp, #8]
  407ea4:	ldr	x0, [x0, #8]
  407ea8:	sub	x0, x1, x0
  407eac:	b	407ed4 <ferror@plt+0x5634>
  407eb0:	ldr	x0, [sp, #8]
  407eb4:	ldr	x1, [x0]
  407eb8:	ldr	x0, [sp, #8]
  407ebc:	ldr	x0, [x0, #8]
  407ec0:	sub	x0, x1, x0
  407ec4:	mov	w1, w0
  407ec8:	ldr	x0, [sp, #8]
  407ecc:	ldr	w0, [x0, #40]
  407ed0:	add	w0, w1, w0
  407ed4:	add	sp, sp, #0x10
  407ed8:	ret
  407edc:	sub	sp, sp, #0x10
  407ee0:	str	x0, [sp, #8]
  407ee4:	ldr	x0, [sp, #8]
  407ee8:	ldr	x1, [x0]
  407eec:	ldr	x0, [sp, #8]
  407ef0:	ldr	x0, [x0, #8]
  407ef4:	cmp	x1, x0
  407ef8:	b.cc	407f2c <ferror@plt+0x568c>  // b.lo, b.ul, b.last
  407efc:	ldr	x0, [sp, #8]
  407f00:	ldr	x1, [x0]
  407f04:	ldr	x0, [sp, #8]
  407f08:	ldr	x0, [x0, #8]
  407f0c:	cmp	x1, x0
  407f10:	b.ne	407f88 <ferror@plt+0x56e8>  // b.any
  407f14:	ldr	x0, [sp, #8]
  407f18:	ldr	x1, [x0, #48]
  407f1c:	ldr	x0, [sp, #8]
  407f20:	ldr	x0, [x0, #56]
  407f24:	cmp	x1, x0
  407f28:	b.cc	407f88 <ferror@plt+0x56e8>  // b.lo, b.ul, b.last
  407f2c:	ldr	x0, [sp, #8]
  407f30:	ldr	x1, [x0, #24]
  407f34:	ldr	x0, [sp, #8]
  407f38:	ldr	x0, [x0, #8]
  407f3c:	sub	x0, x1, x0
  407f40:	cmp	x0, #0x0
  407f44:	b.lt	407f60 <ferror@plt+0x56c0>  // b.tstop
  407f48:	ldr	x0, [sp, #8]
  407f4c:	ldr	x1, [x0, #24]
  407f50:	ldr	x0, [sp, #8]
  407f54:	ldr	x0, [x0, #8]
  407f58:	sub	x0, x1, x0
  407f5c:	b	407fe0 <ferror@plt+0x5740>
  407f60:	ldr	x0, [sp, #8]
  407f64:	ldr	x1, [x0, #24]
  407f68:	ldr	x0, [sp, #8]
  407f6c:	ldr	x0, [x0, #8]
  407f70:	sub	x0, x1, x0
  407f74:	mov	w1, w0
  407f78:	ldr	x0, [sp, #8]
  407f7c:	ldr	w0, [x0, #40]
  407f80:	add	w0, w1, w0
  407f84:	b	407fe0 <ferror@plt+0x5740>
  407f88:	ldr	x0, [sp, #8]
  407f8c:	ldr	x1, [x0]
  407f90:	ldr	x0, [sp, #8]
  407f94:	ldr	x0, [x0, #8]
  407f98:	sub	x0, x1, x0
  407f9c:	cmp	x0, #0x0
  407fa0:	b.lt	407fbc <ferror@plt+0x571c>  // b.tstop
  407fa4:	ldr	x0, [sp, #8]
  407fa8:	ldr	x1, [x0]
  407fac:	ldr	x0, [sp, #8]
  407fb0:	ldr	x0, [x0, #8]
  407fb4:	sub	x0, x1, x0
  407fb8:	b	407fe0 <ferror@plt+0x5740>
  407fbc:	ldr	x0, [sp, #8]
  407fc0:	ldr	x1, [x0]
  407fc4:	ldr	x0, [sp, #8]
  407fc8:	ldr	x0, [x0, #8]
  407fcc:	sub	x0, x1, x0
  407fd0:	mov	w1, w0
  407fd4:	ldr	x0, [sp, #8]
  407fd8:	ldr	w0, [x0, #40]
  407fdc:	add	w0, w1, w0
  407fe0:	add	sp, sp, #0x10
  407fe4:	ret
  407fe8:	sub	sp, sp, #0x10
  407fec:	str	x0, [sp, #8]
  407ff0:	ldr	x0, [sp, #8]
  407ff4:	ldr	x0, [x0, #32]
  407ff8:	cmp	x0, #0x0
  407ffc:	b.eq	408018 <ferror@plt+0x5778>  // b.none
  408000:	ldr	x0, [sp, #8]
  408004:	ldr	x1, [x0, #32]
  408008:	ldr	x0, [sp, #8]
  40800c:	ldr	x0, [x0]
  408010:	cmp	x1, x0
  408014:	b.ne	4080b0 <ferror@plt+0x5810>  // b.any
  408018:	ldr	x0, [sp, #8]
  40801c:	ldr	x1, [x0, #8]
  408020:	ldr	x0, [sp, #8]
  408024:	ldr	x0, [x0]
  408028:	cmp	x1, x0
  40802c:	b.ne	408054 <ferror@plt+0x57b4>  // b.any
  408030:	ldr	x0, [sp, #8]
  408034:	ldr	x1, [x0, #56]
  408038:	ldr	x0, [sp, #8]
  40803c:	ldr	x0, [x0, #48]
  408040:	cmp	x1, x0
  408044:	b.ls	408054 <ferror@plt+0x57b4>  // b.plast
  408048:	ldr	x0, [sp, #8]
  40804c:	ldr	w0, [x0, #40]
  408050:	b	408108 <ferror@plt+0x5868>
  408054:	ldr	x0, [sp, #8]
  408058:	ldr	x1, [x0, #8]
  40805c:	ldr	x0, [sp, #8]
  408060:	ldr	x0, [x0]
  408064:	sub	x0, x1, x0
  408068:	cmp	x0, #0x0
  40806c:	b.lt	408088 <ferror@plt+0x57e8>  // b.tstop
  408070:	ldr	x0, [sp, #8]
  408074:	ldr	x1, [x0, #8]
  408078:	ldr	x0, [sp, #8]
  40807c:	ldr	x0, [x0]
  408080:	sub	x0, x1, x0
  408084:	b	408108 <ferror@plt+0x5868>
  408088:	ldr	x0, [sp, #8]
  40808c:	ldr	x1, [x0, #8]
  408090:	ldr	x0, [sp, #8]
  408094:	ldr	x0, [x0]
  408098:	sub	x0, x1, x0
  40809c:	mov	w1, w0
  4080a0:	ldr	x0, [sp, #8]
  4080a4:	ldr	w0, [x0, #40]
  4080a8:	add	w0, w1, w0
  4080ac:	b	408108 <ferror@plt+0x5868>
  4080b0:	ldr	x0, [sp, #8]
  4080b4:	ldr	x1, [x0, #32]
  4080b8:	ldr	x0, [sp, #8]
  4080bc:	ldr	x0, [x0]
  4080c0:	sub	x0, x1, x0
  4080c4:	cmp	x0, #0x0
  4080c8:	b.lt	4080e4 <ferror@plt+0x5844>  // b.tstop
  4080cc:	ldr	x0, [sp, #8]
  4080d0:	ldr	x1, [x0, #32]
  4080d4:	ldr	x0, [sp, #8]
  4080d8:	ldr	x0, [x0]
  4080dc:	sub	x0, x1, x0
  4080e0:	b	408108 <ferror@plt+0x5868>
  4080e4:	ldr	x0, [sp, #8]
  4080e8:	ldr	x1, [x0, #32]
  4080ec:	ldr	x0, [sp, #8]
  4080f0:	ldr	x0, [x0]
  4080f4:	sub	x0, x1, x0
  4080f8:	mov	w1, w0
  4080fc:	ldr	x0, [sp, #8]
  408100:	ldr	w0, [x0, #40]
  408104:	add	w0, w1, w0
  408108:	add	sp, sp, #0x10
  40810c:	ret
  408110:	sub	sp, sp, #0x10
  408114:	str	x0, [sp, #8]
  408118:	ldr	x0, [sp, #8]
  40811c:	ldr	x0, [x0, #32]
  408120:	cmp	x0, #0x0
  408124:	b.eq	408140 <ferror@plt+0x58a0>  // b.none
  408128:	ldr	x0, [sp, #8]
  40812c:	ldr	x1, [x0, #32]
  408130:	ldr	x0, [sp, #8]
  408134:	ldr	x0, [x0]
  408138:	cmp	x1, x0
  40813c:	b.ne	408240 <ferror@plt+0x59a0>  // b.any
  408140:	ldr	x0, [sp, #8]
  408144:	ldr	x1, [x0, #8]
  408148:	ldr	x0, [sp, #8]
  40814c:	ldr	x0, [x0]
  408150:	cmp	x1, x0
  408154:	b.cc	408188 <ferror@plt+0x58e8>  // b.lo, b.ul, b.last
  408158:	ldr	x0, [sp, #8]
  40815c:	ldr	x1, [x0, #8]
  408160:	ldr	x0, [sp, #8]
  408164:	ldr	x0, [x0]
  408168:	cmp	x1, x0
  40816c:	b.ne	4081e4 <ferror@plt+0x5944>  // b.any
  408170:	ldr	x0, [sp, #8]
  408174:	ldr	x1, [x0, #56]
  408178:	ldr	x0, [sp, #8]
  40817c:	ldr	x0, [x0, #48]
  408180:	cmp	x1, x0
  408184:	b.ls	4081e4 <ferror@plt+0x5944>  // b.plast
  408188:	ldr	x0, [sp, #8]
  40818c:	ldr	x1, [x0, #24]
  408190:	ldr	x0, [sp, #8]
  408194:	ldr	x0, [x0]
  408198:	sub	x0, x1, x0
  40819c:	cmp	x0, #0x0
  4081a0:	b.lt	4081bc <ferror@plt+0x591c>  // b.tstop
  4081a4:	ldr	x0, [sp, #8]
  4081a8:	ldr	x1, [x0, #24]
  4081ac:	ldr	x0, [sp, #8]
  4081b0:	ldr	x0, [x0]
  4081b4:	sub	x0, x1, x0
  4081b8:	b	40830c <ferror@plt+0x5a6c>
  4081bc:	ldr	x0, [sp, #8]
  4081c0:	ldr	x1, [x0, #24]
  4081c4:	ldr	x0, [sp, #8]
  4081c8:	ldr	x0, [x0]
  4081cc:	sub	x0, x1, x0
  4081d0:	mov	w1, w0
  4081d4:	ldr	x0, [sp, #8]
  4081d8:	ldr	w0, [x0, #40]
  4081dc:	add	w0, w1, w0
  4081e0:	b	40830c <ferror@plt+0x5a6c>
  4081e4:	ldr	x0, [sp, #8]
  4081e8:	ldr	x1, [x0, #8]
  4081ec:	ldr	x0, [sp, #8]
  4081f0:	ldr	x0, [x0]
  4081f4:	sub	x0, x1, x0
  4081f8:	cmp	x0, #0x0
  4081fc:	b.lt	408218 <ferror@plt+0x5978>  // b.tstop
  408200:	ldr	x0, [sp, #8]
  408204:	ldr	x1, [x0, #8]
  408208:	ldr	x0, [sp, #8]
  40820c:	ldr	x0, [x0]
  408210:	sub	x0, x1, x0
  408214:	b	40830c <ferror@plt+0x5a6c>
  408218:	ldr	x0, [sp, #8]
  40821c:	ldr	x1, [x0, #8]
  408220:	ldr	x0, [sp, #8]
  408224:	ldr	x0, [x0]
  408228:	sub	x0, x1, x0
  40822c:	mov	w1, w0
  408230:	ldr	x0, [sp, #8]
  408234:	ldr	w0, [x0, #40]
  408238:	add	w0, w1, w0
  40823c:	b	40830c <ferror@plt+0x5a6c>
  408240:	ldr	x0, [sp, #8]
  408244:	ldr	x1, [x0, #32]
  408248:	ldr	x0, [sp, #8]
  40824c:	ldr	x0, [x0]
  408250:	cmp	x1, x0
  408254:	b.cs	4082b4 <ferror@plt+0x5a14>  // b.hs, b.nlast
  408258:	ldr	x0, [sp, #8]
  40825c:	ldr	x1, [x0, #24]
  408260:	ldr	x0, [sp, #8]
  408264:	ldr	x0, [x0]
  408268:	sub	x0, x1, x0
  40826c:	cmp	x0, #0x0
  408270:	b.lt	40828c <ferror@plt+0x59ec>  // b.tstop
  408274:	ldr	x0, [sp, #8]
  408278:	ldr	x1, [x0, #24]
  40827c:	ldr	x0, [sp, #8]
  408280:	ldr	x0, [x0]
  408284:	sub	x0, x1, x0
  408288:	b	40830c <ferror@plt+0x5a6c>
  40828c:	ldr	x0, [sp, #8]
  408290:	ldr	x1, [x0, #24]
  408294:	ldr	x0, [sp, #8]
  408298:	ldr	x0, [x0]
  40829c:	sub	x0, x1, x0
  4082a0:	mov	w1, w0
  4082a4:	ldr	x0, [sp, #8]
  4082a8:	ldr	w0, [x0, #40]
  4082ac:	add	w0, w1, w0
  4082b0:	b	40830c <ferror@plt+0x5a6c>
  4082b4:	ldr	x0, [sp, #8]
  4082b8:	ldr	x1, [x0, #32]
  4082bc:	ldr	x0, [sp, #8]
  4082c0:	ldr	x0, [x0]
  4082c4:	sub	x0, x1, x0
  4082c8:	cmp	x0, #0x0
  4082cc:	b.lt	4082e8 <ferror@plt+0x5a48>  // b.tstop
  4082d0:	ldr	x0, [sp, #8]
  4082d4:	ldr	x1, [x0, #32]
  4082d8:	ldr	x0, [sp, #8]
  4082dc:	ldr	x0, [x0]
  4082e0:	sub	x0, x1, x0
  4082e4:	b	40830c <ferror@plt+0x5a6c>
  4082e8:	ldr	x0, [sp, #8]
  4082ec:	ldr	x1, [x0, #32]
  4082f0:	ldr	x0, [sp, #8]
  4082f4:	ldr	x0, [x0]
  4082f8:	sub	x0, x1, x0
  4082fc:	mov	w1, w0
  408300:	ldr	x0, [sp, #8]
  408304:	ldr	w0, [x0, #40]
  408308:	add	w0, w1, w0
  40830c:	add	sp, sp, #0x10
  408310:	ret
  408314:	stp	x29, x30, [sp, #-64]!
  408318:	mov	x29, sp
  40831c:	str	x0, [sp, #40]
  408320:	str	x1, [sp, #32]
  408324:	str	w2, [sp, #28]
  408328:	b	40839c <ferror@plt+0x5afc>
  40832c:	ldr	x0, [sp, #40]
  408330:	bl	407edc <ferror@plt+0x563c>
  408334:	mov	w1, w0
  408338:	ldr	w0, [sp, #28]
  40833c:	cmp	w0, w1
  408340:	b.lt	408350 <ferror@plt+0x5ab0>  // b.tstop
  408344:	ldr	x0, [sp, #40]
  408348:	bl	407edc <ferror@plt+0x563c>
  40834c:	b	408354 <ferror@plt+0x5ab4>
  408350:	ldr	w0, [sp, #28]
  408354:	str	w0, [sp, #60]
  408358:	ldr	x0, [sp, #40]
  40835c:	ldr	x0, [x0, #8]
  408360:	ldrsw	x1, [sp, #60]
  408364:	mov	x2, x1
  408368:	ldr	x1, [sp, #32]
  40836c:	bl	402270 <memmove@plt>
  408370:	ldr	w1, [sp, #60]
  408374:	ldr	x0, [sp, #40]
  408378:	bl	407c14 <ferror@plt+0x5374>
  40837c:	ldr	w1, [sp, #28]
  408380:	ldr	w0, [sp, #60]
  408384:	sub	w0, w1, w0
  408388:	str	w0, [sp, #28]
  40838c:	ldrsw	x0, [sp, #60]
  408390:	ldr	x1, [sp, #32]
  408394:	add	x0, x1, x0
  408398:	str	x0, [sp, #32]
  40839c:	ldr	w0, [sp, #28]
  4083a0:	cmp	w0, #0x0
  4083a4:	b.ne	40832c <ferror@plt+0x5a8c>  // b.any
  4083a8:	nop
  4083ac:	nop
  4083b0:	ldp	x29, x30, [sp], #64
  4083b4:	ret
  4083b8:	stp	x29, x30, [sp, #-64]!
  4083bc:	mov	x29, sp
  4083c0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4083c4:	add	x0, x0, #0x8
  4083c8:	ldr	x0, [x0]
  4083cc:	bl	4023f0 <fileno@plt>
  4083d0:	mov	w1, w0
  4083d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4083d8:	add	x0, x0, #0x2c0
  4083dc:	str	w1, [x0]
  4083e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4083e4:	add	x0, x0, #0x10
  4083e8:	ldr	x0, [x0]
  4083ec:	bl	4023f0 <fileno@plt>
  4083f0:	mov	w1, w0
  4083f4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4083f8:	add	x0, x0, #0x2c8
  4083fc:	str	w1, [x0]
  408400:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408404:	add	x0, x0, #0x398
  408408:	str	x0, [sp, #40]
  40840c:	str	wzr, [sp, #60]
  408410:	b	40842c <ferror@plt+0x5b8c>
  408414:	ldr	x0, [sp, #40]
  408418:	ldr	w1, [sp, #60]
  40841c:	str	xzr, [x0, x1, lsl #3]
  408420:	ldr	w0, [sp, #60]
  408424:	add	w0, w0, #0x1
  408428:	str	w0, [sp, #60]
  40842c:	ldr	w0, [sp, #60]
  408430:	cmp	w0, #0xf
  408434:	b.ls	408414 <ferror@plt+0x5b74>  // b.plast
  408438:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40843c:	add	x0, x0, #0x418
  408440:	str	x0, [sp, #32]
  408444:	str	wzr, [sp, #56]
  408448:	b	408464 <ferror@plt+0x5bc4>
  40844c:	ldr	x0, [sp, #32]
  408450:	ldr	w1, [sp, #56]
  408454:	str	xzr, [x0, x1, lsl #3]
  408458:	ldr	w0, [sp, #56]
  40845c:	add	w0, w0, #0x1
  408460:	str	w0, [sp, #56]
  408464:	ldr	w0, [sp, #56]
  408468:	cmp	w0, #0xf
  40846c:	b.ls	40844c <ferror@plt+0x5bac>  // b.plast
  408470:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408474:	add	x0, x0, #0x498
  408478:	str	x0, [sp, #24]
  40847c:	str	wzr, [sp, #52]
  408480:	b	40849c <ferror@plt+0x5bfc>
  408484:	ldr	x0, [sp, #24]
  408488:	ldr	w1, [sp, #52]
  40848c:	str	xzr, [x0, x1, lsl #3]
  408490:	ldr	w0, [sp, #52]
  408494:	add	w0, w0, #0x1
  408498:	str	w0, [sp, #52]
  40849c:	ldr	w0, [sp, #52]
  4084a0:	cmp	w0, #0xf
  4084a4:	b.ls	408484 <ferror@plt+0x5be4>  // b.plast
  4084a8:	bl	402820 <__errno_location@plt>
  4084ac:	str	wzr, [x0]
  4084b0:	nop
  4084b4:	ldp	x29, x30, [sp], #64
  4084b8:	ret
  4084bc:	stp	x29, x30, [sp, #-32]!
  4084c0:	mov	x29, sp
  4084c4:	str	x0, [sp, #24]
  4084c8:	str	w1, [sp, #20]
  4084cc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4084d0:	add	x0, x0, #0x2c0
  4084d4:	ldr	w0, [x0]
  4084d8:	ldrsw	x1, [sp, #20]
  4084dc:	mov	x2, x1
  4084e0:	ldr	x1, [sp, #24]
  4084e4:	bl	4025d0 <write@plt>
  4084e8:	ldp	x29, x30, [sp], #32
  4084ec:	ret
  4084f0:	stp	x29, x30, [sp, #-32]!
  4084f4:	mov	x29, sp
  4084f8:	str	x0, [sp, #24]
  4084fc:	str	w1, [sp, #20]
  408500:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408504:	add	x0, x0, #0x2c8
  408508:	ldr	w0, [x0]
  40850c:	ldrsw	x1, [sp, #20]
  408510:	mov	x2, x1
  408514:	ldr	x1, [sp, #24]
  408518:	bl	402720 <read@plt>
  40851c:	ldp	x29, x30, [sp], #32
  408520:	ret
  408524:	mov	w0, #0x1                   	// #1
  408528:	ret
  40852c:	stp	x29, x30, [sp, #-32]!
  408530:	mov	x29, sp
  408534:	str	w0, [sp, #28]
  408538:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40853c:	add	x0, x0, #0x38
  408540:	ldrb	w0, [x0, #17]
  408544:	mov	w1, w0
  408548:	ldr	w0, [sp, #28]
  40854c:	cmp	w0, w1
  408550:	b.ne	408560 <ferror@plt+0x5cc0>  // b.any
  408554:	bl	40ecf0 <ferror@plt+0xc450>
  408558:	mov	w0, #0x0                   	// #0
  40855c:	b	4086a8 <ferror@plt+0x5e08>
  408560:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408564:	add	x0, x0, #0x38
  408568:	ldrb	w0, [x0, #18]
  40856c:	mov	w1, w0
  408570:	ldr	w0, [sp, #28]
  408574:	cmp	w0, w1
  408578:	b.ne	4085a4 <ferror@plt+0x5d04>  // b.any
  40857c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  408580:	add	x0, x0, #0xbc8
  408584:	ldr	w0, [x0]
  408588:	cmp	w0, #0x0
  40858c:	b.eq	408598 <ferror@plt+0x5cf8>  // b.none
  408590:	bl	40eda0 <ferror@plt+0xc500>
  408594:	b	40859c <ferror@plt+0x5cfc>
  408598:	bl	40ee50 <ferror@plt+0xc5b0>
  40859c:	mov	w0, #0x0                   	// #0
  4085a0:	b	4086a8 <ferror@plt+0x5e08>
  4085a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4085a8:	add	x0, x0, #0x38
  4085ac:	ldrb	w0, [x0, #21]
  4085b0:	mov	w1, w0
  4085b4:	ldr	w0, [sp, #28]
  4085b8:	cmp	w0, w1
  4085bc:	b.ne	4085ec <ferror@plt+0x5d4c>  // b.any
  4085c0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4085c4:	add	x0, x0, #0x530
  4085c8:	ldrb	w0, [x0, #34]
  4085cc:	and	w0, w0, #0x2
  4085d0:	cmp	w0, #0x0
  4085d4:	b.eq	4085e4 <ferror@plt+0x5d44>  // b.none
  4085d8:	bl	40efb0 <ferror@plt+0xc710>
  4085dc:	mov	w0, #0x0                   	// #0
  4085e0:	b	4086a8 <ferror@plt+0x5e08>
  4085e4:	mov	w0, #0x1                   	// #1
  4085e8:	b	4086a8 <ferror@plt+0x5e08>
  4085ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4085f0:	add	x0, x0, #0x38
  4085f4:	ldrb	w0, [x0, #27]
  4085f8:	mov	w1, w0
  4085fc:	ldr	w0, [sp, #28]
  408600:	cmp	w0, w1
  408604:	b.ne	408614 <ferror@plt+0x5d74>  // b.any
  408608:	bl	40ef00 <ferror@plt+0xc660>
  40860c:	mov	w0, #0x0                   	// #0
  408610:	b	4086a8 <ferror@plt+0x5e08>
  408614:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408618:	add	x0, x0, #0x38
  40861c:	ldrb	w0, [x0, #30]
  408620:	mov	w1, w0
  408624:	ldr	w0, [sp, #28]
  408628:	cmp	w0, w1
  40862c:	b.ne	40863c <ferror@plt+0x5d9c>  // b.any
  408630:	bl	40e9e0 <ferror@plt+0xc140>
  408634:	mov	w0, #0x0                   	// #0
  408638:	b	4086a8 <ferror@plt+0x5e08>
  40863c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408640:	add	x0, x0, #0x2ec
  408644:	ldr	w0, [x0]
  408648:	and	w0, w0, #0x3
  40864c:	cmp	w0, #0x0
  408650:	b.ne	4086a4 <ferror@plt+0x5e04>  // b.any
  408654:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408658:	add	x0, x0, #0x38
  40865c:	ldrb	w0, [x0, #20]
  408660:	mov	w1, w0
  408664:	ldr	w0, [sp, #28]
  408668:	cmp	w0, w1
  40866c:	b.ne	40867c <ferror@plt+0x5ddc>  // b.any
  408670:	bl	40ea68 <ferror@plt+0xc1c8>
  408674:	mov	w0, #0x0                   	// #0
  408678:	b	4086a8 <ferror@plt+0x5e08>
  40867c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408680:	add	x0, x0, #0x38
  408684:	ldrb	w0, [x0, #19]
  408688:	mov	w1, w0
  40868c:	ldr	w0, [sp, #28]
  408690:	cmp	w0, w1
  408694:	b.ne	4086a4 <ferror@plt+0x5e04>  // b.any
  408698:	bl	40ead8 <ferror@plt+0xc238>
  40869c:	mov	w0, #0x0                   	// #0
  4086a0:	b	4086a8 <ferror@plt+0x5e08>
  4086a4:	mov	w0, #0x1                   	// #1
  4086a8:	ldp	x29, x30, [sp], #32
  4086ac:	ret
  4086b0:	stp	x29, x30, [sp, #-32]!
  4086b4:	mov	x29, sp
  4086b8:	str	wzr, [sp, #28]
  4086bc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4086c0:	add	x0, x0, #0x8
  4086c4:	ldr	x0, [x0]
  4086c8:	bl	4023f0 <fileno@plt>
  4086cc:	mov	w3, w0
  4086d0:	add	x0, sp, #0x1c
  4086d4:	mov	x2, x0
  4086d8:	mov	w1, #0x540b                	// #21515
  4086dc:	mov	w0, w3
  4086e0:	bl	41500c <argp_usage@@Base+0x10b0>
  4086e4:	nop
  4086e8:	ldp	x29, x30, [sp], #32
  4086ec:	ret
  4086f0:	stp	x29, x30, [sp, #-16]!
  4086f4:	mov	x29, sp
  4086f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4086fc:	add	x1, x0, #0x358
  408700:	mov	w0, #0x0                   	// #0
  408704:	bl	4023e0 <tcgetattr@plt>
  408708:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40870c:	add	x2, x0, #0x38
  408710:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408714:	add	x1, x0, #0x358
  408718:	mov	x0, x2
  40871c:	ldp	x2, x3, [x1]
  408720:	stp	x2, x3, [x0]
  408724:	ldp	x2, x3, [x1, #16]
  408728:	stp	x2, x3, [x0, #16]
  40872c:	ldp	x2, x3, [x1, #32]
  408730:	stp	x2, x3, [x0, #32]
  408734:	ldr	x2, [x1, #48]
  408738:	str	x2, [x0, #48]
  40873c:	ldr	w1, [x1, #56]
  408740:	str	w1, [x0, #56]
  408744:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  408748:	add	x0, x0, #0x864
  40874c:	mov	w1, #0x14                  	// #20
  408750:	strb	w1, [x0]
  408754:	nop
  408758:	ldp	x29, x30, [sp], #16
  40875c:	ret
  408760:	cmp	w0, #0x12
  408764:	b.eq	408894 <ferror@plt+0x5ff4>  // b.none
  408768:	cmp	w0, #0x12
  40876c:	b.gt	4088dc <ferror@plt+0x603c>
  408770:	cmp	w0, #0x11
  408774:	b.eq	408888 <ferror@plt+0x5fe8>  // b.none
  408778:	cmp	w0, #0x11
  40877c:	b.gt	4088dc <ferror@plt+0x603c>
  408780:	cmp	w0, #0x10
  408784:	b.eq	40887c <ferror@plt+0x5fdc>  // b.none
  408788:	cmp	w0, #0x10
  40878c:	b.gt	4088dc <ferror@plt+0x603c>
  408790:	cmp	w0, #0xf
  408794:	b.eq	408870 <ferror@plt+0x5fd0>  // b.none
  408798:	cmp	w0, #0xf
  40879c:	b.gt	4088dc <ferror@plt+0x603c>
  4087a0:	cmp	w0, #0xe
  4087a4:	b.eq	4088d0 <ferror@plt+0x6030>  // b.none
  4087a8:	cmp	w0, #0xe
  4087ac:	b.gt	4088dc <ferror@plt+0x603c>
  4087b0:	cmp	w0, #0xd
  4087b4:	b.eq	4088c4 <ferror@plt+0x6024>  // b.none
  4087b8:	cmp	w0, #0xd
  4087bc:	b.gt	4088dc <ferror@plt+0x603c>
  4087c0:	cmp	w0, #0xc
  4087c4:	b.eq	4088b8 <ferror@plt+0x6018>  // b.none
  4087c8:	cmp	w0, #0xc
  4087cc:	b.gt	4088dc <ferror@plt+0x603c>
  4087d0:	cmp	w0, #0xb
  4087d4:	b.eq	408864 <ferror@plt+0x5fc4>  // b.none
  4087d8:	cmp	w0, #0xb
  4087dc:	b.gt	4088dc <ferror@plt+0x603c>
  4087e0:	cmp	w0, #0xa
  4087e4:	b.eq	408858 <ferror@plt+0x5fb8>  // b.none
  4087e8:	cmp	w0, #0xa
  4087ec:	b.gt	4088dc <ferror@plt+0x603c>
  4087f0:	cmp	w0, #0x9
  4087f4:	b.eq	4088ac <ferror@plt+0x600c>  // b.none
  4087f8:	cmp	w0, #0x9
  4087fc:	b.gt	4088dc <ferror@plt+0x603c>
  408800:	cmp	w0, #0x8
  408804:	b.eq	40884c <ferror@plt+0x5fac>  // b.none
  408808:	cmp	w0, #0x8
  40880c:	b.gt	4088dc <ferror@plt+0x603c>
  408810:	cmp	w0, #0x7
  408814:	b.eq	408840 <ferror@plt+0x5fa0>  // b.none
  408818:	cmp	w0, #0x7
  40881c:	b.gt	4088dc <ferror@plt+0x603c>
  408820:	cmp	w0, #0x3
  408824:	b.eq	408834 <ferror@plt+0x5f94>  // b.none
  408828:	cmp	w0, #0x4
  40882c:	b.eq	4088a0 <ferror@plt+0x6000>  // b.none
  408830:	b	4088dc <ferror@plt+0x603c>
  408834:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408838:	add	x0, x0, #0x49
  40883c:	b	4088e0 <ferror@plt+0x6040>
  408840:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408844:	add	x0, x0, #0x4a
  408848:	b	4088e0 <ferror@plt+0x6040>
  40884c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408850:	add	x0, x0, #0x4d
  408854:	b	4088e0 <ferror@plt+0x6040>
  408858:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40885c:	add	x0, x0, #0x4b
  408860:	b	4088e0 <ferror@plt+0x6040>
  408864:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408868:	add	x0, x0, #0x4c
  40886c:	b	4088e0 <ferror@plt+0x6040>
  408870:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408874:	add	x0, x0, #0x51
  408878:	b	4088e0 <ferror@plt+0x6040>
  40887c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408880:	add	x0, x0, #0x52
  408884:	b	4088e0 <ferror@plt+0x6040>
  408888:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40888c:	add	x0, x0, #0x54
  408890:	b	4088e0 <ferror@plt+0x6040>
  408894:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408898:	add	x0, x0, #0x54
  40889c:	b	4088e0 <ferror@plt+0x6040>
  4088a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088a4:	add	x0, x0, #0x56
  4088a8:	b	4088e0 <ferror@plt+0x6040>
  4088ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088b0:	add	x0, x0, #0x53
  4088b4:	b	4088e0 <ferror@plt+0x6040>
  4088b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088bc:	add	x0, x0, #0x57
  4088c0:	b	4088e0 <ferror@plt+0x6040>
  4088c4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088c8:	add	x0, x0, #0x55
  4088cc:	b	4088e0 <ferror@plt+0x6040>
  4088d0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088d4:	add	x0, x0, #0x58
  4088d8:	b	4088e0 <ferror@plt+0x6040>
  4088dc:	mov	x0, #0x0                   	// #0
  4088e0:	ret
  4088e4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088e8:	add	x0, x0, #0x38
  4088ec:	add	x1, x0, #0x11
  4088f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4088f4:	add	x0, x0, #0x358
  4088f8:	add	x0, x0, #0x11
  4088fc:	mov	x2, x1
  408900:	mov	x3, x0
  408904:	ldp	x0, x1, [x3]
  408908:	stp	x0, x1, [x2]
  40890c:	ldp	x0, x1, [x3, #16]
  408910:	stp	x0, x1, [x2, #16]
  408914:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  408918:	add	x0, x0, #0x864
  40891c:	mov	w1, #0x14                  	// #20
  408920:	strb	w1, [x0]
  408924:	nop
  408928:	ret
  40892c:	stp	x29, x30, [sp, #-240]!
  408930:	mov	x29, sp
  408934:	str	x19, [sp, #16]
  408938:	mov	w19, w0
  40893c:	and	w1, w19, #0xffffefff
  408940:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408944:	add	x0, x0, #0x2ec
  408948:	str	w1, [x0]
  40894c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408950:	add	x0, x0, #0x518
  408954:	ldr	w0, [x0]
  408958:	cmp	w19, w0
  40895c:	b.eq	408e58 <ferror@plt+0x65b8>  // b.none
  408960:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408964:	add	x0, x0, #0x2e0
  408968:	ldr	w1, [x0]
  40896c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408970:	add	x0, x0, #0x2e4
  408974:	ldr	w0, [x0]
  408978:	orr	w0, w1, w0
  40897c:	bl	40f380 <ferror@plt+0xcae0>
  408980:	str	w0, [sp, #236]
  408984:	ldr	w0, [sp, #236]
  408988:	cmp	w0, #0x0
  40898c:	b.lt	40899c <ferror@plt+0x60fc>  // b.tstop
  408990:	ldr	w0, [sp, #236]
  408994:	cmp	w0, #0x1
  408998:	b.le	408a08 <ferror@plt+0x6168>
  40899c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4089a0:	add	x0, x0, #0x2c8
  4089a4:	ldr	w0, [x0]
  4089a8:	add	x1, sp, #0xa8
  4089ac:	bl	4023e0 <tcgetattr@plt>
  4089b0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4089b4:	add	x0, x0, #0x2c8
  4089b8:	ldr	w0, [x0]
  4089bc:	add	x1, sp, #0xa8
  4089c0:	mov	x2, x1
  4089c4:	mov	w1, #0x1                   	// #1
  4089c8:	bl	402740 <tcsetattr@plt>
  4089cc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4089d0:	add	x0, x0, #0x2e0
  4089d4:	ldr	w1, [x0]
  4089d8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4089dc:	add	x0, x0, #0x2e4
  4089e0:	ldr	w0, [x0]
  4089e4:	orr	w0, w1, w0
  4089e8:	bl	40f380 <ferror@plt+0xcae0>
  4089ec:	str	w0, [sp, #236]
  4089f0:	ldr	w0, [sp, #236]
  4089f4:	cmp	w0, #0x0
  4089f8:	b.lt	4089b0 <ferror@plt+0x6110>  // b.tstop
  4089fc:	ldr	w0, [sp, #236]
  408a00:	cmp	w0, #0x1
  408a04:	b.gt	4089b0 <ferror@plt+0x6110>
  408a08:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408a0c:	add	x0, x0, #0x518
  408a10:	ldr	w0, [x0]
  408a14:	str	w0, [sp, #236]
  408a18:	and	w1, w19, #0xffffefff
  408a1c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408a20:	add	x0, x0, #0x518
  408a24:	str	w1, [x0]
  408a28:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408a2c:	add	x1, x0, #0x38
  408a30:	add	x0, sp, #0xa8
  408a34:	ldp	x2, x3, [x1]
  408a38:	stp	x2, x3, [x0]
  408a3c:	ldp	x2, x3, [x1, #16]
  408a40:	stp	x2, x3, [x0, #16]
  408a44:	ldp	x2, x3, [x1, #32]
  408a48:	stp	x2, x3, [x0, #32]
  408a4c:	ldr	x2, [x1, #48]
  408a50:	str	x2, [x0, #48]
  408a54:	ldr	w1, [x1, #56]
  408a58:	str	w1, [x0, #56]
  408a5c:	and	w0, w19, #0x200
  408a60:	cmp	w0, #0x0
  408a64:	b.eq	408aa4 <ferror@plt+0x6204>  // b.none
  408a68:	ldr	w0, [sp, #180]
  408a6c:	orr	w0, w0, #0x8
  408a70:	str	w0, [sp, #180]
  408a74:	ldr	w0, [sp, #172]
  408a78:	orr	w0, w0, #0x4
  408a7c:	str	w0, [sp, #172]
  408a80:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408a84:	add	x0, x0, #0x688
  408a88:	ldr	w0, [x0]
  408a8c:	cmp	w0, #0x0
  408a90:	b.eq	408abc <ferror@plt+0x621c>  // b.none
  408a94:	ldr	w0, [sp, #168]
  408a98:	orr	w0, w0, #0x100
  408a9c:	str	w0, [sp, #168]
  408aa0:	b	408abc <ferror@plt+0x621c>
  408aa4:	ldr	w0, [sp, #180]
  408aa8:	and	w0, w0, #0xfffffff7
  408aac:	str	w0, [sp, #180]
  408ab0:	ldr	w0, [sp, #172]
  408ab4:	and	w0, w0, #0xfffffffb
  408ab8:	str	w0, [sp, #172]
  408abc:	and	w0, w19, #0x100
  408ac0:	cmp	w0, #0x0
  408ac4:	b.ne	408adc <ferror@plt+0x623c>  // b.any
  408ac8:	ldr	w1, [sp, #168]
  408acc:	mov	w0, #0xffffebff            	// #-5121
  408ad0:	and	w0, w1, w0
  408ad4:	str	w0, [sp, #168]
  408ad8:	b	408b44 <ferror@plt+0x62a4>
  408adc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408ae0:	add	x0, x0, #0x810
  408ae4:	ldr	w0, [x0]
  408ae8:	cmp	w0, #0x0
  408aec:	b.ge	408b04 <ferror@plt+0x6264>  // b.tcont
  408af0:	ldr	w1, [sp, #168]
  408af4:	mov	w0, #0x1400                	// #5120
  408af8:	orr	w0, w1, w0
  408afc:	str	w0, [sp, #168]
  408b00:	b	408b44 <ferror@plt+0x62a4>
  408b04:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408b08:	add	x0, x0, #0x810
  408b0c:	ldr	w0, [x0]
  408b10:	cmp	w0, #0x0
  408b14:	b.le	408b28 <ferror@plt+0x6288>
  408b18:	ldr	w0, [sp, #168]
  408b1c:	orr	w0, w0, #0x1c00
  408b20:	str	w0, [sp, #168]
  408b24:	b	408b44 <ferror@plt+0x62a4>
  408b28:	ldr	w1, [sp, #168]
  408b2c:	mov	w0, #0x1400                	// #5120
  408b30:	orr	w0, w1, w0
  408b34:	str	w0, [sp, #168]
  408b38:	ldr	w0, [sp, #168]
  408b3c:	and	w0, w0, #0xfffff7ff
  408b40:	str	w0, [sp, #168]
  408b44:	and	w0, w19, #0x2
  408b48:	cmp	w0, #0x0
  408b4c:	b.ne	408b6c <ferror@plt+0x62cc>  // b.any
  408b50:	ldr	w0, [sp, #180]
  408b54:	and	w0, w0, #0xfffffffe
  408b58:	str	w0, [sp, #180]
  408b5c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408b60:	add	x0, x0, #0x678
  408b64:	str	wzr, [x0]
  408b68:	b	408b88 <ferror@plt+0x62e8>
  408b6c:	ldr	w0, [sp, #180]
  408b70:	orr	w0, w0, #0x1
  408b74:	str	w0, [sp, #180]
  408b78:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408b7c:	add	x0, x0, #0x678
  408b80:	mov	w1, #0x1                   	// #1
  408b84:	str	w1, [x0]
  408b88:	and	w0, w19, #0x1
  408b8c:	cmp	w0, #0x0
  408b90:	b.eq	408ba4 <ferror@plt+0x6304>  // b.none
  408b94:	ldr	w0, [sp, #180]
  408b98:	orr	w0, w0, #0x2
  408b9c:	str	w0, [sp, #180]
  408ba0:	b	408bc8 <ferror@plt+0x6328>
  408ba4:	ldr	w0, [sp, #180]
  408ba8:	and	w0, w0, #0xfffffffd
  408bac:	str	w0, [sp, #180]
  408bb0:	ldr	w0, [sp, #168]
  408bb4:	and	w0, w0, #0xfffffeff
  408bb8:	str	w0, [sp, #168]
  408bbc:	mov	w0, #0x1                   	// #1
  408bc0:	strb	w0, [sp, #191]
  408bc4:	strb	wzr, [sp, #190]
  408bc8:	and	w0, w19, #0x3
  408bcc:	cmp	w0, #0x0
  408bd0:	b.ne	408bd8 <ferror@plt+0x6338>  // b.any
  408bd4:	strb	wzr, [sp, #200]
  408bd8:	and	w0, w19, #0x8
  408bdc:	cmp	w0, #0x0
  408be0:	b.eq	408c00 <ferror@plt+0x6360>  // b.none
  408be4:	ldr	w0, [sp, #172]
  408be8:	and	w0, w0, #0xffffe7ff
  408bec:	str	w0, [sp, #172]
  408bf0:	ldr	w0, [sp, #172]
  408bf4:	orr	w0, w0, #0x1800
  408bf8:	str	w0, [sp, #172]
  408bfc:	b	408c0c <ferror@plt+0x636c>
  408c00:	ldr	w0, [sp, #172]
  408c04:	and	w0, w0, #0xffffe7ff
  408c08:	str	w0, [sp, #172]
  408c0c:	and	w0, w19, #0x10
  408c10:	cmp	w0, #0x0
  408c14:	b.eq	408c28 <ferror@plt+0x6388>  // b.none
  408c18:	ldr	w0, [sp, #180]
  408c1c:	and	w0, w0, #0xfffffdff
  408c20:	str	w0, [sp, #180]
  408c24:	b	408c34 <ferror@plt+0x6394>
  408c28:	ldr	w0, [sp, #180]
  408c2c:	orr	w0, w0, #0x200
  408c30:	str	w0, [sp, #180]
  408c34:	cmn	w19, #0x1
  408c38:	b.ne	408c44 <ferror@plt+0x63a4>  // b.any
  408c3c:	str	wzr, [sp, #164]
  408c40:	b	408cd8 <ferror@plt+0x6438>
  408c44:	and	w0, w19, #0x400
  408c48:	cmp	w0, #0x0
  408c4c:	b.eq	408c5c <ferror@plt+0x63bc>  // b.none
  408c50:	ldr	w0, [sp, #168]
  408c54:	and	w0, w0, #0xffffffdf
  408c58:	str	w0, [sp, #168]
  408c5c:	and	w0, w19, #0x800
  408c60:	cmp	w0, #0x0
  408c64:	b.eq	408c94 <ferror@plt+0x63f4>  // b.none
  408c68:	ldr	w1, [sp, #176]
  408c6c:	mov	w0, #0xfffffecf            	// #-305
  408c70:	and	w0, w1, w0
  408c74:	str	w0, [sp, #176]
  408c78:	ldr	w0, [sp, #176]
  408c7c:	orr	w0, w0, #0x30
  408c80:	str	w0, [sp, #176]
  408c84:	ldr	w0, [sp, #172]
  408c88:	and	w0, w0, #0xfffffffe
  408c8c:	str	w0, [sp, #172]
  408c90:	b	408cd0 <ferror@plt+0x6430>
  408c94:	ldr	w1, [sp, #176]
  408c98:	mov	w0, #0xfffffecf            	// #-305
  408c9c:	and	w0, w1, w0
  408ca0:	str	w0, [sp, #176]
  408ca4:	ldr	w1, [sp, #176]
  408ca8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408cac:	add	x0, x0, #0x358
  408cb0:	ldr	w2, [x0, #8]
  408cb4:	mov	w0, #0x130                 	// #304
  408cb8:	and	w0, w2, w0
  408cbc:	orr	w0, w1, w0
  408cc0:	str	w0, [sp, #176]
  408cc4:	ldr	w0, [sp, #172]
  408cc8:	orr	w0, w0, #0x1
  408ccc:	str	w0, [sp, #172]
  408cd0:	mov	w0, #0x1                   	// #1
  408cd4:	str	w0, [sp, #164]
  408cd8:	cmn	w19, #0x1
  408cdc:	b.eq	408d74 <ferror@plt+0x64d4>  // b.none
  408ce0:	adrp	x0, 409000 <ferror@plt+0x6760>
  408ce4:	add	x1, x0, #0x98
  408ce8:	mov	w0, #0x14                  	// #20
  408cec:	bl	402410 <signal@plt>
  408cf0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408cf4:	add	x0, x0, #0x68c
  408cf8:	ldrb	w0, [x0]
  408cfc:	cmp	w0, #0x0
  408d00:	b.eq	408d14 <ferror@plt+0x6474>  // b.none
  408d04:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408d08:	add	x0, x0, #0x68c
  408d0c:	ldrb	w0, [x0]
  408d10:	b	408d20 <ferror@plt+0x6480>
  408d14:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408d18:	add	x0, x0, #0x814
  408d1c:	ldrb	w0, [x0]
  408d20:	strb	w0, [sp, #235]
  408d24:	ldrb	w0, [sp, #196]
  408d28:	ldrb	w1, [sp, #235]
  408d2c:	cmp	w1, w0
  408d30:	b.eq	408ddc <ferror@plt+0x653c>  // b.none
  408d34:	ldrb	w0, [sp, #201]
  408d38:	ldrb	w1, [sp, #235]
  408d3c:	cmp	w1, w0
  408d40:	b.eq	408ddc <ferror@plt+0x653c>  // b.none
  408d44:	ldrb	w0, [sp, #196]
  408d48:	cmp	w0, #0x0
  408d4c:	b.ne	408d5c <ferror@plt+0x64bc>  // b.any
  408d50:	ldrb	w0, [sp, #235]
  408d54:	strb	w0, [sp, #196]
  408d58:	b	408ddc <ferror@plt+0x653c>
  408d5c:	ldrb	w0, [sp, #201]
  408d60:	cmp	w0, #0x0
  408d64:	b.ne	408ddc <ferror@plt+0x653c>  // b.any
  408d68:	ldrb	w0, [sp, #235]
  408d6c:	strb	w0, [sp, #201]
  408d70:	b	408ddc <ferror@plt+0x653c>
  408d74:	mov	x1, #0x0                   	// #0
  408d78:	mov	w0, #0x14                  	// #20
  408d7c:	bl	402410 <signal@plt>
  408d80:	add	x0, sp, #0x20
  408d84:	bl	402490 <sigemptyset@plt>
  408d88:	add	x0, sp, #0x20
  408d8c:	mov	w1, #0x14                  	// #20
  408d90:	bl	4027e0 <sigaddset@plt>
  408d94:	add	x0, sp, #0x20
  408d98:	mov	x2, #0x0                   	// #0
  408d9c:	mov	x1, x0
  408da0:	mov	w0, #0x1                   	// #1
  408da4:	bl	402360 <sigprocmask@plt>
  408da8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408dac:	add	x1, x0, #0x358
  408db0:	add	x0, sp, #0xa8
  408db4:	ldp	x2, x3, [x1]
  408db8:	stp	x2, x3, [x0]
  408dbc:	ldp	x2, x3, [x1, #16]
  408dc0:	stp	x2, x3, [x0, #16]
  408dc4:	ldp	x2, x3, [x1, #32]
  408dc8:	stp	x2, x3, [x0, #32]
  408dcc:	ldr	x2, [x1, #48]
  408dd0:	str	x2, [x0, #48]
  408dd4:	ldr	w1, [x1, #56]
  408dd8:	str	w1, [x0, #56]
  408ddc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408de0:	add	x0, x0, #0x2c8
  408de4:	ldr	w0, [x0]
  408de8:	add	x1, sp, #0xa8
  408dec:	mov	x2, x1
  408df0:	mov	w1, #0x1                   	// #1
  408df4:	bl	402740 <tcsetattr@plt>
  408df8:	cmp	w0, #0x0
  408dfc:	b.ge	408e1c <ferror@plt+0x657c>  // b.tcont
  408e00:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408e04:	add	x0, x0, #0x2c8
  408e08:	ldr	w0, [x0]
  408e0c:	add	x1, sp, #0xa8
  408e10:	mov	x2, x1
  408e14:	mov	w1, #0x0                   	// #0
  408e18:	bl	402740 <tcsetattr@plt>
  408e1c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408e20:	add	x0, x0, #0x2c8
  408e24:	ldr	w0, [x0]
  408e28:	add	x1, sp, #0xa4
  408e2c:	mov	x2, x1
  408e30:	mov	w1, #0x5421                	// #21537
  408e34:	bl	41500c <argp_usage@@Base+0x10b0>
  408e38:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  408e3c:	add	x0, x0, #0x2c0
  408e40:	ldr	w0, [x0]
  408e44:	add	x1, sp, #0xa4
  408e48:	mov	x2, x1
  408e4c:	mov	w1, #0x5421                	// #21537
  408e50:	bl	41500c <argp_usage@@Base+0x10b0>
  408e54:	b	408e5c <ferror@plt+0x65bc>
  408e58:	nop
  408e5c:	ldr	x19, [sp, #16]
  408e60:	ldp	x29, x30, [sp], #240
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-64]!
  408e6c:	mov	x29, sp
  408e70:	stp	x19, x20, [sp, #16]
  408e74:	str	x21, [sp, #32]
  408e78:	str	x0, [sp, #56]
  408e7c:	str	x1, [sp, #48]
  408e80:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408e84:	add	x0, x0, #0x358
  408e88:	bl	402370 <cfgetospeed@plt>
  408e8c:	mov	w21, w0
  408e90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408e94:	add	x0, x0, #0x358
  408e98:	bl	402770 <cfgetispeed@plt>
  408e9c:	mov	w20, w0
  408ea0:	cmp	x20, #0x0
  408ea4:	b.ne	408eac <ferror@plt+0x660c>  // b.any
  408ea8:	mov	x20, x21
  408eac:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  408eb0:	add	x19, x0, #0xa58
  408eb4:	b	408ebc <ferror@plt+0x661c>
  408eb8:	add	x19, x19, #0x10
  408ebc:	ldr	x0, [x19]
  408ec0:	cmn	x0, #0x1
  408ec4:	b.eq	408ed4 <ferror@plt+0x6634>  // b.none
  408ec8:	ldr	x0, [x19, #8]
  408ecc:	cmp	x20, x0
  408ed0:	b.gt	408eb8 <ferror@plt+0x6618>
  408ed4:	ldr	x1, [x19]
  408ed8:	ldr	x0, [sp, #56]
  408edc:	str	x1, [x0]
  408ee0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  408ee4:	add	x19, x0, #0xa58
  408ee8:	b	408ef0 <ferror@plt+0x6650>
  408eec:	add	x19, x19, #0x10
  408ef0:	ldr	x0, [x19]
  408ef4:	cmn	x0, #0x1
  408ef8:	b.eq	408f08 <ferror@plt+0x6668>  // b.none
  408efc:	ldr	x0, [x19, #8]
  408f00:	cmp	x21, x0
  408f04:	b.gt	408eec <ferror@plt+0x664c>
  408f08:	ldr	x1, [x19]
  408f0c:	ldr	x0, [sp, #48]
  408f10:	str	x1, [x0]
  408f14:	nop
  408f18:	ldp	x19, x20, [sp, #16]
  408f1c:	ldr	x21, [sp, #32]
  408f20:	ldp	x29, x30, [sp], #64
  408f24:	ret
  408f28:	stp	x29, x30, [sp, #-48]!
  408f2c:	mov	x29, sp
  408f30:	str	x0, [sp, #24]
  408f34:	str	x1, [sp, #16]
  408f38:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  408f3c:	add	x0, x0, #0x10
  408f40:	ldr	x0, [x0]
  408f44:	bl	4023f0 <fileno@plt>
  408f48:	mov	w3, w0
  408f4c:	add	x0, sp, #0x28
  408f50:	mov	x2, x0
  408f54:	mov	w1, #0x5413                	// #21523
  408f58:	mov	w0, w3
  408f5c:	bl	41500c <argp_usage@@Base+0x10b0>
  408f60:	cmp	w0, #0x0
  408f64:	b.lt	408f90 <ferror@plt+0x66f0>  // b.tstop
  408f68:	ldrh	w0, [sp, #40]
  408f6c:	and	x1, x0, #0xffff
  408f70:	ldr	x0, [sp, #24]
  408f74:	str	x1, [x0]
  408f78:	ldrh	w0, [sp, #42]
  408f7c:	and	x1, x0, #0xffff
  408f80:	ldr	x0, [sp, #16]
  408f84:	str	x1, [x0]
  408f88:	mov	w0, #0x1                   	// #1
  408f8c:	b	408f94 <ferror@plt+0x66f4>
  408f90:	mov	w0, #0x0                   	// #0
  408f94:	ldp	x29, x30, [sp], #48
  408f98:	ret
  408f9c:	stp	x29, x30, [sp, #-32]!
  408fa0:	mov	x29, sp
  408fa4:	str	w0, [sp, #28]
  408fa8:	ldr	w0, [sp, #28]
  408fac:	bl	402580 <close@plt>
  408fb0:	ldp	x29, x30, [sp], #32
  408fb4:	ret
  408fb8:	stp	x29, x30, [sp, #-32]!
  408fbc:	mov	x29, sp
  408fc0:	str	w0, [sp, #28]
  408fc4:	str	w1, [sp, #24]
  408fc8:	add	x0, sp, #0x18
  408fcc:	mov	x2, x0
  408fd0:	mov	w1, #0x5421                	// #21537
  408fd4:	ldr	w0, [sp, #28]
  408fd8:	bl	41500c <argp_usage@@Base+0x10b0>
  408fdc:	nop
  408fe0:	ldp	x29, x30, [sp], #32
  408fe4:	ret
  408fe8:	stp	x29, x30, [sp, #-32]!
  408fec:	mov	x29, sp
  408ff0:	str	w0, [sp, #28]
  408ff4:	bl	40f680 <ferror@plt+0xcde0>
  408ff8:	mov	w1, #0xffffffff            	// #-1
  408ffc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409000:	add	x0, x0, #0x6a0
  409004:	bl	4027c0 <longjmp@plt>
  409008:	stp	x29, x30, [sp, #-32]!
  40900c:	mov	x29, sp
  409010:	str	w0, [sp, #28]
  409014:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409018:	add	x0, x0, #0x678
  40901c:	ldr	w0, [x0]
  409020:	cmp	w0, #0x0
  409024:	b.eq	409030 <ferror@plt+0x6790>  // b.none
  409028:	bl	40ecf0 <ferror@plt+0xc450>
  40902c:	b	409044 <ferror@plt+0x67a4>
  409030:	bl	40f680 <ferror@plt+0xcde0>
  409034:	mov	w1, #0xffffffff            	// #-1
  409038:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40903c:	add	x0, x0, #0x378
  409040:	bl	4027c0 <longjmp@plt>
  409044:	ldp	x29, x30, [sp], #32
  409048:	ret
  40904c:	stp	x29, x30, [sp, #-32]!
  409050:	mov	x29, sp
  409054:	str	w0, [sp, #28]
  409058:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40905c:	add	x0, x0, #0x678
  409060:	ldr	w0, [x0]
  409064:	cmp	w0, #0x0
  409068:	b.eq	409090 <ferror@plt+0x67f0>  // b.none
  40906c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  409070:	add	x0, x0, #0xbc8
  409074:	ldr	w0, [x0]
  409078:	cmp	w0, #0x0
  40907c:	b.eq	409088 <ferror@plt+0x67e8>  // b.none
  409080:	bl	40eda0 <ferror@plt+0xc500>
  409084:	b	40908c <ferror@plt+0x67ec>
  409088:	bl	40ee50 <ferror@plt+0xc5b0>
  40908c:	nop
  409090:	ldp	x29, x30, [sp], #32
  409094:	ret
  409098:	stp	x29, x30, [sp, #-32]!
  40909c:	mov	x29, sp
  4090a0:	str	w0, [sp, #28]
  4090a4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4090a8:	add	x0, x0, #0x68c
  4090ac:	ldrb	w0, [x0]
  4090b0:	cmp	w0, #0x0
  4090b4:	b.eq	4090c4 <ferror@plt+0x6824>  // b.none
  4090b8:	bl	40de34 <ferror@plt+0xb594>
  4090bc:	cmp	w0, #0x0
  4090c0:	b.ne	4090e0 <ferror@plt+0x6840>  // b.any
  4090c4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4090c8:	add	x0, x0, #0x678
  4090cc:	ldr	w0, [x0]
  4090d0:	cmp	w0, #0x0
  4090d4:	b.eq	4090e4 <ferror@plt+0x6844>  // b.none
  4090d8:	bl	40ef00 <ferror@plt+0xc660>
  4090dc:	b	4090e4 <ferror@plt+0x6844>
  4090e0:	nop
  4090e4:	ldp	x29, x30, [sp], #32
  4090e8:	ret
  4090ec:	stp	x29, x30, [sp, #-32]!
  4090f0:	mov	x29, sp
  4090f4:	str	w0, [sp, #28]
  4090f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4090fc:	add	x0, x0, #0x374
  409100:	ldr	w0, [x0]
  409104:	cmp	w0, #0x0
  409108:	b.eq	409110 <ferror@plt+0x6870>  // b.none
  40910c:	bl	40f090 <ferror@plt+0xc7f0>
  409110:	nop
  409114:	ldp	x29, x30, [sp], #32
  409118:	ret
  40911c:	stp	x29, x30, [sp, #-176]!
  409120:	mov	x29, sp
  409124:	mov	w0, #0x10000000            	// #268435456
  409128:	str	w0, [sp, #160]
  40912c:	add	x0, sp, #0x18
  409130:	add	x0, x0, #0x8
  409134:	bl	402490 <sigemptyset@plt>
  409138:	adrp	x0, 409000 <ferror@plt+0x6760>
  40913c:	add	x1, x0, #0x8
  409140:	mov	w0, #0x2                   	// #2
  409144:	bl	402410 <signal@plt>
  409148:	adrp	x0, 409000 <ferror@plt+0x6760>
  40914c:	add	x1, x0, #0x4c
  409150:	mov	w0, #0x3                   	// #3
  409154:	bl	402410 <signal@plt>
  409158:	adrp	x0, 408000 <ferror@plt+0x5760>
  40915c:	add	x1, x0, #0xfe8
  409160:	mov	w0, #0xd                   	// #13
  409164:	bl	402410 <signal@plt>
  409168:	adrp	x0, 409000 <ferror@plt+0x6760>
  40916c:	add	x0, x0, #0xec
  409170:	str	x0, [sp, #24]
  409174:	add	x0, sp, #0x18
  409178:	mov	x2, #0x0                   	// #0
  40917c:	mov	x1, x0
  409180:	mov	w0, #0x1c                  	// #28
  409184:	bl	402590 <sigaction@plt>
  409188:	adrp	x0, 409000 <ferror@plt+0x6760>
  40918c:	add	x0, x0, #0x98
  409190:	str	x0, [sp, #24]
  409194:	add	x0, sp, #0x18
  409198:	mov	x2, #0x0                   	// #0
  40919c:	mov	x1, x0
  4091a0:	mov	w0, #0x14                  	// #20
  4091a4:	bl	402590 <sigaction@plt>
  4091a8:	mov	w0, #0x0                   	// #0
  4091ac:	bl	40f634 <ferror@plt+0xcd94>
  4091b0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4091b4:	add	x0, x0, #0x2c4
  4091b8:	ldr	w0, [x0]
  4091bc:	mov	w1, #0x1                   	// #1
  4091c0:	bl	408fb8 <ferror@plt+0x6718>
  4091c4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4091c8:	add	x0, x0, #0x2c4
  4091cc:	ldr	w0, [x0]
  4091d0:	mov	w3, #0x1                   	// #1
  4091d4:	mov	w2, #0xa                   	// #10
  4091d8:	mov	w1, #0x1                   	// #1
  4091dc:	bl	40f714 <ferror@plt+0xce74>
  4091e0:	cmn	w0, #0x1
  4091e4:	b.ne	4091f4 <ferror@plt+0x6954>  // b.any
  4091e8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4091ec:	add	x0, x0, #0xcf8
  4091f0:	bl	402320 <perror@plt>
  4091f4:	nop
  4091f8:	ldp	x29, x30, [sp], #176
  4091fc:	ret
  409200:	stp	x29, x30, [sp, #-80]!
  409204:	mov	x29, sp
  409208:	str	x19, [sp, #16]
  40920c:	str	w0, [sp, #60]
  409210:	str	w1, [sp, #56]
  409214:	str	w2, [sp, #52]
  409218:	str	w3, [sp, #48]
  40921c:	str	w4, [sp, #44]
  409220:	str	w5, [sp, #40]
  409224:	str	wzr, [sp, #76]
  409228:	str	wzr, [sp, #72]
  40922c:	ldr	w0, [sp, #56]
  409230:	cmp	w0, #0x0
  409234:	b.eq	4092c8 <ferror@plt+0x6a28>  // b.none
  409238:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40923c:	add	x0, x0, #0x2c4
  409240:	ldr	w0, [x0]
  409244:	add	w1, w0, #0x3f
  409248:	cmp	w0, #0x0
  40924c:	csel	w0, w1, w0, lt  // lt = tstop
  409250:	asr	w0, w0, #6
  409254:	mov	w3, w0
  409258:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40925c:	add	x0, x0, #0x418
  409260:	sxtw	x1, w3
  409264:	ldr	x1, [x0, x1, lsl #3]
  409268:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40926c:	add	x0, x0, #0x2c4
  409270:	ldr	w0, [x0]
  409274:	negs	w2, w0
  409278:	and	w0, w0, #0x3f
  40927c:	and	w2, w2, #0x3f
  409280:	csneg	w0, w0, w2, mi  // mi = first
  409284:	mov	x2, #0x1                   	// #1
  409288:	lsl	x0, x2, x0
  40928c:	orr	x2, x1, x0
  409290:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409294:	add	x0, x0, #0x418
  409298:	sxtw	x1, w3
  40929c:	str	x2, [x0, x1, lsl #3]
  4092a0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4092a4:	add	x0, x0, #0x2c4
  4092a8:	ldr	w0, [x0]
  4092ac:	ldr	w1, [sp, #72]
  4092b0:	cmp	w1, w0
  4092b4:	b.ge	4092c8 <ferror@plt+0x6a28>  // b.tcont
  4092b8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4092bc:	add	x0, x0, #0x2c4
  4092c0:	ldr	w0, [x0]
  4092c4:	str	w0, [sp, #72]
  4092c8:	ldr	w0, [sp, #44]
  4092cc:	cmp	w0, #0x0
  4092d0:	b.eq	409364 <ferror@plt+0x6ac4>  // b.none
  4092d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4092d8:	add	x0, x0, #0x2c0
  4092dc:	ldr	w0, [x0]
  4092e0:	add	w1, w0, #0x3f
  4092e4:	cmp	w0, #0x0
  4092e8:	csel	w0, w1, w0, lt  // lt = tstop
  4092ec:	asr	w0, w0, #6
  4092f0:	mov	w3, w0
  4092f4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4092f8:	add	x0, x0, #0x418
  4092fc:	sxtw	x1, w3
  409300:	ldr	x1, [x0, x1, lsl #3]
  409304:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409308:	add	x0, x0, #0x2c0
  40930c:	ldr	w0, [x0]
  409310:	negs	w2, w0
  409314:	and	w0, w0, #0x3f
  409318:	and	w2, w2, #0x3f
  40931c:	csneg	w0, w0, w2, mi  // mi = first
  409320:	mov	x2, #0x1                   	// #1
  409324:	lsl	x0, x2, x0
  409328:	orr	x2, x1, x0
  40932c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409330:	add	x0, x0, #0x418
  409334:	sxtw	x1, w3
  409338:	str	x2, [x0, x1, lsl #3]
  40933c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409340:	add	x0, x0, #0x2c0
  409344:	ldr	w0, [x0]
  409348:	ldr	w1, [sp, #72]
  40934c:	cmp	w1, w0
  409350:	b.ge	409364 <ferror@plt+0x6ac4>  // b.tcont
  409354:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409358:	add	x0, x0, #0x2c0
  40935c:	ldr	w0, [x0]
  409360:	str	w0, [sp, #72]
  409364:	ldr	w0, [sp, #48]
  409368:	cmp	w0, #0x0
  40936c:	b.eq	409400 <ferror@plt+0x6b60>  // b.none
  409370:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409374:	add	x0, x0, #0x2c8
  409378:	ldr	w0, [x0]
  40937c:	add	w1, w0, #0x3f
  409380:	cmp	w0, #0x0
  409384:	csel	w0, w1, w0, lt  // lt = tstop
  409388:	asr	w0, w0, #6
  40938c:	mov	w3, w0
  409390:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409394:	add	x0, x0, #0x398
  409398:	sxtw	x1, w3
  40939c:	ldr	x1, [x0, x1, lsl #3]
  4093a0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4093a4:	add	x0, x0, #0x2c8
  4093a8:	ldr	w0, [x0]
  4093ac:	negs	w2, w0
  4093b0:	and	w0, w0, #0x3f
  4093b4:	and	w2, w2, #0x3f
  4093b8:	csneg	w0, w0, w2, mi  // mi = first
  4093bc:	mov	x2, #0x1                   	// #1
  4093c0:	lsl	x0, x2, x0
  4093c4:	orr	x2, x1, x0
  4093c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4093cc:	add	x0, x0, #0x398
  4093d0:	sxtw	x1, w3
  4093d4:	str	x2, [x0, x1, lsl #3]
  4093d8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4093dc:	add	x0, x0, #0x2c8
  4093e0:	ldr	w0, [x0]
  4093e4:	ldr	w1, [sp, #72]
  4093e8:	cmp	w1, w0
  4093ec:	b.ge	409400 <ferror@plt+0x6b60>  // b.tcont
  4093f0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4093f4:	add	x0, x0, #0x2c8
  4093f8:	ldr	w0, [x0]
  4093fc:	str	w0, [sp, #72]
  409400:	ldr	w0, [sp, #60]
  409404:	cmp	w0, #0x0
  409408:	b.eq	40949c <ferror@plt+0x6bfc>  // b.none
  40940c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409410:	add	x0, x0, #0x2c4
  409414:	ldr	w0, [x0]
  409418:	add	w1, w0, #0x3f
  40941c:	cmp	w0, #0x0
  409420:	csel	w0, w1, w0, lt  // lt = tstop
  409424:	asr	w0, w0, #6
  409428:	mov	w3, w0
  40942c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409430:	add	x0, x0, #0x398
  409434:	sxtw	x1, w3
  409438:	ldr	x1, [x0, x1, lsl #3]
  40943c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409440:	add	x0, x0, #0x2c4
  409444:	ldr	w0, [x0]
  409448:	negs	w2, w0
  40944c:	and	w0, w0, #0x3f
  409450:	and	w2, w2, #0x3f
  409454:	csneg	w0, w0, w2, mi  // mi = first
  409458:	mov	x2, #0x1                   	// #1
  40945c:	lsl	x0, x2, x0
  409460:	orr	x2, x1, x0
  409464:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409468:	add	x0, x0, #0x398
  40946c:	sxtw	x1, w3
  409470:	str	x2, [x0, x1, lsl #3]
  409474:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409478:	add	x0, x0, #0x2c4
  40947c:	ldr	w0, [x0]
  409480:	ldr	w1, [sp, #72]
  409484:	cmp	w1, w0
  409488:	b.ge	40949c <ferror@plt+0x6bfc>  // b.tcont
  40948c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409490:	add	x0, x0, #0x2c4
  409494:	ldr	w0, [x0]
  409498:	str	w0, [sp, #72]
  40949c:	ldr	w0, [sp, #52]
  4094a0:	cmp	w0, #0x0
  4094a4:	b.eq	409538 <ferror@plt+0x6c98>  // b.none
  4094a8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4094ac:	add	x0, x0, #0x2c4
  4094b0:	ldr	w0, [x0]
  4094b4:	add	w1, w0, #0x3f
  4094b8:	cmp	w0, #0x0
  4094bc:	csel	w0, w1, w0, lt  // lt = tstop
  4094c0:	asr	w0, w0, #6
  4094c4:	mov	w3, w0
  4094c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4094cc:	add	x0, x0, #0x498
  4094d0:	sxtw	x1, w3
  4094d4:	ldr	x1, [x0, x1, lsl #3]
  4094d8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4094dc:	add	x0, x0, #0x2c4
  4094e0:	ldr	w0, [x0]
  4094e4:	negs	w2, w0
  4094e8:	and	w0, w0, #0x3f
  4094ec:	and	w2, w2, #0x3f
  4094f0:	csneg	w0, w0, w2, mi  // mi = first
  4094f4:	mov	x2, #0x1                   	// #1
  4094f8:	lsl	x0, x2, x0
  4094fc:	orr	x2, x1, x0
  409500:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409504:	add	x0, x0, #0x498
  409508:	sxtw	x1, w3
  40950c:	str	x2, [x0, x1, lsl #3]
  409510:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409514:	add	x0, x0, #0x2c4
  409518:	ldr	w0, [x0]
  40951c:	ldr	w1, [sp, #72]
  409520:	cmp	w1, w0
  409524:	b.ge	409538 <ferror@plt+0x6c98>  // b.tcont
  409528:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40952c:	add	x0, x0, #0x2c4
  409530:	ldr	w0, [x0]
  409534:	str	w0, [sp, #72]
  409538:	ldr	w0, [sp, #72]
  40953c:	add	w5, w0, #0x1
  409540:	ldr	w0, [sp, #40]
  409544:	cmp	w0, #0x0
  409548:	b.eq	409558 <ferror@plt+0x6cb8>  // b.none
  40954c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409550:	add	x0, x0, #0x520
  409554:	b	40955c <ferror@plt+0x6cbc>
  409558:	mov	x0, #0x0                   	// #0
  40955c:	mov	x4, x0
  409560:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409564:	add	x3, x0, #0x498
  409568:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40956c:	add	x2, x0, #0x418
  409570:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409574:	add	x1, x0, #0x398
  409578:	mov	w0, w5
  40957c:	bl	402780 <select@plt>
  409580:	mov	w19, w0
  409584:	cmp	w19, #0x0
  409588:	b.ge	4095c8 <ferror@plt+0x6d28>  // b.tcont
  40958c:	cmn	w19, #0x1
  409590:	b.ne	4095c0 <ferror@plt+0x6d20>  // b.any
  409594:	bl	402820 <__errno_location@plt>
  409598:	ldr	w0, [x0]
  40959c:	cmp	w0, #0x4
  4095a0:	b.ne	4095ac <ferror@plt+0x6d0c>  // b.any
  4095a4:	mov	w0, #0x0                   	// #0
  4095a8:	b	409c08 <ferror@plt+0x7368>
  4095ac:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  4095b0:	add	x0, x0, #0xd08
  4095b4:	bl	402600 <puts@plt>
  4095b8:	mov	w0, #0x5                   	// #5
  4095bc:	bl	4024f0 <sleep@plt>
  4095c0:	mov	w0, #0x0                   	// #0
  4095c4:	b	409c08 <ferror@plt+0x7368>
  4095c8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4095cc:	add	x0, x0, #0x2c4
  4095d0:	ldr	w0, [x0]
  4095d4:	add	w1, w0, #0x3f
  4095d8:	cmp	w0, #0x0
  4095dc:	csel	w0, w1, w0, lt  // lt = tstop
  4095e0:	asr	w0, w0, #6
  4095e4:	mov	w1, w0
  4095e8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4095ec:	add	x0, x0, #0x498
  4095f0:	sxtw	x1, w1
  4095f4:	ldr	x1, [x0, x1, lsl #3]
  4095f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4095fc:	add	x0, x0, #0x2c4
  409600:	ldr	w0, [x0]
  409604:	negs	w2, w0
  409608:	and	w0, w0, #0x3f
  40960c:	and	w2, w2, #0x3f
  409610:	csneg	w0, w0, w2, mi  // mi = first
  409614:	mov	x2, #0x1                   	// #1
  409618:	lsl	x0, x2, x0
  40961c:	and	x0, x1, x0
  409620:	cmp	x0, #0x0
  409624:	b.eq	4096ac <ferror@plt+0x6e0c>  // b.none
  409628:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40962c:	add	x0, x0, #0x2c4
  409630:	ldr	w0, [x0]
  409634:	add	w1, w0, #0x3f
  409638:	cmp	w0, #0x0
  40963c:	csel	w0, w1, w0, lt  // lt = tstop
  409640:	asr	w0, w0, #6
  409644:	mov	w3, w0
  409648:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40964c:	add	x0, x0, #0x498
  409650:	sxtw	x1, w3
  409654:	ldr	x1, [x0, x1, lsl #3]
  409658:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40965c:	add	x0, x0, #0x2c4
  409660:	ldr	w0, [x0]
  409664:	negs	w2, w0
  409668:	and	w0, w0, #0x3f
  40966c:	and	w2, w2, #0x3f
  409670:	csneg	w0, w0, w2, mi  // mi = first
  409674:	mov	x2, #0x1                   	// #1
  409678:	lsl	x0, x2, x0
  40967c:	mvn	x0, x0
  409680:	and	x2, x1, x0
  409684:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409688:	add	x0, x0, #0x498
  40968c:	sxtw	x1, w3
  409690:	str	x2, [x0, x1, lsl #3]
  409694:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409698:	add	x0, x0, #0x2e0
  40969c:	mov	w1, #0x1                   	// #1
  4096a0:	str	w1, [x0]
  4096a4:	mov	w0, #0x1                   	// #1
  4096a8:	bl	40f380 <ferror@plt+0xcae0>
  4096ac:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4096b0:	add	x0, x0, #0x2c4
  4096b4:	ldr	w0, [x0]
  4096b8:	add	w1, w0, #0x3f
  4096bc:	cmp	w0, #0x0
  4096c0:	csel	w0, w1, w0, lt  // lt = tstop
  4096c4:	asr	w0, w0, #6
  4096c8:	mov	w1, w0
  4096cc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4096d0:	add	x0, x0, #0x398
  4096d4:	sxtw	x1, w1
  4096d8:	ldr	x1, [x0, x1, lsl #3]
  4096dc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4096e0:	add	x0, x0, #0x2c4
  4096e4:	ldr	w0, [x0]
  4096e8:	negs	w2, w0
  4096ec:	and	w0, w0, #0x3f
  4096f0:	and	w2, w2, #0x3f
  4096f4:	csneg	w0, w0, w2, mi  // mi = first
  4096f8:	mov	x2, #0x1                   	// #1
  4096fc:	lsl	x0, x2, x0
  409700:	and	x0, x1, x0
  409704:	cmp	x0, #0x0
  409708:	b.eq	40983c <ferror@plt+0x6f9c>  // b.none
  40970c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409710:	add	x0, x0, #0x2c4
  409714:	ldr	w0, [x0]
  409718:	add	w1, w0, #0x3f
  40971c:	cmp	w0, #0x0
  409720:	csel	w0, w1, w0, lt  // lt = tstop
  409724:	asr	w0, w0, #6
  409728:	mov	w3, w0
  40972c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409730:	add	x0, x0, #0x398
  409734:	sxtw	x1, w3
  409738:	ldr	x1, [x0, x1, lsl #3]
  40973c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409740:	add	x0, x0, #0x2c4
  409744:	ldr	w0, [x0]
  409748:	negs	w2, w0
  40974c:	and	w0, w0, #0x3f
  409750:	and	w2, w2, #0x3f
  409754:	csneg	w0, w0, w2, mi  // mi = first
  409758:	mov	x2, #0x1                   	// #1
  40975c:	lsl	x0, x2, x0
  409760:	mvn	x0, x0
  409764:	and	x2, x1, x0
  409768:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40976c:	add	x0, x0, #0x398
  409770:	sxtw	x1, w3
  409774:	str	x2, [x0, x1, lsl #3]
  409778:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40977c:	add	x0, x0, #0x280
  409780:	bl	407edc <ferror@plt+0x563c>
  409784:	str	w0, [sp, #68]
  409788:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40978c:	add	x0, x0, #0x2c4
  409790:	ldr	w4, [x0]
  409794:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  409798:	add	x0, x0, #0x280
  40979c:	ldr	x0, [x0, #8]
  4097a0:	ldrsw	x1, [sp, #68]
  4097a4:	mov	w3, #0x0                   	// #0
  4097a8:	mov	x2, x1
  4097ac:	mov	x1, x0
  4097b0:	mov	w0, w4
  4097b4:	bl	4025b0 <recv@plt>
  4097b8:	mov	w19, w0
  4097bc:	cmp	w19, #0x0
  4097c0:	b.ge	4097dc <ferror@plt+0x6f3c>  // b.tcont
  4097c4:	bl	402820 <__errno_location@plt>
  4097c8:	ldr	w0, [x0]
  4097cc:	cmp	w0, #0xb
  4097d0:	b.ne	4097dc <ferror@plt+0x6f3c>  // b.any
  4097d4:	mov	w19, #0x0                   	// #0
  4097d8:	b	4097ec <ferror@plt+0x6f4c>
  4097dc:	cmp	w19, #0x0
  4097e0:	b.gt	4097ec <ferror@plt+0x6f4c>
  4097e4:	mov	w0, #0xffffffff            	// #-1
  4097e8:	b	409c08 <ferror@plt+0x7368>
  4097ec:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4097f0:	add	x0, x0, #0x67c
  4097f4:	ldr	w0, [x0]
  4097f8:	cmp	w0, #0x0
  4097fc:	b.eq	40981c <ferror@plt+0x6f7c>  // b.none
  409800:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  409804:	add	x0, x0, #0x280
  409808:	ldr	x0, [x0, #8]
  40980c:	mov	w2, w19
  409810:	mov	x1, x0
  409814:	mov	w0, #0x3c                  	// #60
  409818:	bl	40f888 <ferror@plt+0xcfe8>
  40981c:	cmp	w19, #0x0
  409820:	b.eq	409834 <ferror@plt+0x6f94>  // b.none
  409824:	mov	w1, w19
  409828:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40982c:	add	x0, x0, #0x280
  409830:	bl	407c14 <ferror@plt+0x5374>
  409834:	mov	w0, #0x1                   	// #1
  409838:	str	w0, [sp, #76]
  40983c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409840:	add	x0, x0, #0x2c8
  409844:	ldr	w0, [x0]
  409848:	add	w1, w0, #0x3f
  40984c:	cmp	w0, #0x0
  409850:	csel	w0, w1, w0, lt  // lt = tstop
  409854:	asr	w0, w0, #6
  409858:	mov	w1, w0
  40985c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409860:	add	x0, x0, #0x398
  409864:	sxtw	x1, w1
  409868:	ldr	x1, [x0, x1, lsl #3]
  40986c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409870:	add	x0, x0, #0x2c8
  409874:	ldr	w0, [x0]
  409878:	negs	w2, w0
  40987c:	and	w0, w0, #0x3f
  409880:	and	w2, w2, #0x3f
  409884:	csneg	w0, w0, w2, mi  // mi = first
  409888:	mov	x2, #0x1                   	// #1
  40988c:	lsl	x0, x2, x0
  409890:	and	x0, x1, x0
  409894:	cmp	x0, #0x0
  409898:	b.eq	409a1c <ferror@plt+0x717c>  // b.none
  40989c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4098a0:	add	x0, x0, #0x2c8
  4098a4:	ldr	w0, [x0]
  4098a8:	add	w1, w0, #0x3f
  4098ac:	cmp	w0, #0x0
  4098b0:	csel	w0, w1, w0, lt  // lt = tstop
  4098b4:	asr	w0, w0, #6
  4098b8:	mov	w3, w0
  4098bc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4098c0:	add	x0, x0, #0x398
  4098c4:	sxtw	x1, w3
  4098c8:	ldr	x1, [x0, x1, lsl #3]
  4098cc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4098d0:	add	x0, x0, #0x2c8
  4098d4:	ldr	w0, [x0]
  4098d8:	negs	w2, w0
  4098dc:	and	w0, w0, #0x3f
  4098e0:	and	w2, w2, #0x3f
  4098e4:	csneg	w0, w0, w2, mi  // mi = first
  4098e8:	mov	x2, #0x1                   	// #1
  4098ec:	lsl	x0, x2, x0
  4098f0:	mvn	x0, x0
  4098f4:	and	x2, x1, x0
  4098f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4098fc:	add	x0, x0, #0x398
  409900:	sxtw	x1, w3
  409904:	str	x2, [x0, x1, lsl #3]
  409908:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40990c:	add	x0, x0, #0x868
  409910:	ldr	x19, [x0, #8]
  409914:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  409918:	add	x0, x0, #0x868
  40991c:	bl	407edc <ferror@plt+0x563c>
  409920:	mov	w1, w0
  409924:	mov	x0, x19
  409928:	bl	4084f0 <ferror@plt+0x5c50>
  40992c:	mov	w19, w0
  409930:	cmp	w19, #0x0
  409934:	b.ge	40994c <ferror@plt+0x70ac>  // b.tcont
  409938:	bl	402820 <__errno_location@plt>
  40993c:	ldr	w0, [x0]
  409940:	cmp	w0, #0x5
  409944:	b.ne	40994c <ferror@plt+0x70ac>  // b.any
  409948:	mov	w19, #0x0                   	// #0
  40994c:	cmp	w19, #0x0
  409950:	b.ge	40996c <ferror@plt+0x70cc>  // b.tcont
  409954:	bl	402820 <__errno_location@plt>
  409958:	ldr	w0, [x0]
  40995c:	cmp	w0, #0xb
  409960:	b.ne	40996c <ferror@plt+0x70cc>  // b.any
  409964:	mov	w19, #0x0                   	// #0
  409968:	b	409a14 <ferror@plt+0x7174>
  40996c:	cmp	w19, #0x0
  409970:	b.ne	4099c4 <ferror@plt+0x7124>  // b.any
  409974:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409978:	add	x0, x0, #0x2ec
  40997c:	ldr	w0, [x0]
  409980:	and	w0, w0, #0x3
  409984:	cmp	w0, #0x0
  409988:	b.eq	4099c4 <ferror@plt+0x7124>  // b.none
  40998c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409990:	add	x0, x0, #0x2c8
  409994:	ldr	w0, [x0]
  409998:	bl	402750 <isatty@plt>
  40999c:	cmp	w0, #0x0
  4099a0:	b.eq	4099c4 <ferror@plt+0x7124>  // b.none
  4099a4:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4099a8:	add	x0, x0, #0x868
  4099ac:	ldr	x0, [x0, #8]
  4099b0:	adrp	x1, 435000 <stderr@@GLIBC_2.17>
  4099b4:	add	x1, x1, #0x38
  4099b8:	ldrb	w1, [x1, #21]
  4099bc:	strb	w1, [x0]
  4099c0:	mov	w19, #0x1                   	// #1
  4099c4:	cmp	w19, #0x0
  4099c8:	b.gt	4099d4 <ferror@plt+0x7134>
  4099cc:	mov	w0, #0xffffffff            	// #-1
  4099d0:	b	409c08 <ferror@plt+0x7368>
  4099d4:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4099d8:	add	x0, x0, #0x860
  4099dc:	ldr	w0, [x0]
  4099e0:	cmp	w0, #0x0
  4099e4:	b.eq	409a04 <ferror@plt+0x7164>  // b.none
  4099e8:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4099ec:	add	x0, x0, #0x868
  4099f0:	ldr	x0, [x0, #8]
  4099f4:	mov	w2, w19
  4099f8:	mov	x1, x0
  4099fc:	mov	w0, #0x3c                  	// #60
  409a00:	bl	40f888 <ferror@plt+0xcfe8>
  409a04:	mov	w1, w19
  409a08:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  409a0c:	add	x0, x0, #0x868
  409a10:	bl	407c14 <ferror@plt+0x5374>
  409a14:	mov	w0, #0x1                   	// #1
  409a18:	str	w0, [sp, #76]
  409a1c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409a20:	add	x0, x0, #0x2c4
  409a24:	ldr	w0, [x0]
  409a28:	add	w1, w0, #0x3f
  409a2c:	cmp	w0, #0x0
  409a30:	csel	w0, w1, w0, lt  // lt = tstop
  409a34:	asr	w0, w0, #6
  409a38:	mov	w1, w0
  409a3c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409a40:	add	x0, x0, #0x418
  409a44:	sxtw	x1, w1
  409a48:	ldr	x1, [x0, x1, lsl #3]
  409a4c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409a50:	add	x0, x0, #0x2c4
  409a54:	ldr	w0, [x0]
  409a58:	negs	w2, w0
  409a5c:	and	w0, w0, #0x3f
  409a60:	and	w2, w2, #0x3f
  409a64:	csneg	w0, w0, w2, mi  // mi = first
  409a68:	mov	x2, #0x1                   	// #1
  409a6c:	lsl	x0, x2, x0
  409a70:	and	x0, x1, x0
  409a74:	cmp	x0, #0x0
  409a78:	b.eq	409afc <ferror@plt+0x725c>  // b.none
  409a7c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409a80:	add	x0, x0, #0x2c4
  409a84:	ldr	w0, [x0]
  409a88:	add	w1, w0, #0x3f
  409a8c:	cmp	w0, #0x0
  409a90:	csel	w0, w1, w0, lt  // lt = tstop
  409a94:	asr	w0, w0, #6
  409a98:	mov	w3, w0
  409a9c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409aa0:	add	x0, x0, #0x418
  409aa4:	sxtw	x1, w3
  409aa8:	ldr	x1, [x0, x1, lsl #3]
  409aac:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409ab0:	add	x0, x0, #0x2c4
  409ab4:	ldr	w0, [x0]
  409ab8:	negs	w2, w0
  409abc:	and	w0, w0, #0x3f
  409ac0:	and	w2, w2, #0x3f
  409ac4:	csneg	w0, w0, w2, mi  // mi = first
  409ac8:	mov	x2, #0x1                   	// #1
  409acc:	lsl	x0, x2, x0
  409ad0:	mvn	x0, x0
  409ad4:	and	x2, x1, x0
  409ad8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409adc:	add	x0, x0, #0x418
  409ae0:	sxtw	x1, w3
  409ae4:	str	x2, [x0, x1, lsl #3]
  409ae8:	bl	407940 <ferror@plt+0x50a0>
  409aec:	mov	w1, w0
  409af0:	ldr	w0, [sp, #76]
  409af4:	orr	w0, w0, w1
  409af8:	str	w0, [sp, #76]
  409afc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409b00:	add	x0, x0, #0x2c0
  409b04:	ldr	w0, [x0]
  409b08:	add	w1, w0, #0x3f
  409b0c:	cmp	w0, #0x0
  409b10:	csel	w0, w1, w0, lt  // lt = tstop
  409b14:	asr	w0, w0, #6
  409b18:	mov	w1, w0
  409b1c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409b20:	add	x0, x0, #0x418
  409b24:	sxtw	x1, w1
  409b28:	ldr	x1, [x0, x1, lsl #3]
  409b2c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409b30:	add	x0, x0, #0x2c0
  409b34:	ldr	w0, [x0]
  409b38:	negs	w2, w0
  409b3c:	and	w0, w0, #0x3f
  409b40:	and	w2, w2, #0x3f
  409b44:	csneg	w0, w0, w2, mi  // mi = first
  409b48:	mov	x2, #0x1                   	// #1
  409b4c:	lsl	x0, x2, x0
  409b50:	and	x0, x1, x0
  409b54:	cmp	x0, #0x0
  409b58:	b.eq	409c04 <ferror@plt+0x7364>  // b.none
  409b5c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409b60:	add	x0, x0, #0x2c0
  409b64:	ldr	w0, [x0]
  409b68:	add	w1, w0, #0x3f
  409b6c:	cmp	w0, #0x0
  409b70:	csel	w0, w1, w0, lt  // lt = tstop
  409b74:	asr	w0, w0, #6
  409b78:	mov	w3, w0
  409b7c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409b80:	add	x0, x0, #0x418
  409b84:	sxtw	x1, w3
  409b88:	ldr	x1, [x0, x1, lsl #3]
  409b8c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409b90:	add	x0, x0, #0x2c0
  409b94:	ldr	w0, [x0]
  409b98:	negs	w2, w0
  409b9c:	and	w0, w0, #0x3f
  409ba0:	and	w2, w2, #0x3f
  409ba4:	csneg	w0, w0, w2, mi  // mi = first
  409ba8:	mov	x2, #0x1                   	// #1
  409bac:	lsl	x0, x2, x0
  409bb0:	mvn	x0, x0
  409bb4:	and	x2, x1, x0
  409bb8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409bbc:	add	x0, x0, #0x418
  409bc0:	sxtw	x1, w3
  409bc4:	str	x2, [x0, x1, lsl #3]
  409bc8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409bcc:	add	x0, x0, #0x2e0
  409bd0:	ldr	w1, [x0]
  409bd4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409bd8:	add	x0, x0, #0x2e4
  409bdc:	ldr	w0, [x0]
  409be0:	orr	w0, w1, w0
  409be4:	bl	40f380 <ferror@plt+0xcae0>
  409be8:	cmp	w0, #0x0
  409bec:	cset	w0, gt
  409bf0:	and	w0, w0, #0xff
  409bf4:	mov	w1, w0
  409bf8:	ldr	w0, [sp, #76]
  409bfc:	orr	w0, w0, w1
  409c00:	str	w0, [sp, #76]
  409c04:	ldr	w0, [sp, #76]
  409c08:	ldr	x19, [sp, #16]
  409c0c:	ldp	x29, x30, [sp], #80
  409c10:	ret
  409c14:	stp	x29, x30, [sp, #-16]!
  409c18:	mov	x29, sp
  409c1c:	bl	4056e0 <ferror@plt+0x2e40>
  409c20:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409c24:	add	x0, x0, #0x158
  409c28:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409c2c:	add	x1, x1, #0x58
  409c30:	str	x1, [x0]
  409c34:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c38:	add	x0, x0, #0x370
  409c3c:	str	wzr, [x0]
  409c40:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c44:	add	x0, x0, #0x370
  409c48:	ldr	w1, [x0]
  409c4c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c50:	add	x0, x0, #0x2e8
  409c54:	str	w1, [x0]
  409c58:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c5c:	add	x0, x0, #0x2e8
  409c60:	ldr	w1, [x0]
  409c64:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c68:	add	x0, x0, #0x7d8
  409c6c:	str	w1, [x0]
  409c70:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c74:	add	x0, x0, #0x7d8
  409c78:	ldr	w1, [x0]
  409c7c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c80:	add	x0, x0, #0x818
  409c84:	str	w1, [x0]
  409c88:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c8c:	add	x0, x0, #0x818
  409c90:	ldr	w1, [x0]
  409c94:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409c98:	add	x0, x0, #0x374
  409c9c:	str	w1, [x0]
  409ca0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409ca4:	add	x0, x0, #0x810
  409ca8:	mov	w1, #0xffffffff            	// #-1
  409cac:	str	w1, [x0]
  409cb0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409cb4:	add	x0, x0, #0x2e0
  409cb8:	str	wzr, [x0]
  409cbc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409cc0:	add	x0, x0, #0x814
  409cc4:	mov	w1, #0x1d                  	// #29
  409cc8:	strb	w1, [x0]
  409ccc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409cd0:	add	x0, x0, #0x68c
  409cd4:	strb	wzr, [x0]
  409cd8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409cdc:	add	x0, x0, #0x698
  409ce0:	mov	w1, #0x5                   	// #5
  409ce4:	strb	w1, [x0]
  409ce8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  409cec:	add	x0, x0, #0x2d0
  409cf0:	mov	w1, #0x1                   	// #1
  409cf4:	str	w1, [x0]
  409cf8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409cfc:	add	x0, x0, #0x168
  409d00:	str	wzr, [x0]
  409d04:	nop
  409d08:	ldp	x29, x30, [sp], #16
  409d0c:	ret
  409d10:	stp	x29, x30, [sp, #-32]!
  409d14:	mov	x29, sp
  409d18:	str	x19, [sp, #16]
  409d1c:	mov	w19, w0
  409d20:	mov	w0, w1
  409d24:	cmp	w0, #0x0
  409d28:	b.eq	409dcc <ferror@plt+0x752c>  // b.none
  409d2c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409d30:	add	x1, x0, #0x630
  409d34:	sxtw	x0, w19
  409d38:	ldrb	w0, [x1, x0]
  409d3c:	cmp	w0, #0x0
  409d40:	b.ne	409d60 <ferror@plt+0x74c0>  // b.any
  409d44:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409d48:	add	x1, x0, #0x530
  409d4c:	sxtw	x0, w19
  409d50:	ldrb	w0, [x1, x0]
  409d54:	and	w0, w0, #0x4
  409d58:	cmp	w0, #0x0
  409d5c:	b.ne	409e50 <ferror@plt+0x75b0>  // b.any
  409d60:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409d64:	add	x1, x0, #0x530
  409d68:	sxtw	x0, w19
  409d6c:	ldrb	w0, [x1, x0]
  409d70:	and	w0, w0, #0x8
  409d74:	cmp	w0, #0x0
  409d78:	b.ne	409e50 <ferror@plt+0x75b0>  // b.any
  409d7c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409d80:	add	x1, x0, #0x530
  409d84:	sxtw	x0, w19
  409d88:	ldrb	w0, [x1, x0]
  409d8c:	orr	w0, w0, #0x8
  409d90:	and	w2, w0, #0xff
  409d94:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409d98:	add	x1, x0, #0x530
  409d9c:	sxtw	x0, w19
  409da0:	strb	w2, [x1, x0]
  409da4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409da8:	add	x1, x0, #0x630
  409dac:	sxtw	x0, w19
  409db0:	ldrb	w0, [x1, x0]
  409db4:	add	w0, w0, #0x1
  409db8:	and	w2, w0, #0xff
  409dbc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409dc0:	add	x1, x0, #0x630
  409dc4:	sxtw	x0, w19
  409dc8:	strb	w2, [x1, x0]
  409dcc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409dd0:	add	x0, x0, #0x240
  409dd4:	ldr	x0, [x0, #8]
  409dd8:	mov	w1, #0xffffffff            	// #-1
  409ddc:	strb	w1, [x0]
  409de0:	mov	w1, #0x1                   	// #1
  409de4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409de8:	add	x0, x0, #0x240
  409dec:	bl	407c14 <ferror@plt+0x5374>
  409df0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409df4:	add	x0, x0, #0x240
  409df8:	ldr	x0, [x0, #8]
  409dfc:	mov	w1, #0xfffffffd            	// #-3
  409e00:	strb	w1, [x0]
  409e04:	mov	w1, #0x1                   	// #1
  409e08:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409e0c:	add	x0, x0, #0x240
  409e10:	bl	407c14 <ferror@plt+0x5374>
  409e14:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409e18:	add	x0, x0, #0x240
  409e1c:	ldr	x0, [x0, #8]
  409e20:	and	w1, w19, #0xff
  409e24:	strb	w1, [x0]
  409e28:	mov	w1, #0x1                   	// #1
  409e2c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409e30:	add	x0, x0, #0x240
  409e34:	bl	407c14 <ferror@plt+0x5374>
  409e38:	mov	w2, w19
  409e3c:	mov	w1, #0xfd                  	// #253
  409e40:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  409e44:	add	x0, x0, #0xd30
  409e48:	bl	40fab8 <ferror@plt+0xd218>
  409e4c:	b	409e54 <ferror@plt+0x75b4>
  409e50:	nop
  409e54:	ldr	x19, [sp, #16]
  409e58:	ldp	x29, x30, [sp], #32
  409e5c:	ret
  409e60:	stp	x29, x30, [sp, #-32]!
  409e64:	mov	x29, sp
  409e68:	str	x19, [sp, #16]
  409e6c:	mov	w19, w0
  409e70:	mov	w0, w1
  409e74:	cmp	w0, #0x0
  409e78:	b.eq	409f1c <ferror@plt+0x767c>  // b.none
  409e7c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409e80:	add	x1, x0, #0x630
  409e84:	sxtw	x0, w19
  409e88:	ldrb	w0, [x1, x0]
  409e8c:	cmp	w0, #0x0
  409e90:	b.ne	409eb0 <ferror@plt+0x7610>  // b.any
  409e94:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409e98:	add	x1, x0, #0x530
  409e9c:	sxtw	x0, w19
  409ea0:	ldrb	w0, [x1, x0]
  409ea4:	and	w0, w0, #0x4
  409ea8:	cmp	w0, #0x0
  409eac:	b.eq	409fa0 <ferror@plt+0x7700>  // b.none
  409eb0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409eb4:	add	x1, x0, #0x530
  409eb8:	sxtw	x0, w19
  409ebc:	ldrb	w0, [x1, x0]
  409ec0:	and	w0, w0, #0x8
  409ec4:	cmp	w0, #0x0
  409ec8:	b.eq	409fa0 <ferror@plt+0x7700>  // b.none
  409ecc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409ed0:	add	x1, x0, #0x530
  409ed4:	sxtw	x0, w19
  409ed8:	ldrb	w0, [x1, x0]
  409edc:	and	w0, w0, #0xfffffff7
  409ee0:	and	w2, w0, #0xff
  409ee4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409ee8:	add	x1, x0, #0x530
  409eec:	sxtw	x0, w19
  409ef0:	strb	w2, [x1, x0]
  409ef4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409ef8:	add	x1, x0, #0x630
  409efc:	sxtw	x0, w19
  409f00:	ldrb	w0, [x1, x0]
  409f04:	add	w0, w0, #0x1
  409f08:	and	w2, w0, #0xff
  409f0c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409f10:	add	x1, x0, #0x630
  409f14:	sxtw	x0, w19
  409f18:	strb	w2, [x1, x0]
  409f1c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409f20:	add	x0, x0, #0x240
  409f24:	ldr	x0, [x0, #8]
  409f28:	mov	w1, #0xffffffff            	// #-1
  409f2c:	strb	w1, [x0]
  409f30:	mov	w1, #0x1                   	// #1
  409f34:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409f38:	add	x0, x0, #0x240
  409f3c:	bl	407c14 <ferror@plt+0x5374>
  409f40:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409f44:	add	x0, x0, #0x240
  409f48:	ldr	x0, [x0, #8]
  409f4c:	mov	w1, #0xfffffffe            	// #-2
  409f50:	strb	w1, [x0]
  409f54:	mov	w1, #0x1                   	// #1
  409f58:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409f5c:	add	x0, x0, #0x240
  409f60:	bl	407c14 <ferror@plt+0x5374>
  409f64:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409f68:	add	x0, x0, #0x240
  409f6c:	ldr	x0, [x0, #8]
  409f70:	and	w1, w19, #0xff
  409f74:	strb	w1, [x0]
  409f78:	mov	w1, #0x1                   	// #1
  409f7c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  409f80:	add	x0, x0, #0x240
  409f84:	bl	407c14 <ferror@plt+0x5374>
  409f88:	mov	w2, w19
  409f8c:	mov	w1, #0xfe                  	// #254
  409f90:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  409f94:	add	x0, x0, #0xd30
  409f98:	bl	40fab8 <ferror@plt+0xd218>
  409f9c:	b	409fa4 <ferror@plt+0x7704>
  409fa0:	nop
  409fa4:	ldr	x19, [sp, #16]
  409fa8:	ldp	x29, x30, [sp], #32
  409fac:	ret
  409fb0:	stp	x29, x30, [sp, #-32]!
  409fb4:	mov	x29, sp
  409fb8:	str	x19, [sp, #16]
  409fbc:	mov	w19, w0
  409fc0:	mov	w0, w1
  409fc4:	cmp	w0, #0x0
  409fc8:	b.eq	40a06c <ferror@plt+0x77cc>  // b.none
  409fcc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409fd0:	add	x1, x0, #0x730
  409fd4:	sxtw	x0, w19
  409fd8:	ldrb	w0, [x1, x0]
  409fdc:	cmp	w0, #0x0
  409fe0:	b.ne	40a000 <ferror@plt+0x7760>  // b.any
  409fe4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  409fe8:	add	x1, x0, #0x530
  409fec:	sxtw	x0, w19
  409ff0:	ldrb	w0, [x1, x0]
  409ff4:	and	w0, w0, #0x1
  409ff8:	cmp	w0, #0x0
  409ffc:	b.ne	40a0f0 <ferror@plt+0x7850>  // b.any
  40a000:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a004:	add	x1, x0, #0x530
  40a008:	sxtw	x0, w19
  40a00c:	ldrb	w0, [x1, x0]
  40a010:	and	w0, w0, #0x2
  40a014:	cmp	w0, #0x0
  40a018:	b.ne	40a0f0 <ferror@plt+0x7850>  // b.any
  40a01c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a020:	add	x1, x0, #0x530
  40a024:	sxtw	x0, w19
  40a028:	ldrb	w0, [x1, x0]
  40a02c:	orr	w0, w0, #0x2
  40a030:	and	w2, w0, #0xff
  40a034:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a038:	add	x1, x0, #0x530
  40a03c:	sxtw	x0, w19
  40a040:	strb	w2, [x1, x0]
  40a044:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a048:	add	x1, x0, #0x730
  40a04c:	sxtw	x0, w19
  40a050:	ldrb	w0, [x1, x0]
  40a054:	add	w0, w0, #0x1
  40a058:	and	w2, w0, #0xff
  40a05c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a060:	add	x1, x0, #0x730
  40a064:	sxtw	x0, w19
  40a068:	strb	w2, [x1, x0]
  40a06c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a070:	add	x0, x0, #0x240
  40a074:	ldr	x0, [x0, #8]
  40a078:	mov	w1, #0xffffffff            	// #-1
  40a07c:	strb	w1, [x0]
  40a080:	mov	w1, #0x1                   	// #1
  40a084:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a088:	add	x0, x0, #0x240
  40a08c:	bl	407c14 <ferror@plt+0x5374>
  40a090:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a094:	add	x0, x0, #0x240
  40a098:	ldr	x0, [x0, #8]
  40a09c:	mov	w1, #0xfffffffb            	// #-5
  40a0a0:	strb	w1, [x0]
  40a0a4:	mov	w1, #0x1                   	// #1
  40a0a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a0ac:	add	x0, x0, #0x240
  40a0b0:	bl	407c14 <ferror@plt+0x5374>
  40a0b4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a0b8:	add	x0, x0, #0x240
  40a0bc:	ldr	x0, [x0, #8]
  40a0c0:	and	w1, w19, #0xff
  40a0c4:	strb	w1, [x0]
  40a0c8:	mov	w1, #0x1                   	// #1
  40a0cc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a0d0:	add	x0, x0, #0x240
  40a0d4:	bl	407c14 <ferror@plt+0x5374>
  40a0d8:	mov	w2, w19
  40a0dc:	mov	w1, #0xfb                  	// #251
  40a0e0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40a0e4:	add	x0, x0, #0xd30
  40a0e8:	bl	40fab8 <ferror@plt+0xd218>
  40a0ec:	b	40a0f4 <ferror@plt+0x7854>
  40a0f0:	nop
  40a0f4:	ldr	x19, [sp, #16]
  40a0f8:	ldp	x29, x30, [sp], #32
  40a0fc:	ret
  40a100:	stp	x29, x30, [sp, #-32]!
  40a104:	mov	x29, sp
  40a108:	str	x19, [sp, #16]
  40a10c:	mov	w19, w0
  40a110:	mov	w0, w1
  40a114:	cmp	w0, #0x0
  40a118:	b.eq	40a1bc <ferror@plt+0x791c>  // b.none
  40a11c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a120:	add	x1, x0, #0x730
  40a124:	sxtw	x0, w19
  40a128:	ldrb	w0, [x1, x0]
  40a12c:	cmp	w0, #0x0
  40a130:	b.ne	40a150 <ferror@plt+0x78b0>  // b.any
  40a134:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a138:	add	x1, x0, #0x530
  40a13c:	sxtw	x0, w19
  40a140:	ldrb	w0, [x1, x0]
  40a144:	and	w0, w0, #0x1
  40a148:	cmp	w0, #0x0
  40a14c:	b.eq	40a240 <ferror@plt+0x79a0>  // b.none
  40a150:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a154:	add	x1, x0, #0x530
  40a158:	sxtw	x0, w19
  40a15c:	ldrb	w0, [x1, x0]
  40a160:	and	w0, w0, #0x2
  40a164:	cmp	w0, #0x0
  40a168:	b.eq	40a240 <ferror@plt+0x79a0>  // b.none
  40a16c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a170:	add	x1, x0, #0x530
  40a174:	sxtw	x0, w19
  40a178:	ldrb	w0, [x1, x0]
  40a17c:	and	w0, w0, #0xfffffffd
  40a180:	and	w2, w0, #0xff
  40a184:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a188:	add	x1, x0, #0x530
  40a18c:	sxtw	x0, w19
  40a190:	strb	w2, [x1, x0]
  40a194:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a198:	add	x1, x0, #0x730
  40a19c:	sxtw	x0, w19
  40a1a0:	ldrb	w0, [x1, x0]
  40a1a4:	add	w0, w0, #0x1
  40a1a8:	and	w2, w0, #0xff
  40a1ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a1b0:	add	x1, x0, #0x730
  40a1b4:	sxtw	x0, w19
  40a1b8:	strb	w2, [x1, x0]
  40a1bc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a1c0:	add	x0, x0, #0x240
  40a1c4:	ldr	x0, [x0, #8]
  40a1c8:	mov	w1, #0xffffffff            	// #-1
  40a1cc:	strb	w1, [x0]
  40a1d0:	mov	w1, #0x1                   	// #1
  40a1d4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a1d8:	add	x0, x0, #0x240
  40a1dc:	bl	407c14 <ferror@plt+0x5374>
  40a1e0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a1e4:	add	x0, x0, #0x240
  40a1e8:	ldr	x0, [x0, #8]
  40a1ec:	mov	w1, #0xfffffffc            	// #-4
  40a1f0:	strb	w1, [x0]
  40a1f4:	mov	w1, #0x1                   	// #1
  40a1f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a1fc:	add	x0, x0, #0x240
  40a200:	bl	407c14 <ferror@plt+0x5374>
  40a204:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a208:	add	x0, x0, #0x240
  40a20c:	ldr	x0, [x0, #8]
  40a210:	and	w1, w19, #0xff
  40a214:	strb	w1, [x0]
  40a218:	mov	w1, #0x1                   	// #1
  40a21c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40a220:	add	x0, x0, #0x240
  40a224:	bl	407c14 <ferror@plt+0x5374>
  40a228:	mov	w2, w19
  40a22c:	mov	w1, #0xfc                  	// #252
  40a230:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40a234:	add	x0, x0, #0xd30
  40a238:	bl	40fab8 <ferror@plt+0xd218>
  40a23c:	b	40a244 <ferror@plt+0x79a4>
  40a240:	nop
  40a244:	ldr	x19, [sp, #16]
  40a248:	ldp	x29, x30, [sp], #32
  40a24c:	ret
  40a250:	stp	x29, x30, [sp, #-48]!
  40a254:	mov	x29, sp
  40a258:	str	w0, [sp, #28]
  40a25c:	str	wzr, [sp, #44]
  40a260:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a264:	add	x1, x0, #0x630
  40a268:	ldrsw	x0, [sp, #28]
  40a26c:	ldrb	w0, [x1, x0]
  40a270:	cmp	w0, #0x0
  40a274:	b.eq	40a2fc <ferror@plt+0x7a5c>  // b.none
  40a278:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a27c:	add	x1, x0, #0x630
  40a280:	ldrsw	x0, [sp, #28]
  40a284:	ldrb	w0, [x1, x0]
  40a288:	sub	w0, w0, #0x1
  40a28c:	and	w2, w0, #0xff
  40a290:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a294:	add	x1, x0, #0x630
  40a298:	ldrsw	x0, [sp, #28]
  40a29c:	strb	w2, [x1, x0]
  40a2a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a2a4:	add	x1, x0, #0x630
  40a2a8:	ldrsw	x0, [sp, #28]
  40a2ac:	ldrb	w0, [x1, x0]
  40a2b0:	cmp	w0, #0x0
  40a2b4:	b.eq	40a2fc <ferror@plt+0x7a5c>  // b.none
  40a2b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a2bc:	add	x1, x0, #0x530
  40a2c0:	ldrsw	x0, [sp, #28]
  40a2c4:	ldrb	w0, [x1, x0]
  40a2c8:	and	w0, w0, #0x4
  40a2cc:	cmp	w0, #0x0
  40a2d0:	b.eq	40a2fc <ferror@plt+0x7a5c>  // b.none
  40a2d4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a2d8:	add	x1, x0, #0x630
  40a2dc:	ldrsw	x0, [sp, #28]
  40a2e0:	ldrb	w0, [x1, x0]
  40a2e4:	sub	w0, w0, #0x1
  40a2e8:	and	w2, w0, #0xff
  40a2ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a2f0:	add	x1, x0, #0x630
  40a2f4:	ldrsw	x0, [sp, #28]
  40a2f8:	strb	w2, [x1, x0]
  40a2fc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a300:	add	x1, x0, #0x630
  40a304:	ldrsw	x0, [sp, #28]
  40a308:	ldrb	w0, [x1, x0]
  40a30c:	cmp	w0, #0x0
  40a310:	b.ne	40a4b4 <ferror@plt+0x7c14>  // b.any
  40a314:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a318:	add	x1, x0, #0x530
  40a31c:	ldrsw	x0, [sp, #28]
  40a320:	ldrb	w0, [x1, x0]
  40a324:	and	w0, w0, #0x8
  40a328:	cmp	w0, #0x0
  40a32c:	b.ne	40a4b4 <ferror@plt+0x7c14>  // b.any
  40a330:	ldr	w0, [sp, #28]
  40a334:	cmp	w0, #0x6
  40a338:	b.eq	40a3bc <ferror@plt+0x7b1c>  // b.none
  40a33c:	ldr	w0, [sp, #28]
  40a340:	cmp	w0, #0x6
  40a344:	b.gt	40a430 <ferror@plt+0x7b90>
  40a348:	ldr	w0, [sp, #28]
  40a34c:	cmp	w0, #0x5
  40a350:	b.eq	40a3b0 <ferror@plt+0x7b10>  // b.none
  40a354:	ldr	w0, [sp, #28]
  40a358:	cmp	w0, #0x5
  40a35c:	b.gt	40a430 <ferror@plt+0x7b90>
  40a360:	ldr	w0, [sp, #28]
  40a364:	cmp	w0, #0x1
  40a368:	b.gt	40a37c <ferror@plt+0x7adc>
  40a36c:	ldr	w0, [sp, #28]
  40a370:	cmp	w0, #0x0
  40a374:	b.ge	40a388 <ferror@plt+0x7ae8>  // b.tcont
  40a378:	b	40a430 <ferror@plt+0x7b90>
  40a37c:	ldr	w0, [sp, #28]
  40a380:	cmp	w0, #0x3
  40a384:	b.ne	40a430 <ferror@plt+0x7b90>  // b.any
  40a388:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a38c:	add	x0, x0, #0x7e0
  40a390:	ldr	w0, [x0]
  40a394:	add	w2, w0, #0x1
  40a398:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a39c:	add	x1, x1, #0x7e0
  40a3a0:	str	w2, [x1]
  40a3a4:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a3a8:	add	x1, x1, #0x7e0
  40a3ac:	str	w0, [x1, #8]
  40a3b0:	mov	w0, #0x1                   	// #1
  40a3b4:	str	w0, [sp, #44]
  40a3b8:	b	40a434 <ferror@plt+0x7b94>
  40a3bc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a3c0:	add	x0, x0, #0x2e4
  40a3c4:	ldr	w0, [x0]
  40a3c8:	cmp	w0, #0x0
  40a3cc:	b.eq	40a3dc <ferror@plt+0x7b3c>  // b.none
  40a3d0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a3d4:	add	x0, x0, #0x2e4
  40a3d8:	str	wzr, [x0]
  40a3dc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a3e0:	add	x1, x0, #0x530
  40a3e4:	ldrsw	x0, [sp, #28]
  40a3e8:	ldrb	w0, [x1, x0]
  40a3ec:	and	w0, w0, #0xfffffff7
  40a3f0:	and	w2, w0, #0xff
  40a3f4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a3f8:	add	x1, x0, #0x530
  40a3fc:	ldrsw	x0, [sp, #28]
  40a400:	strb	w2, [x1, x0]
  40a404:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a408:	add	x1, x0, #0x530
  40a40c:	ldrsw	x0, [sp, #28]
  40a410:	ldrb	w0, [x1, x0]
  40a414:	and	w0, w0, #0xfffffffb
  40a418:	and	w2, w0, #0xff
  40a41c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a420:	add	x1, x0, #0x530
  40a424:	ldrsw	x0, [sp, #28]
  40a428:	strb	w2, [x1, x0]
  40a42c:	b	40a4dc <ferror@plt+0x7c3c>
  40a430:	nop
  40a434:	ldr	w0, [sp, #44]
  40a438:	cmp	w0, #0x0
  40a43c:	b.eq	40a480 <ferror@plt+0x7be0>  // b.none
  40a440:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a444:	add	x1, x0, #0x530
  40a448:	ldrsw	x0, [sp, #28]
  40a44c:	ldrb	w0, [x1, x0]
  40a450:	orr	w0, w0, #0x8
  40a454:	and	w2, w0, #0xff
  40a458:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a45c:	add	x1, x0, #0x530
  40a460:	ldrsw	x0, [sp, #28]
  40a464:	strb	w2, [x1, x0]
  40a468:	mov	w1, #0x0                   	// #0
  40a46c:	ldr	w0, [sp, #28]
  40a470:	bl	409d10 <ferror@plt+0x7470>
  40a474:	mov	w0, #0x0                   	// #0
  40a478:	bl	40f634 <ferror@plt+0xcd94>
  40a47c:	b	40a4b4 <ferror@plt+0x7c14>
  40a480:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a484:	add	x1, x0, #0x630
  40a488:	ldrsw	x0, [sp, #28]
  40a48c:	ldrb	w0, [x1, x0]
  40a490:	add	w0, w0, #0x1
  40a494:	and	w2, w0, #0xff
  40a498:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a49c:	add	x1, x0, #0x630
  40a4a0:	ldrsw	x0, [sp, #28]
  40a4a4:	strb	w2, [x1, x0]
  40a4a8:	mov	w1, #0x0                   	// #0
  40a4ac:	ldr	w0, [sp, #28]
  40a4b0:	bl	409e60 <ferror@plt+0x75c0>
  40a4b4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a4b8:	add	x1, x0, #0x530
  40a4bc:	ldrsw	x0, [sp, #28]
  40a4c0:	ldrb	w0, [x1, x0]
  40a4c4:	orr	w0, w0, #0x4
  40a4c8:	and	w2, w0, #0xff
  40a4cc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a4d0:	add	x1, x0, #0x530
  40a4d4:	ldrsw	x0, [sp, #28]
  40a4d8:	strb	w2, [x1, x0]
  40a4dc:	ldp	x29, x30, [sp], #48
  40a4e0:	ret
  40a4e4:	stp	x29, x30, [sp, #-32]!
  40a4e8:	mov	x29, sp
  40a4ec:	str	w0, [sp, #28]
  40a4f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a4f4:	add	x1, x0, #0x630
  40a4f8:	ldrsw	x0, [sp, #28]
  40a4fc:	ldrb	w0, [x1, x0]
  40a500:	cmp	w0, #0x0
  40a504:	b.eq	40a58c <ferror@plt+0x7cec>  // b.none
  40a508:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a50c:	add	x1, x0, #0x630
  40a510:	ldrsw	x0, [sp, #28]
  40a514:	ldrb	w0, [x1, x0]
  40a518:	sub	w0, w0, #0x1
  40a51c:	and	w2, w0, #0xff
  40a520:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a524:	add	x1, x0, #0x630
  40a528:	ldrsw	x0, [sp, #28]
  40a52c:	strb	w2, [x1, x0]
  40a530:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a534:	add	x1, x0, #0x630
  40a538:	ldrsw	x0, [sp, #28]
  40a53c:	ldrb	w0, [x1, x0]
  40a540:	cmp	w0, #0x0
  40a544:	b.eq	40a58c <ferror@plt+0x7cec>  // b.none
  40a548:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a54c:	add	x1, x0, #0x530
  40a550:	ldrsw	x0, [sp, #28]
  40a554:	ldrb	w0, [x1, x0]
  40a558:	and	w0, w0, #0x4
  40a55c:	cmp	w0, #0x0
  40a560:	b.ne	40a58c <ferror@plt+0x7cec>  // b.any
  40a564:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a568:	add	x1, x0, #0x630
  40a56c:	ldrsw	x0, [sp, #28]
  40a570:	ldrb	w0, [x1, x0]
  40a574:	sub	w0, w0, #0x1
  40a578:	and	w2, w0, #0xff
  40a57c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a580:	add	x1, x0, #0x630
  40a584:	ldrsw	x0, [sp, #28]
  40a588:	strb	w2, [x1, x0]
  40a58c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a590:	add	x1, x0, #0x630
  40a594:	ldrsw	x0, [sp, #28]
  40a598:	ldrb	w0, [x1, x0]
  40a59c:	cmp	w0, #0x0
  40a5a0:	b.ne	40a70c <ferror@plt+0x7e6c>  // b.any
  40a5a4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a5a8:	add	x1, x0, #0x530
  40a5ac:	ldrsw	x0, [sp, #28]
  40a5b0:	ldrb	w0, [x1, x0]
  40a5b4:	and	w0, w0, #0x8
  40a5b8:	cmp	w0, #0x0
  40a5bc:	b.eq	40a70c <ferror@plt+0x7e6c>  // b.none
  40a5c0:	ldr	w0, [sp, #28]
  40a5c4:	cmp	w0, #0x6
  40a5c8:	b.eq	40a630 <ferror@plt+0x7d90>  // b.none
  40a5cc:	ldr	w0, [sp, #28]
  40a5d0:	cmp	w0, #0x6
  40a5d4:	b.gt	40a6a4 <ferror@plt+0x7e04>
  40a5d8:	ldr	w0, [sp, #28]
  40a5dc:	cmp	w0, #0x1
  40a5e0:	b.eq	40a604 <ferror@plt+0x7d64>  // b.none
  40a5e4:	ldr	w0, [sp, #28]
  40a5e8:	cmp	w0, #0x3
  40a5ec:	b.ne	40a6a4 <ferror@plt+0x7e04>  // b.any
  40a5f0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40a5f4:	add	x0, x0, #0xbc8
  40a5f8:	ldr	w0, [x0]
  40a5fc:	cmp	w0, #0x0
  40a600:	b.eq	40a6ac <ferror@plt+0x7e0c>  // b.none
  40a604:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a608:	add	x0, x0, #0x7e0
  40a60c:	ldr	w0, [x0]
  40a610:	add	w2, w0, #0x1
  40a614:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a618:	add	x1, x1, #0x7e0
  40a61c:	str	w2, [x1]
  40a620:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a624:	add	x1, x1, #0x7e0
  40a628:	str	w0, [x1, #8]
  40a62c:	b	40a6b0 <ferror@plt+0x7e10>
  40a630:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a634:	add	x0, x0, #0x2e4
  40a638:	ldr	w0, [x0]
  40a63c:	cmp	w0, #0x0
  40a640:	b.eq	40a650 <ferror@plt+0x7db0>  // b.none
  40a644:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a648:	add	x0, x0, #0x2e4
  40a64c:	str	wzr, [x0]
  40a650:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a654:	add	x1, x0, #0x530
  40a658:	ldrsw	x0, [sp, #28]
  40a65c:	ldrb	w0, [x1, x0]
  40a660:	and	w0, w0, #0xfffffff7
  40a664:	and	w2, w0, #0xff
  40a668:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a66c:	add	x1, x0, #0x530
  40a670:	ldrsw	x0, [sp, #28]
  40a674:	strb	w2, [x1, x0]
  40a678:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a67c:	add	x1, x0, #0x530
  40a680:	ldrsw	x0, [sp, #28]
  40a684:	ldrb	w0, [x1, x0]
  40a688:	and	w0, w0, #0xfffffffb
  40a68c:	and	w2, w0, #0xff
  40a690:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a694:	add	x1, x0, #0x530
  40a698:	ldrsw	x0, [sp, #28]
  40a69c:	strb	w2, [x1, x0]
  40a6a0:	b	40a788 <ferror@plt+0x7ee8>
  40a6a4:	nop
  40a6a8:	b	40a6b0 <ferror@plt+0x7e10>
  40a6ac:	nop
  40a6b0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a6b4:	add	x1, x0, #0x530
  40a6b8:	ldrsw	x0, [sp, #28]
  40a6bc:	ldrb	w0, [x1, x0]
  40a6c0:	and	w0, w0, #0xfffffff7
  40a6c4:	and	w2, w0, #0xff
  40a6c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a6cc:	add	x1, x0, #0x530
  40a6d0:	ldrsw	x0, [sp, #28]
  40a6d4:	strb	w2, [x1, x0]
  40a6d8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a6dc:	add	x1, x0, #0x530
  40a6e0:	ldrsw	x0, [sp, #28]
  40a6e4:	ldrb	w0, [x1, x0]
  40a6e8:	and	w0, w0, #0x4
  40a6ec:	cmp	w0, #0x0
  40a6f0:	b.eq	40a700 <ferror@plt+0x7e60>  // b.none
  40a6f4:	mov	w1, #0x0                   	// #0
  40a6f8:	ldr	w0, [sp, #28]
  40a6fc:	bl	409e60 <ferror@plt+0x75c0>
  40a700:	mov	w0, #0x0                   	// #0
  40a704:	bl	40f634 <ferror@plt+0xcd94>
  40a708:	b	40a760 <ferror@plt+0x7ec0>
  40a70c:	ldr	w0, [sp, #28]
  40a710:	cmp	w0, #0x6
  40a714:	b.ne	40a760 <ferror@plt+0x7ec0>  // b.any
  40a718:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a71c:	add	x0, x0, #0x2e4
  40a720:	ldr	w0, [x0]
  40a724:	cmp	w0, #0x0
  40a728:	b.eq	40a738 <ferror@plt+0x7e98>  // b.none
  40a72c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40a730:	add	x0, x0, #0x2e4
  40a734:	str	wzr, [x0]
  40a738:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a73c:	add	x1, x0, #0x530
  40a740:	ldrsw	x0, [sp, #28]
  40a744:	ldrb	w0, [x1, x0]
  40a748:	and	w0, w0, #0xfffffff7
  40a74c:	and	w2, w0, #0xff
  40a750:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a754:	add	x1, x0, #0x530
  40a758:	ldrsw	x0, [sp, #28]
  40a75c:	strb	w2, [x1, x0]
  40a760:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a764:	add	x1, x0, #0x530
  40a768:	ldrsw	x0, [sp, #28]
  40a76c:	ldrb	w0, [x1, x0]
  40a770:	and	w0, w0, #0xfffffffb
  40a774:	and	w2, w0, #0xff
  40a778:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a77c:	add	x1, x0, #0x530
  40a780:	ldrsw	x0, [sp, #28]
  40a784:	strb	w2, [x1, x0]
  40a788:	ldp	x29, x30, [sp], #32
  40a78c:	ret
  40a790:	stp	x29, x30, [sp, #-48]!
  40a794:	mov	x29, sp
  40a798:	str	w0, [sp, #28]
  40a79c:	str	wzr, [sp, #44]
  40a7a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a7a4:	add	x1, x0, #0x730
  40a7a8:	ldrsw	x0, [sp, #28]
  40a7ac:	ldrb	w0, [x1, x0]
  40a7b0:	cmp	w0, #0x0
  40a7b4:	b.eq	40a83c <ferror@plt+0x7f9c>  // b.none
  40a7b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a7bc:	add	x1, x0, #0x730
  40a7c0:	ldrsw	x0, [sp, #28]
  40a7c4:	ldrb	w0, [x1, x0]
  40a7c8:	sub	w0, w0, #0x1
  40a7cc:	and	w2, w0, #0xff
  40a7d0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a7d4:	add	x1, x0, #0x730
  40a7d8:	ldrsw	x0, [sp, #28]
  40a7dc:	strb	w2, [x1, x0]
  40a7e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a7e4:	add	x1, x0, #0x730
  40a7e8:	ldrsw	x0, [sp, #28]
  40a7ec:	ldrb	w0, [x1, x0]
  40a7f0:	cmp	w0, #0x0
  40a7f4:	b.eq	40a83c <ferror@plt+0x7f9c>  // b.none
  40a7f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a7fc:	add	x1, x0, #0x530
  40a800:	ldrsw	x0, [sp, #28]
  40a804:	ldrb	w0, [x1, x0]
  40a808:	and	w0, w0, #0x1
  40a80c:	cmp	w0, #0x0
  40a810:	b.eq	40a83c <ferror@plt+0x7f9c>  // b.none
  40a814:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a818:	add	x1, x0, #0x730
  40a81c:	ldrsw	x0, [sp, #28]
  40a820:	ldrb	w0, [x1, x0]
  40a824:	sub	w0, w0, #0x1
  40a828:	and	w2, w0, #0xff
  40a82c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a830:	add	x1, x0, #0x730
  40a834:	ldrsw	x0, [sp, #28]
  40a838:	strb	w2, [x1, x0]
  40a83c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a840:	add	x1, x0, #0x730
  40a844:	ldrsw	x0, [sp, #28]
  40a848:	ldrb	w0, [x1, x0]
  40a84c:	cmp	w0, #0x0
  40a850:	b.ne	40aaf8 <ferror@plt+0x8258>  // b.any
  40a854:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a858:	add	x1, x0, #0x530
  40a85c:	ldrsw	x0, [sp, #28]
  40a860:	ldrb	w0, [x1, x0]
  40a864:	and	w0, w0, #0x2
  40a868:	cmp	w0, #0x0
  40a86c:	b.ne	40aa98 <ferror@plt+0x81f8>  // b.any
  40a870:	ldr	w0, [sp, #28]
  40a874:	cmp	w0, #0x27
  40a878:	b.eq	40a970 <ferror@plt+0x80d0>  // b.none
  40a87c:	ldr	w0, [sp, #28]
  40a880:	cmp	w0, #0x27
  40a884:	b.gt	40aa08 <ferror@plt+0x8168>
  40a888:	ldr	w0, [sp, #28]
  40a88c:	cmp	w0, #0x23
  40a890:	b.eq	40a97c <ferror@plt+0x80dc>  // b.none
  40a894:	ldr	w0, [sp, #28]
  40a898:	cmp	w0, #0x23
  40a89c:	b.gt	40aa08 <ferror@plt+0x8168>
  40a8a0:	ldr	w0, [sp, #28]
  40a8a4:	cmp	w0, #0x21
  40a8a8:	b.gt	40a904 <ferror@plt+0x8064>
  40a8ac:	ldr	w0, [sp, #28]
  40a8b0:	cmp	w0, #0x0
  40a8b4:	b.lt	40aa08 <ferror@plt+0x8168>  // b.tstop
  40a8b8:	ldr	w0, [sp, #28]
  40a8bc:	mov	x1, #0x1                   	// #1
  40a8c0:	lsl	x0, x1, x0
  40a8c4:	mov	x1, #0x9                   	// #9
  40a8c8:	movk	x1, #0x8100, lsl #16
  40a8cc:	movk	x1, #0x3, lsl #32
  40a8d0:	and	x1, x0, x1
  40a8d4:	cmp	x1, #0x0
  40a8d8:	cset	w1, ne  // ne = any
  40a8dc:	and	w1, w1, #0xff
  40a8e0:	cmp	w1, #0x0
  40a8e4:	b.ne	40a964 <ferror@plt+0x80c4>  // b.any
  40a8e8:	and	x0, x0, #0x40
  40a8ec:	cmp	x0, #0x0
  40a8f0:	cset	w0, ne  // ne = any
  40a8f4:	and	w0, w0, #0xff
  40a8f8:	cmp	w0, #0x0
  40a8fc:	b.ne	40a914 <ferror@plt+0x8074>  // b.any
  40a900:	b	40aa08 <ferror@plt+0x8168>
  40a904:	ldr	w0, [sp, #28]
  40a908:	cmp	w0, #0x22
  40a90c:	b.eq	40a99c <ferror@plt+0x80fc>  // b.none
  40a910:	b	40aa08 <ferror@plt+0x8168>
  40a914:	mov	w1, #0x0                   	// #0
  40a918:	ldr	w0, [sp, #28]
  40a91c:	bl	409fb0 <ferror@plt+0x7710>
  40a920:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a924:	add	x0, x0, #0x530
  40a928:	ldrb	w0, [x0, #6]
  40a92c:	and	w0, w0, #0xfffffffd
  40a930:	and	w1, w0, #0xff
  40a934:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a938:	add	x0, x0, #0x530
  40a93c:	strb	w1, [x0, #6]
  40a940:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a944:	add	x0, x0, #0x530
  40a948:	ldrb	w0, [x0, #6]
  40a94c:	and	w0, w0, #0xfffffffe
  40a950:	and	w1, w0, #0xff
  40a954:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a958:	add	x0, x0, #0x530
  40a95c:	strb	w1, [x0, #6]
  40a960:	b	40ab20 <ferror@plt+0x8280>
  40a964:	mov	w0, #0x1                   	// #1
  40a968:	str	w0, [sp, #44]
  40a96c:	b	40aa14 <ferror@plt+0x8174>
  40a970:	mov	w0, #0x1                   	// #1
  40a974:	str	w0, [sp, #44]
  40a978:	b	40aa14 <ferror@plt+0x8174>
  40a97c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40a980:	add	x0, x0, #0xd38
  40a984:	bl	405bfc <ferror@plt+0x335c>
  40a988:	cmp	x0, #0x0
  40a98c:	b.eq	40aa10 <ferror@plt+0x8170>  // b.none
  40a990:	mov	w0, #0x1                   	// #1
  40a994:	str	w0, [sp, #44]
  40a998:	b	40aa10 <ferror@plt+0x8170>
  40a99c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40a9a0:	add	x0, x0, #0xbc8
  40a9a4:	str	wzr, [x0]
  40a9a8:	mov	w1, #0x1                   	// #1
  40a9ac:	mov	w0, #0x3                   	// #3
  40a9b0:	bl	409d10 <ferror@plt+0x7470>
  40a9b4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a9b8:	add	x0, x0, #0x530
  40a9bc:	ldrb	w0, [x0, #34]
  40a9c0:	orr	w0, w0, #0x2
  40a9c4:	and	w1, w0, #0xff
  40a9c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a9cc:	add	x0, x0, #0x530
  40a9d0:	strb	w1, [x0, #34]
  40a9d4:	mov	w1, #0x0                   	// #0
  40a9d8:	ldr	w0, [sp, #28]
  40a9dc:	bl	409fb0 <ferror@plt+0x7710>
  40a9e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a9e4:	add	x0, x0, #0x530
  40a9e8:	ldrb	w0, [x0, #34]
  40a9ec:	orr	w0, w0, #0x1
  40a9f0:	and	w1, w0, #0xff
  40a9f4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40a9f8:	add	x0, x0, #0x530
  40a9fc:	strb	w1, [x0, #34]
  40aa00:	bl	40be00 <ferror@plt+0x9560>
  40aa04:	b	40ab20 <ferror@plt+0x8280>
  40aa08:	nop
  40aa0c:	b	40aa14 <ferror@plt+0x8174>
  40aa10:	nop
  40aa14:	ldr	w0, [sp, #44]
  40aa18:	cmp	w0, #0x0
  40aa1c:	b.eq	40aa60 <ferror@plt+0x81c0>  // b.none
  40aa20:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aa24:	add	x1, x0, #0x530
  40aa28:	ldrsw	x0, [sp, #28]
  40aa2c:	ldrb	w0, [x1, x0]
  40aa30:	orr	w0, w0, #0x2
  40aa34:	and	w2, w0, #0xff
  40aa38:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aa3c:	add	x1, x0, #0x530
  40aa40:	ldrsw	x0, [sp, #28]
  40aa44:	strb	w2, [x1, x0]
  40aa48:	mov	w1, #0x0                   	// #0
  40aa4c:	ldr	w0, [sp, #28]
  40aa50:	bl	409fb0 <ferror@plt+0x7710>
  40aa54:	mov	w0, #0x0                   	// #0
  40aa58:	bl	40f634 <ferror@plt+0xcd94>
  40aa5c:	b	40aaf8 <ferror@plt+0x8258>
  40aa60:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aa64:	add	x1, x0, #0x730
  40aa68:	ldrsw	x0, [sp, #28]
  40aa6c:	ldrb	w0, [x1, x0]
  40aa70:	add	w0, w0, #0x1
  40aa74:	and	w2, w0, #0xff
  40aa78:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aa7c:	add	x1, x0, #0x730
  40aa80:	ldrsw	x0, [sp, #28]
  40aa84:	strb	w2, [x1, x0]
  40aa88:	mov	w1, #0x0                   	// #0
  40aa8c:	ldr	w0, [sp, #28]
  40aa90:	bl	40a100 <ferror@plt+0x7860>
  40aa94:	b	40aaf8 <ferror@plt+0x8258>
  40aa98:	ldr	w0, [sp, #28]
  40aa9c:	cmp	w0, #0x22
  40aaa0:	b.ne	40aaf8 <ferror@plt+0x8258>  // b.any
  40aaa4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40aaa8:	add	x0, x0, #0xbc8
  40aaac:	str	wzr, [x0]
  40aab0:	mov	w1, #0x1                   	// #1
  40aab4:	mov	w0, #0x3                   	// #3
  40aab8:	bl	409d10 <ferror@plt+0x7470>
  40aabc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aac0:	add	x1, x0, #0x530
  40aac4:	ldrsw	x0, [sp, #28]
  40aac8:	ldrb	w0, [x1, x0]
  40aacc:	orr	w0, w0, #0x1
  40aad0:	and	w2, w0, #0xff
  40aad4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aad8:	add	x1, x0, #0x530
  40aadc:	ldrsw	x0, [sp, #28]
  40aae0:	strb	w2, [x1, x0]
  40aae4:	bl	40be00 <ferror@plt+0x9560>
  40aae8:	mov	w1, #0x0                   	// #0
  40aaec:	mov	w0, #0x3                   	// #3
  40aaf0:	bl	409d10 <ferror@plt+0x7470>
  40aaf4:	b	40ab20 <ferror@plt+0x8280>
  40aaf8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40aafc:	add	x1, x0, #0x530
  40ab00:	ldrsw	x0, [sp, #28]
  40ab04:	ldrb	w0, [x1, x0]
  40ab08:	orr	w0, w0, #0x1
  40ab0c:	and	w2, w0, #0xff
  40ab10:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ab14:	add	x1, x0, #0x530
  40ab18:	ldrsw	x0, [sp, #28]
  40ab1c:	strb	w2, [x1, x0]
  40ab20:	ldp	x29, x30, [sp], #48
  40ab24:	ret
  40ab28:	stp	x29, x30, [sp, #-32]!
  40ab2c:	mov	x29, sp
  40ab30:	str	w0, [sp, #28]
  40ab34:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ab38:	add	x1, x0, #0x730
  40ab3c:	ldrsw	x0, [sp, #28]
  40ab40:	ldrb	w0, [x1, x0]
  40ab44:	cmp	w0, #0x0
  40ab48:	b.eq	40abd0 <ferror@plt+0x8330>  // b.none
  40ab4c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ab50:	add	x1, x0, #0x730
  40ab54:	ldrsw	x0, [sp, #28]
  40ab58:	ldrb	w0, [x1, x0]
  40ab5c:	sub	w0, w0, #0x1
  40ab60:	and	w2, w0, #0xff
  40ab64:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ab68:	add	x1, x0, #0x730
  40ab6c:	ldrsw	x0, [sp, #28]
  40ab70:	strb	w2, [x1, x0]
  40ab74:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ab78:	add	x1, x0, #0x730
  40ab7c:	ldrsw	x0, [sp, #28]
  40ab80:	ldrb	w0, [x1, x0]
  40ab84:	cmp	w0, #0x0
  40ab88:	b.eq	40abd0 <ferror@plt+0x8330>  // b.none
  40ab8c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ab90:	add	x1, x0, #0x530
  40ab94:	ldrsw	x0, [sp, #28]
  40ab98:	ldrb	w0, [x1, x0]
  40ab9c:	and	w0, w0, #0x1
  40aba0:	cmp	w0, #0x0
  40aba4:	b.ne	40abd0 <ferror@plt+0x8330>  // b.any
  40aba8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40abac:	add	x1, x0, #0x730
  40abb0:	ldrsw	x0, [sp, #28]
  40abb4:	ldrb	w0, [x1, x0]
  40abb8:	sub	w0, w0, #0x1
  40abbc:	and	w2, w0, #0xff
  40abc0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40abc4:	add	x1, x0, #0x730
  40abc8:	ldrsw	x0, [sp, #28]
  40abcc:	strb	w2, [x1, x0]
  40abd0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40abd4:	add	x1, x0, #0x730
  40abd8:	ldrsw	x0, [sp, #28]
  40abdc:	ldrb	w0, [x1, x0]
  40abe0:	cmp	w0, #0x0
  40abe4:	b.ne	40ac78 <ferror@plt+0x83d8>  // b.any
  40abe8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40abec:	add	x1, x0, #0x530
  40abf0:	ldrsw	x0, [sp, #28]
  40abf4:	ldrb	w0, [x1, x0]
  40abf8:	and	w0, w0, #0x2
  40abfc:	cmp	w0, #0x0
  40ac00:	b.eq	40ac78 <ferror@plt+0x83d8>  // b.none
  40ac04:	ldr	w0, [sp, #28]
  40ac08:	cmp	w0, #0x22
  40ac0c:	b.ne	40ac20 <ferror@plt+0x8380>  // b.any
  40ac10:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ac14:	add	x0, x0, #0x7dc
  40ac18:	str	wzr, [x0]
  40ac1c:	nop
  40ac20:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ac24:	add	x1, x0, #0x530
  40ac28:	ldrsw	x0, [sp, #28]
  40ac2c:	ldrb	w0, [x1, x0]
  40ac30:	and	w0, w0, #0xfffffffd
  40ac34:	and	w2, w0, #0xff
  40ac38:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ac3c:	add	x1, x0, #0x530
  40ac40:	ldrsw	x0, [sp, #28]
  40ac44:	strb	w2, [x1, x0]
  40ac48:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ac4c:	add	x1, x0, #0x530
  40ac50:	ldrsw	x0, [sp, #28]
  40ac54:	ldrb	w0, [x1, x0]
  40ac58:	and	w0, w0, #0x1
  40ac5c:	cmp	w0, #0x0
  40ac60:	b.eq	40ac70 <ferror@plt+0x83d0>  // b.none
  40ac64:	mov	w1, #0x0                   	// #0
  40ac68:	ldr	w0, [sp, #28]
  40ac6c:	bl	40a100 <ferror@plt+0x7860>
  40ac70:	mov	w0, #0x0                   	// #0
  40ac74:	bl	40f634 <ferror@plt+0xcd94>
  40ac78:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ac7c:	add	x1, x0, #0x530
  40ac80:	ldrsw	x0, [sp, #28]
  40ac84:	ldrb	w0, [x1, x0]
  40ac88:	and	w0, w0, #0xfffffffe
  40ac8c:	and	w2, w0, #0xff
  40ac90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ac94:	add	x1, x0, #0x530
  40ac98:	ldrsw	x0, [sp, #28]
  40ac9c:	strb	w2, [x1, x0]
  40aca0:	nop
  40aca4:	ldp	x29, x30, [sp], #32
  40aca8:	ret
  40acac:	stp	x29, x30, [sp, #-48]!
  40acb0:	mov	x29, sp
  40acb4:	stp	x19, x20, [sp, #16]
  40acb8:	stp	x21, x22, [sp, #32]
  40acbc:	mov	x20, x0
  40acc0:	mov	x19, x1
  40acc4:	mov	x21, x2
  40acc8:	mov	x0, x20
  40accc:	bl	4022c0 <strlen@plt>
  40acd0:	add	w0, w0, #0x1
  40acd4:	mov	w22, w0
  40acd8:	b	40ad04 <ferror@plt+0x8464>
  40acdc:	ldr	x0, [x19]
  40ace0:	sxtw	x1, w22
  40ace4:	mov	x2, x1
  40ace8:	mov	x1, x20
  40acec:	bl	402660 <strncasecmp@plt>
  40acf0:	cmp	w0, #0x0
  40acf4:	b.ne	40ad00 <ferror@plt+0x8460>  // b.any
  40acf8:	mov	w0, #0x0                   	// #0
  40acfc:	b	40ad10 <ferror@plt+0x8470>
  40ad00:	add	x19, x19, #0x8
  40ad04:	cmp	x19, x21
  40ad08:	b.cc	40acdc <ferror@plt+0x843c>  // b.lo, b.ul, b.last
  40ad0c:	mov	w0, #0x1                   	// #1
  40ad10:	ldp	x19, x20, [sp, #16]
  40ad14:	ldp	x21, x22, [sp, #32]
  40ad18:	ldp	x29, x30, [sp], #48
  40ad1c:	ret
  40ad20:	stp	x29, x30, [sp, #-80]!
  40ad24:	mov	x29, sp
  40ad28:	stp	x19, x20, [sp, #16]
  40ad2c:	stp	x21, x22, [sp, #32]
  40ad30:	stp	x23, x24, [sp, #48]
  40ad34:	str	x0, [sp, #72]
  40ad38:	str	x1, [sp, #64]
  40ad3c:	ldr	x0, [sp, #64]
  40ad40:	cmp	x0, #0x0
  40ad44:	b.eq	40ad94 <ferror@plt+0x84f4>  // b.none
  40ad48:	ldr	x0, [sp, #64]
  40ad4c:	bl	4022c0 <strlen@plt>
  40ad50:	cmp	w0, #0x28
  40ad54:	b.le	40ad78 <ferror@plt+0x84d8>
  40ad58:	str	xzr, [sp, #64]
  40ad5c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40ad60:	add	x0, x0, #0xbd0
  40ad64:	ldr	x1, [x0]
  40ad68:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ad6c:	add	x0, x0, #0x170
  40ad70:	str	x1, [x0]
  40ad74:	b	40adac <ferror@plt+0x850c>
  40ad78:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ad7c:	add	x0, x0, #0x170
  40ad80:	ldr	x1, [sp, #64]
  40ad84:	str	x1, [x0]
  40ad88:	ldr	x0, [sp, #64]
  40ad8c:	bl	40f6a4 <ferror@plt+0xce04>
  40ad90:	b	40adac <ferror@plt+0x850c>
  40ad94:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40ad98:	add	x0, x0, #0xbd0
  40ad9c:	ldr	x1, [x0]
  40ada0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ada4:	add	x0, x0, #0x170
  40ada8:	str	x1, [x0]
  40adac:	ldr	x0, [sp, #72]
  40adb0:	cmp	x0, #0x0
  40adb4:	b.eq	40adc8 <ferror@plt+0x8528>  // b.none
  40adb8:	ldr	x0, [sp, #72]
  40adbc:	ldrb	w0, [x0]
  40adc0:	cmp	w0, #0x0
  40adc4:	b.ne	40add4 <ferror@plt+0x8534>  // b.any
  40adc8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40adcc:	add	x0, x0, #0x170
  40add0:	b	40b03c <ferror@plt+0x879c>
  40add4:	mov	w24, #0x1                   	// #1
  40add8:	ldr	x19, [sp, #72]
  40addc:	b	40adf4 <ferror@plt+0x8554>
  40ade0:	ldrb	w0, [x19]
  40ade4:	cmp	w0, #0x7c
  40ade8:	b.ne	40adf0 <ferror@plt+0x8550>  // b.any
  40adec:	add	w24, w24, #0x1
  40adf0:	add	x19, x19, #0x1
  40adf4:	ldrb	w0, [x19]
  40adf8:	cmp	w0, #0x0
  40adfc:	b.eq	40ae0c <ferror@plt+0x856c>  // b.none
  40ae00:	ldrb	w0, [x19]
  40ae04:	cmp	w0, #0x3a
  40ae08:	b.ne	40ade0 <ferror@plt+0x8540>  // b.any
  40ae0c:	add	w0, w24, #0x3
  40ae10:	sxtw	x0, w0
  40ae14:	lsl	x0, x0, #3
  40ae18:	bl	402450 <malloc@plt>
  40ae1c:	mov	x21, x0
  40ae20:	cmp	x21, #0x0
  40ae24:	b.ne	40ae34 <ferror@plt+0x8594>  // b.any
  40ae28:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ae2c:	add	x0, x0, #0x170
  40ae30:	b	40b03c <ferror@plt+0x879c>
  40ae34:	add	x20, x21, #0x8
  40ae38:	str	xzr, [x20]
  40ae3c:	ldr	x0, [x20]
  40ae40:	str	x0, [x21]
  40ae44:	mov	w24, #0x0                   	// #0
  40ae48:	ldr	x23, [sp, #72]
  40ae4c:	mov	x19, x23
  40ae50:	b	40af5c <ferror@plt+0x86bc>
  40ae54:	cmp	w22, #0x7c
  40ae58:	b.eq	40ae64 <ferror@plt+0x85c4>  // b.none
  40ae5c:	cmp	w22, #0x3a
  40ae60:	b.ne	40af04 <ferror@plt+0x8664>  // b.any
  40ae64:	mov	x0, x19
  40ae68:	add	x19, x0, #0x1
  40ae6c:	strb	wzr, [x0]
  40ae70:	cmp	w24, #0x0
  40ae74:	b.ne	40aee0 <ferror@plt+0x8640>  // b.any
  40ae78:	sub	x0, x19, x23
  40ae7c:	cmp	x0, #0x29
  40ae80:	b.gt	40aee0 <ferror@plt+0x8640>
  40ae84:	ldr	x0, [sp, #64]
  40ae88:	cmp	x0, #0x0
  40ae8c:	b.eq	40aeb4 <ferror@plt+0x8614>  // b.none
  40ae90:	sub	x0, x19, x23
  40ae94:	mov	x2, x0
  40ae98:	mov	x1, x23
  40ae9c:	ldr	x0, [sp, #64]
  40aea0:	bl	402660 <strncasecmp@plt>
  40aea4:	cmp	w0, #0x0
  40aea8:	b.ne	40aeb4 <ferror@plt+0x8614>  // b.any
  40aeac:	str	x23, [x21]
  40aeb0:	b	40aee0 <ferror@plt+0x8640>
  40aeb4:	add	x0, x21, #0x8
  40aeb8:	mov	x2, x20
  40aebc:	mov	x1, x0
  40aec0:	mov	x0, x23
  40aec4:	bl	40acac <ferror@plt+0x840c>
  40aec8:	cmp	w0, #0x0
  40aecc:	b.eq	40aee0 <ferror@plt+0x8640>  // b.none
  40aed0:	mov	x0, x20
  40aed4:	add	x20, x0, #0x8
  40aed8:	str	x23, [x0]
  40aedc:	str	xzr, [x20]
  40aee0:	cmp	w22, #0x3a
  40aee4:	b.eq	40af6c <ferror@plt+0x86cc>  // b.none
  40aee8:	b	40aef0 <ferror@plt+0x8650>
  40aeec:	add	x19, x19, #0x1
  40aef0:	ldrb	w22, [x19]
  40aef4:	cmp	w22, #0x7c
  40aef8:	b.eq	40aeec <ferror@plt+0x864c>  // b.none
  40aefc:	mov	x23, x19
  40af00:	mov	w24, #0x0                   	// #0
  40af04:	cmp	w22, #0x20
  40af08:	b.eq	40af1c <ferror@plt+0x867c>  // b.none
  40af0c:	mov	w0, w22
  40af10:	and	w0, w0, #0xffffff80
  40af14:	cmp	w0, #0x0
  40af18:	b.eq	40af24 <ferror@plt+0x8684>  // b.none
  40af1c:	mov	w24, #0x1                   	// #1
  40af20:	b	40af58 <ferror@plt+0x86b8>
  40af24:	bl	402630 <__ctype_b_loc@plt>
  40af28:	ldr	x1, [x0]
  40af2c:	and	x0, x22, #0xff
  40af30:	lsl	x0, x0, #1
  40af34:	add	x0, x1, x0
  40af38:	ldrh	w0, [x0]
  40af3c:	and	w0, w0, #0x200
  40af40:	cmp	w0, #0x0
  40af44:	b.eq	40af58 <ferror@plt+0x86b8>  // b.none
  40af48:	mov	w0, w22
  40af4c:	bl	402460 <toupper@plt>
  40af50:	and	w0, w0, #0xff
  40af54:	strb	w0, [x19]
  40af58:	add	x19, x19, #0x1
  40af5c:	ldrb	w22, [x19]
  40af60:	cmp	w22, #0x0
  40af64:	b.ne	40ae54 <ferror@plt+0x85b4>  // b.any
  40af68:	b	40af70 <ferror@plt+0x86d0>
  40af6c:	nop
  40af70:	add	x0, x21, #0x8
  40af74:	ldr	x0, [x0]
  40af78:	ldr	x1, [sp, #72]
  40af7c:	cmp	x1, x0
  40af80:	b.ne	40afc8 <ferror@plt+0x8728>  // b.any
  40af84:	add	x0, x21, #0x8
  40af88:	ldr	x0, [x0]
  40af8c:	bl	4022c0 <strlen@plt>
  40af90:	cmp	x0, #0x2
  40af94:	b.ne	40afc8 <ferror@plt+0x8728>  // b.any
  40af98:	sub	x20, x20, #0x8
  40af9c:	add	x19, x21, #0x8
  40afa0:	b	40afb0 <ferror@plt+0x8710>
  40afa4:	ldr	x0, [x19, #8]
  40afa8:	str	x0, [x19]
  40afac:	add	x19, x19, #0x8
  40afb0:	cmp	x19, x20
  40afb4:	b.cc	40afa4 <ferror@plt+0x8704>  // b.lo, b.ul, b.last
  40afb8:	mov	x0, x20
  40afbc:	add	x20, x0, #0x8
  40afc0:	ldr	x1, [sp, #72]
  40afc4:	str	x1, [x0]
  40afc8:	ldur	x19, [x20, #-8]
  40afcc:	mov	x0, x20
  40afd0:	add	x20, x0, #0x8
  40afd4:	str	x19, [x0]
  40afd8:	str	xzr, [x20]
  40afdc:	ldr	x0, [x21]
  40afe0:	cmp	x0, #0x0
  40afe4:	b.ne	40b020 <ferror@plt+0x8780>  // b.any
  40afe8:	ldr	x0, [sp, #64]
  40afec:	cmp	x0, #0x0
  40aff0:	b.eq	40b000 <ferror@plt+0x8760>  // b.none
  40aff4:	ldr	x0, [sp, #64]
  40aff8:	str	x0, [x21]
  40affc:	b	40b020 <ferror@plt+0x8780>
  40b000:	sub	x20, x20, #0x8
  40b004:	mov	x19, x21
  40b008:	b	40b018 <ferror@plt+0x8778>
  40b00c:	ldr	x0, [x19, #8]
  40b010:	str	x0, [x19]
  40b014:	add	x19, x19, #0x8
  40b018:	cmp	x19, x20
  40b01c:	b.cc	40b00c <ferror@plt+0x876c>  // b.lo, b.ul, b.last
  40b020:	ldr	x0, [x21]
  40b024:	cmp	x0, #0x0
  40b028:	b.eq	40b034 <ferror@plt+0x8794>  // b.none
  40b02c:	mov	x0, x21
  40b030:	b	40b03c <ferror@plt+0x879c>
  40b034:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b038:	add	x0, x0, #0x170
  40b03c:	ldp	x19, x20, [sp, #16]
  40b040:	ldp	x21, x22, [sp, #32]
  40b044:	ldp	x23, x24, [sp, #48]
  40b048:	ldp	x29, x30, [sp], #80
  40b04c:	ret
  40b050:	stp	x29, x30, [sp, #-48]!
  40b054:	mov	x29, sp
  40b058:	str	x0, [sp, #24]
  40b05c:	str	x1, [sp, #16]
  40b060:	mov	w0, #0xffffffff            	// #-1
  40b064:	str	w0, [sp, #44]
  40b068:	ldr	x1, [sp, #24]
  40b06c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b070:	add	x0, x0, #0x850
  40b074:	bl	402500 <tgetent@plt>
  40b078:	str	w0, [sp, #44]
  40b07c:	ldr	w0, [sp, #44]
  40b080:	cmp	w0, #0x1
  40b084:	b.ne	40b0b4 <ferror@plt+0x8814>  // b.any
  40b088:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b08c:	add	x0, x0, #0x850
  40b090:	strb	wzr, [x0, #2047]
  40b094:	ldr	x0, [sp, #16]
  40b098:	cmp	x0, #0x0
  40b09c:	b.eq	40b0ac <ferror@plt+0x880c>  // b.none
  40b0a0:	ldr	x0, [sp, #16]
  40b0a4:	mov	w1, #0x1                   	// #1
  40b0a8:	str	w1, [x0]
  40b0ac:	mov	w0, #0x0                   	// #0
  40b0b0:	b	40b0cc <ferror@plt+0x882c>
  40b0b4:	ldr	x0, [sp, #16]
  40b0b8:	cmp	x0, #0x0
  40b0bc:	b.eq	40b0c8 <ferror@plt+0x8828>  // b.none
  40b0c0:	ldr	x0, [sp, #16]
  40b0c4:	str	wzr, [x0]
  40b0c8:	mov	w0, #0xffffffff            	// #-1
  40b0cc:	ldp	x29, x30, [sp], #48
  40b0d0:	ret
  40b0d4:	stp	x29, x30, [sp, #-32]!
  40b0d8:	mov	x29, sp
  40b0dc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40b0e0:	add	x0, x0, #0xbd8
  40b0e4:	ldr	w0, [x0]
  40b0e8:	cmp	w0, #0x0
  40b0ec:	b.eq	40b210 <ferror@plt+0x8970>  // b.none
  40b0f0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40b0f4:	add	x0, x0, #0xbd8
  40b0f8:	str	wzr, [x0]
  40b0fc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b100:	add	x0, x0, #0x180
  40b104:	ldr	x0, [x0]
  40b108:	cmp	x0, #0x0
  40b10c:	b.eq	40b13c <ferror@plt+0x889c>  // b.none
  40b110:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b114:	add	x0, x0, #0x180
  40b118:	ldr	x1, [x0]
  40b11c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b120:	add	x0, x0, #0x170
  40b124:	cmp	x1, x0
  40b128:	b.eq	40b13c <ferror@plt+0x889c>  // b.none
  40b12c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b130:	add	x0, x0, #0x180
  40b134:	ldr	x0, [x0]
  40b138:	bl	402640 <free@plt>
  40b13c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b140:	add	x0, x0, #0xd48
  40b144:	bl	405bfc <ferror@plt+0x335c>
  40b148:	str	x0, [sp, #24]
  40b14c:	ldr	x0, [sp, #24]
  40b150:	cmp	x0, #0x0
  40b154:	b.eq	40b194 <ferror@plt+0x88f4>  // b.none
  40b158:	add	x0, sp, #0x14
  40b15c:	mov	x1, x0
  40b160:	ldr	x0, [sp, #24]
  40b164:	bl	40b050 <ferror@plt+0x87b0>
  40b168:	cmp	w0, #0x0
  40b16c:	b.ne	40b194 <ferror@plt+0x88f4>  // b.any
  40b170:	ldr	x1, [sp, #24]
  40b174:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b178:	add	x0, x0, #0x850
  40b17c:	bl	40ad20 <ferror@plt+0x8480>
  40b180:	mov	x1, x0
  40b184:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b188:	add	x0, x0, #0x180
  40b18c:	str	x1, [x0]
  40b190:	b	40b1f8 <ferror@plt+0x8958>
  40b194:	ldr	x0, [sp, #24]
  40b198:	cmp	x0, #0x0
  40b19c:	b.eq	40b1cc <ferror@plt+0x892c>  // b.none
  40b1a0:	ldr	x0, [sp, #24]
  40b1a4:	bl	4022c0 <strlen@plt>
  40b1a8:	cmp	w0, #0x28
  40b1ac:	b.gt	40b1cc <ferror@plt+0x892c>
  40b1b0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b1b4:	add	x0, x0, #0x170
  40b1b8:	ldr	x1, [sp, #24]
  40b1bc:	str	x1, [x0]
  40b1c0:	ldr	x0, [sp, #24]
  40b1c4:	bl	40f6a4 <ferror@plt+0xce04>
  40b1c8:	b	40b1e4 <ferror@plt+0x8944>
  40b1cc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40b1d0:	add	x0, x0, #0xbd0
  40b1d4:	ldr	x1, [x0]
  40b1d8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b1dc:	add	x0, x0, #0x170
  40b1e0:	str	x1, [x0]
  40b1e4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b1e8:	add	x0, x0, #0x180
  40b1ec:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b1f0:	add	x1, x1, #0x170
  40b1f4:	str	x1, [x0]
  40b1f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b1fc:	add	x0, x0, #0x180
  40b200:	ldr	x1, [x0]
  40b204:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b208:	add	x0, x0, #0x190
  40b20c:	str	x1, [x0]
  40b210:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b214:	add	x0, x0, #0x190
  40b218:	ldr	x0, [x0]
  40b21c:	ldr	x0, [x0]
  40b220:	cmp	x0, #0x0
  40b224:	b.ne	40b240 <ferror@plt+0x89a0>  // b.any
  40b228:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b22c:	add	x0, x0, #0x180
  40b230:	ldr	x1, [x0]
  40b234:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b238:	add	x0, x0, #0x190
  40b23c:	str	x1, [x0]
  40b240:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b244:	add	x0, x0, #0x190
  40b248:	ldr	x0, [x0]
  40b24c:	add	x2, x0, #0x8
  40b250:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b254:	add	x1, x1, #0x190
  40b258:	str	x2, [x1]
  40b25c:	ldr	x0, [x0]
  40b260:	ldp	x29, x30, [sp], #32
  40b264:	ret
  40b268:	sub	sp, sp, #0x90
  40b26c:	stp	x29, x30, [sp, #16]
  40b270:	add	x29, sp, #0x10
  40b274:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b278:	add	x0, x0, #0x160
  40b27c:	ldr	x1, [x0]
  40b280:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b284:	add	x0, x0, #0x158
  40b288:	ldr	x0, [x0]
  40b28c:	sub	x0, x1, x0
  40b290:	add	w0, w0, #0x2
  40b294:	mov	w2, w0
  40b298:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b29c:	add	x1, x0, #0x58
  40b2a0:	mov	w0, #0x3c                  	// #60
  40b2a4:	bl	410298 <ferror@plt+0xd9f8>
  40b2a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b2ac:	add	x0, x0, #0x158
  40b2b0:	ldr	x0, [x0]
  40b2b4:	add	x2, x0, #0x1
  40b2b8:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b2bc:	add	x1, x1, #0x158
  40b2c0:	str	x2, [x1]
  40b2c4:	ldrb	w0, [x0]
  40b2c8:	strb	w0, [sp, #143]
  40b2cc:	ldrb	w0, [sp, #143]
  40b2d0:	cmp	w0, #0x27
  40b2d4:	b.eq	40b85c <ferror@plt+0x8fbc>  // b.none
  40b2d8:	cmp	w0, #0x27
  40b2dc:	b.gt	40ba70 <ferror@plt+0x91d0>
  40b2e0:	cmp	w0, #0x23
  40b2e4:	b.eq	40b934 <ferror@plt+0x9094>  // b.none
  40b2e8:	cmp	w0, #0x23
  40b2ec:	b.gt	40ba70 <ferror@plt+0x91d0>
  40b2f0:	cmp	w0, #0x22
  40b2f4:	b.eq	40b654 <ferror@plt+0x8db4>  // b.none
  40b2f8:	cmp	w0, #0x22
  40b2fc:	b.gt	40ba70 <ferror@plt+0x91d0>
  40b300:	cmp	w0, #0x21
  40b304:	b.eq	40b570 <ferror@plt+0x8cd0>  // b.none
  40b308:	cmp	w0, #0x21
  40b30c:	b.gt	40ba70 <ferror@plt+0x91d0>
  40b310:	cmp	w0, #0x18
  40b314:	b.eq	40b324 <ferror@plt+0x8a84>  // b.none
  40b318:	cmp	w0, #0x20
  40b31c:	b.eq	40b43c <ferror@plt+0x8b9c>  // b.none
  40b320:	b	40ba70 <ferror@plt+0x91d0>
  40b324:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b328:	add	x0, x0, #0x530
  40b32c:	ldrb	w0, [x0, #24]
  40b330:	and	w0, w0, #0x2
  40b334:	cmp	w0, #0x0
  40b338:	b.eq	40ba78 <ferror@plt+0x91d8>  // b.none
  40b33c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b340:	add	x0, x0, #0x158
  40b344:	ldr	x1, [x0]
  40b348:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b34c:	add	x0, x0, #0x160
  40b350:	ldr	x0, [x0]
  40b354:	cmp	x1, x0
  40b358:	b.cs	40ba80 <ferror@plt+0x91e0>  // b.hs, b.nlast
  40b35c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b360:	add	x0, x0, #0x158
  40b364:	ldr	x0, [x0]
  40b368:	add	x2, x0, #0x1
  40b36c:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b370:	add	x1, x1, #0x158
  40b374:	str	x2, [x1]
  40b378:	ldrb	w0, [x0]
  40b37c:	cmp	w0, #0x1
  40b380:	b.ne	40ba80 <ferror@plt+0x91e0>  // b.any
  40b384:	bl	40b0d4 <ferror@plt+0x8834>
  40b388:	str	x0, [sp, #112]
  40b38c:	ldr	x0, [sp, #112]
  40b390:	bl	4022c0 <strlen@plt>
  40b394:	add	w0, w0, #0x6
  40b398:	str	w0, [sp, #108]
  40b39c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b3a0:	add	x0, x0, #0x240
  40b3a4:	bl	407e38 <ferror@plt+0x5598>
  40b3a8:	mov	w1, w0
  40b3ac:	ldr	w0, [sp, #108]
  40b3b0:	cmp	w0, w1
  40b3b4:	b.ge	40b428 <ferror@plt+0x8b88>  // b.tcont
  40b3b8:	add	x8, sp, #0x20
  40b3bc:	mov	w0, #0xf0                  	// #240
  40b3c0:	str	w0, [sp]
  40b3c4:	mov	w7, #0xff                  	// #255
  40b3c8:	ldr	x6, [sp, #112]
  40b3cc:	mov	w5, #0x0                   	// #0
  40b3d0:	mov	w4, #0x18                  	// #24
  40b3d4:	mov	w3, #0xfa                  	// #250
  40b3d8:	mov	w2, #0xff                  	// #255
  40b3dc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b3e0:	add	x1, x0, #0xd50
  40b3e4:	mov	x0, x8
  40b3e8:	bl	402380 <sprintf@plt>
  40b3ec:	add	x0, sp, #0x20
  40b3f0:	ldr	w2, [sp, #108]
  40b3f4:	mov	x1, x0
  40b3f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b3fc:	add	x0, x0, #0x240
  40b400:	bl	408314 <ferror@plt+0x5a74>
  40b404:	ldr	w0, [sp, #108]
  40b408:	sub	w1, w0, #0x2
  40b40c:	add	x0, sp, #0x20
  40b410:	add	x0, x0, #0x2
  40b414:	mov	w2, w1
  40b418:	mov	x1, x0
  40b41c:	mov	w0, #0x3e                  	// #62
  40b420:	bl	410298 <ferror@plt+0xd9f8>
  40b424:	b	40baf4 <ferror@plt+0x9254>
  40b428:	mov	w1, #0x1                   	// #1
  40b42c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b430:	add	x0, x0, #0xd60
  40b434:	bl	412144 <ferror@plt+0xf8a4>
  40b438:	b	40baf4 <ferror@plt+0x9254>
  40b43c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b440:	add	x0, x0, #0x530
  40b444:	ldrb	w0, [x0, #32]
  40b448:	and	w0, w0, #0x2
  40b44c:	cmp	w0, #0x0
  40b450:	b.eq	40ba88 <ferror@plt+0x91e8>  // b.none
  40b454:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b458:	add	x0, x0, #0x158
  40b45c:	ldr	x1, [x0]
  40b460:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b464:	add	x0, x0, #0x160
  40b468:	ldr	x0, [x0]
  40b46c:	cmp	x1, x0
  40b470:	b.cs	40ba90 <ferror@plt+0x91f0>  // b.hs, b.nlast
  40b474:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b478:	add	x0, x0, #0x158
  40b47c:	ldr	x0, [x0]
  40b480:	add	x2, x0, #0x1
  40b484:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b488:	add	x1, x1, #0x158
  40b48c:	str	x2, [x1]
  40b490:	ldrb	w0, [x0]
  40b494:	cmp	w0, #0x1
  40b498:	b.ne	40ba98 <ferror@plt+0x91f8>  // b.any
  40b49c:	add	x1, sp, #0x60
  40b4a0:	add	x0, sp, #0x58
  40b4a4:	bl	408e68 <ferror@plt+0x65c8>
  40b4a8:	ldr	x0, [sp, #96]
  40b4ac:	mov	w1, w0
  40b4b0:	ldr	x0, [sp, #88]
  40b4b4:	mov	w2, w0
  40b4b8:	add	x8, sp, #0x20
  40b4bc:	mov	w0, #0xf0                  	// #240
  40b4c0:	str	w0, [sp, #8]
  40b4c4:	mov	w0, #0xff                  	// #255
  40b4c8:	str	w0, [sp]
  40b4cc:	mov	w7, w2
  40b4d0:	mov	w6, w1
  40b4d4:	mov	w5, #0x0                   	// #0
  40b4d8:	mov	w4, #0x20                  	// #32
  40b4dc:	mov	w3, #0xfa                  	// #250
  40b4e0:	mov	w2, #0xff                  	// #255
  40b4e4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b4e8:	add	x1, x0, #0xd88
  40b4ec:	mov	x0, x8
  40b4f0:	bl	402380 <sprintf@plt>
  40b4f4:	add	x0, sp, #0x20
  40b4f8:	add	x0, x0, #0x4
  40b4fc:	bl	4022c0 <strlen@plt>
  40b500:	add	w0, w0, #0x4
  40b504:	str	w0, [sp, #120]
  40b508:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b50c:	add	x0, x0, #0x240
  40b510:	bl	407e38 <ferror@plt+0x5598>
  40b514:	mov	w1, w0
  40b518:	ldr	w0, [sp, #120]
  40b51c:	cmp	w0, w1
  40b520:	b.ge	40b560 <ferror@plt+0x8cc0>  // b.tcont
  40b524:	add	x0, sp, #0x20
  40b528:	ldr	w2, [sp, #120]
  40b52c:	mov	x1, x0
  40b530:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b534:	add	x0, x0, #0x240
  40b538:	bl	408314 <ferror@plt+0x5a74>
  40b53c:	add	x0, sp, #0x20
  40b540:	add	x0, x0, #0x2
  40b544:	ldr	w1, [sp, #120]
  40b548:	sub	w1, w1, #0x2
  40b54c:	mov	w2, w1
  40b550:	mov	x1, x0
  40b554:	mov	w0, #0x3e                  	// #62
  40b558:	bl	410298 <ferror@plt+0xd9f8>
  40b55c:	b	40ba98 <ferror@plt+0x91f8>
  40b560:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b564:	add	x0, x0, #0xda0
  40b568:	bl	402600 <puts@plt>
  40b56c:	b	40ba98 <ferror@plt+0x91f8>
  40b570:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b574:	add	x0, x0, #0x530
  40b578:	ldrb	w0, [x0, #33]
  40b57c:	and	w0, w0, #0x2
  40b580:	cmp	w0, #0x0
  40b584:	b.eq	40baa0 <ferror@plt+0x9200>  // b.none
  40b588:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b58c:	add	x0, x0, #0x158
  40b590:	ldr	x1, [x0]
  40b594:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b598:	add	x0, x0, #0x160
  40b59c:	ldr	x0, [x0]
  40b5a0:	cmp	x1, x0
  40b5a4:	b.cs	40baa8 <ferror@plt+0x9208>  // b.hs, b.nlast
  40b5a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b5ac:	add	x0, x0, #0x158
  40b5b0:	ldr	x0, [x0]
  40b5b4:	add	x2, x0, #0x1
  40b5b8:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b5bc:	add	x1, x1, #0x158
  40b5c0:	str	x2, [x1]
  40b5c4:	ldrb	w0, [x0]
  40b5c8:	cmp	w0, #0x3
  40b5cc:	b.eq	40b610 <ferror@plt+0x8d70>  // b.none
  40b5d0:	cmp	w0, #0x3
  40b5d4:	b.gt	40bab0 <ferror@plt+0x9210>
  40b5d8:	cmp	w0, #0x2
  40b5dc:	b.eq	40b5fc <ferror@plt+0x8d5c>  // b.none
  40b5e0:	cmp	w0, #0x2
  40b5e4:	b.gt	40bab0 <ferror@plt+0x9210>
  40b5e8:	cmp	w0, #0x0
  40b5ec:	b.eq	40b634 <ferror@plt+0x8d94>  // b.none
  40b5f0:	cmp	w0, #0x1
  40b5f4:	b.eq	40b620 <ferror@plt+0x8d80>  // b.none
  40b5f8:	b	40bab0 <ferror@plt+0x9210>
  40b5fc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40b600:	add	x0, x0, #0x810
  40b604:	mov	w1, #0x1                   	// #1
  40b608:	str	w1, [x0]
  40b60c:	b	40b644 <ferror@plt+0x8da4>
  40b610:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40b614:	add	x0, x0, #0x810
  40b618:	str	wzr, [x0]
  40b61c:	b	40b644 <ferror@plt+0x8da4>
  40b620:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40b624:	add	x0, x0, #0x2e8
  40b628:	mov	w1, #0x1                   	// #1
  40b62c:	str	w1, [x0]
  40b630:	b	40b644 <ferror@plt+0x8da4>
  40b634:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40b638:	add	x0, x0, #0x2e8
  40b63c:	str	wzr, [x0]
  40b640:	nop
  40b644:	bl	40f680 <ferror@plt+0xcde0>
  40b648:	mov	w0, #0x0                   	// #0
  40b64c:	bl	40f634 <ferror@plt+0xcd94>
  40b650:	b	40baf4 <ferror@plt+0x9254>
  40b654:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b658:	add	x0, x0, #0x530
  40b65c:	ldrb	w0, [x0, #34]
  40b660:	and	w0, w0, #0x2
  40b664:	cmp	w0, #0x0
  40b668:	b.eq	40bab8 <ferror@plt+0x9218>  // b.none
  40b66c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b670:	add	x0, x0, #0x158
  40b674:	ldr	x1, [x0]
  40b678:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b67c:	add	x0, x0, #0x160
  40b680:	ldr	x0, [x0]
  40b684:	cmp	x1, x0
  40b688:	b.cs	40bac0 <ferror@plt+0x9220>  // b.hs, b.nlast
  40b68c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b690:	add	x0, x0, #0x158
  40b694:	ldr	x0, [x0]
  40b698:	add	x2, x0, #0x1
  40b69c:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b6a0:	add	x1, x1, #0x158
  40b6a4:	str	x2, [x1]
  40b6a8:	ldrb	w0, [x0]
  40b6ac:	cmp	w0, #0xfe
  40b6b0:	b.eq	40b7a8 <ferror@plt+0x8f08>  // b.none
  40b6b4:	cmp	w0, #0xfe
  40b6b8:	b.gt	40b854 <ferror@plt+0x8fb4>
  40b6bc:	cmp	w0, #0xfd
  40b6c0:	b.eq	40b770 <ferror@plt+0x8ed0>  // b.none
  40b6c4:	cmp	w0, #0xfd
  40b6c8:	b.gt	40b854 <ferror@plt+0x8fb4>
  40b6cc:	cmp	w0, #0xfc
  40b6d0:	b.eq	40b738 <ferror@plt+0x8e98>  // b.none
  40b6d4:	cmp	w0, #0xfc
  40b6d8:	b.gt	40b854 <ferror@plt+0x8fb4>
  40b6dc:	cmp	w0, #0xfb
  40b6e0:	b.eq	40b700 <ferror@plt+0x8e60>  // b.none
  40b6e4:	cmp	w0, #0xfb
  40b6e8:	b.gt	40b854 <ferror@plt+0x8fb4>
  40b6ec:	cmp	w0, #0x1
  40b6f0:	b.eq	40b818 <ferror@plt+0x8f78>  // b.none
  40b6f4:	cmp	w0, #0x3
  40b6f8:	b.eq	40b7e0 <ferror@plt+0x8f40>  // b.none
  40b6fc:	b	40b854 <ferror@plt+0x8fb4>
  40b700:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b704:	add	x0, x0, #0x158
  40b708:	ldr	x2, [x0]
  40b70c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b710:	add	x0, x0, #0x160
  40b714:	ldr	x1, [x0]
  40b718:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b71c:	add	x0, x0, #0x158
  40b720:	ldr	x0, [x0]
  40b724:	sub	x0, x1, x0
  40b728:	mov	w1, w0
  40b72c:	mov	x0, x2
  40b730:	bl	40bb00 <ferror@plt+0x9260>
  40b734:	b	40b858 <ferror@plt+0x8fb8>
  40b738:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b73c:	add	x0, x0, #0x158
  40b740:	ldr	x2, [x0]
  40b744:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b748:	add	x0, x0, #0x160
  40b74c:	ldr	x1, [x0]
  40b750:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b754:	add	x0, x0, #0x158
  40b758:	ldr	x0, [x0]
  40b75c:	sub	x0, x1, x0
  40b760:	mov	w1, w0
  40b764:	mov	x0, x2
  40b768:	bl	40bbac <ferror@plt+0x930c>
  40b76c:	b	40b858 <ferror@plt+0x8fb8>
  40b770:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b774:	add	x0, x0, #0x158
  40b778:	ldr	x2, [x0]
  40b77c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b780:	add	x0, x0, #0x160
  40b784:	ldr	x1, [x0]
  40b788:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b78c:	add	x0, x0, #0x158
  40b790:	ldr	x0, [x0]
  40b794:	sub	x0, x1, x0
  40b798:	mov	w1, w0
  40b79c:	mov	x0, x2
  40b7a0:	bl	40bbe4 <ferror@plt+0x9344>
  40b7a4:	b	40b858 <ferror@plt+0x8fb8>
  40b7a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b7ac:	add	x0, x0, #0x158
  40b7b0:	ldr	x2, [x0]
  40b7b4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b7b8:	add	x0, x0, #0x160
  40b7bc:	ldr	x1, [x0]
  40b7c0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b7c4:	add	x0, x0, #0x158
  40b7c8:	ldr	x0, [x0]
  40b7cc:	sub	x0, x1, x0
  40b7d0:	mov	w1, w0
  40b7d4:	mov	x0, x2
  40b7d8:	bl	40bc90 <ferror@plt+0x93f0>
  40b7dc:	b	40b858 <ferror@plt+0x8fb8>
  40b7e0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b7e4:	add	x0, x0, #0x158
  40b7e8:	ldr	x2, [x0]
  40b7ec:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b7f0:	add	x0, x0, #0x160
  40b7f4:	ldr	x1, [x0]
  40b7f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b7fc:	add	x0, x0, #0x158
  40b800:	ldr	x0, [x0]
  40b804:	sub	x0, x1, x0
  40b808:	mov	w1, w0
  40b80c:	mov	x0, x2
  40b810:	bl	40c530 <ferror@plt+0x9c90>
  40b814:	b	40b858 <ferror@plt+0x8fb8>
  40b818:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b81c:	add	x0, x0, #0x158
  40b820:	ldr	x3, [x0]
  40b824:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b828:	add	x0, x0, #0x160
  40b82c:	ldr	x1, [x0]
  40b830:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b834:	add	x0, x0, #0x158
  40b838:	ldr	x0, [x0]
  40b83c:	sub	x0, x1, x0
  40b840:	mov	w2, #0x0                   	// #0
  40b844:	mov	w1, w0
  40b848:	mov	x0, x3
  40b84c:	bl	40bcc8 <ferror@plt+0x9428>
  40b850:	b	40b858 <ferror@plt+0x8fb8>
  40b854:	nop
  40b858:	b	40baf4 <ferror@plt+0x9254>
  40b85c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b860:	add	x0, x0, #0x158
  40b864:	ldr	x1, [x0]
  40b868:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b86c:	add	x0, x0, #0x160
  40b870:	ldr	x0, [x0]
  40b874:	cmp	x1, x0
  40b878:	b.cs	40bac8 <ferror@plt+0x9228>  // b.hs, b.nlast
  40b87c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b880:	add	x0, x0, #0x158
  40b884:	ldr	x0, [x0]
  40b888:	ldrb	w0, [x0]
  40b88c:	cmp	w0, #0x2
  40b890:	b.eq	40b8b0 <ferror@plt+0x9010>  // b.none
  40b894:	cmp	w0, #0x2
  40b898:	b.gt	40bad0 <ferror@plt+0x9230>
  40b89c:	cmp	w0, #0x0
  40b8a0:	b.eq	40b8b0 <ferror@plt+0x9010>  // b.none
  40b8a4:	cmp	w0, #0x1
  40b8a8:	b.eq	40b8d4 <ferror@plt+0x9034>  // b.none
  40b8ac:	b	40bad0 <ferror@plt+0x9230>
  40b8b0:	ldrb	w2, [sp, #143]
  40b8b4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b8b8:	add	x1, x0, #0x530
  40b8bc:	sxtw	x0, w2
  40b8c0:	ldrb	w0, [x1, x0]
  40b8c4:	and	w0, w0, #0x8
  40b8c8:	cmp	w0, #0x0
  40b8cc:	b.ne	40b8f8 <ferror@plt+0x9058>  // b.any
  40b8d0:	b	40baf4 <ferror@plt+0x9254>
  40b8d4:	ldrb	w2, [sp, #143]
  40b8d8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b8dc:	add	x1, x0, #0x530
  40b8e0:	sxtw	x0, w2
  40b8e4:	ldrb	w0, [x1, x0]
  40b8e8:	and	w0, w0, #0x2
  40b8ec:	cmp	w0, #0x0
  40b8f0:	b.eq	40bad8 <ferror@plt+0x9238>  // b.none
  40b8f4:	b	40b8fc <ferror@plt+0x905c>
  40b8f8:	nop
  40b8fc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b900:	add	x0, x0, #0x158
  40b904:	ldr	x2, [x0]
  40b908:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b90c:	add	x0, x0, #0x160
  40b910:	ldr	x1, [x0]
  40b914:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b918:	add	x0, x0, #0x158
  40b91c:	ldr	x0, [x0]
  40b920:	sub	x0, x1, x0
  40b924:	mov	w1, w0
  40b928:	mov	x0, x2
  40b92c:	bl	40cb24 <ferror@plt+0xa284>
  40b930:	b	40baf4 <ferror@plt+0x9254>
  40b934:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40b938:	add	x0, x0, #0x530
  40b93c:	ldrb	w0, [x0, #35]
  40b940:	and	w0, w0, #0x2
  40b944:	cmp	w0, #0x0
  40b948:	b.eq	40bae0 <ferror@plt+0x9240>  // b.none
  40b94c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b950:	add	x0, x0, #0x158
  40b954:	ldr	x1, [x0]
  40b958:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b95c:	add	x0, x0, #0x160
  40b960:	ldr	x0, [x0]
  40b964:	cmp	x1, x0
  40b968:	b.cs	40bae8 <ferror@plt+0x9248>  // b.hs, b.nlast
  40b96c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b970:	add	x0, x0, #0x158
  40b974:	ldr	x0, [x0]
  40b978:	add	x2, x0, #0x1
  40b97c:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40b980:	add	x1, x1, #0x158
  40b984:	str	x2, [x1]
  40b988:	ldrb	w0, [x0]
  40b98c:	cmp	w0, #0x1
  40b990:	b.ne	40baf0 <ferror@plt+0x9250>  // b.any
  40b994:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b998:	add	x0, x0, #0xd38
  40b99c:	bl	405bfc <ferror@plt+0x335c>
  40b9a0:	str	x0, [sp, #128]
  40b9a4:	ldr	x0, [sp, #128]
  40b9a8:	cmp	x0, #0x0
  40b9ac:	b.ne	40b9c0 <ferror@plt+0x9120>  // b.any
  40b9b0:	mov	w1, #0x1                   	// #1
  40b9b4:	mov	w0, #0x23                  	// #35
  40b9b8:	bl	40a100 <ferror@plt+0x7860>
  40b9bc:	b	40baf4 <ferror@plt+0x9254>
  40b9c0:	add	x8, sp, #0x20
  40b9c4:	mov	w0, #0xf0                  	// #240
  40b9c8:	str	w0, [sp]
  40b9cc:	mov	w7, #0xff                  	// #255
  40b9d0:	ldr	x6, [sp, #128]
  40b9d4:	mov	w5, #0x0                   	// #0
  40b9d8:	mov	w4, #0x23                  	// #35
  40b9dc:	mov	w3, #0xfa                  	// #250
  40b9e0:	mov	w2, #0xff                  	// #255
  40b9e4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40b9e8:	add	x1, x0, #0xd50
  40b9ec:	mov	x0, x8
  40b9f0:	bl	402380 <sprintf@plt>
  40b9f4:	add	x0, sp, #0x20
  40b9f8:	add	x0, x0, #0x4
  40b9fc:	bl	4022c0 <strlen@plt>
  40ba00:	add	w0, w0, #0x4
  40ba04:	str	w0, [sp, #124]
  40ba08:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ba0c:	add	x0, x0, #0x240
  40ba10:	bl	407e38 <ferror@plt+0x5598>
  40ba14:	mov	w1, w0
  40ba18:	ldr	w0, [sp, #124]
  40ba1c:	cmp	w0, w1
  40ba20:	b.ge	40ba60 <ferror@plt+0x91c0>  // b.tcont
  40ba24:	add	x0, sp, #0x20
  40ba28:	ldr	w2, [sp, #124]
  40ba2c:	mov	x1, x0
  40ba30:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ba34:	add	x0, x0, #0x240
  40ba38:	bl	408314 <ferror@plt+0x5a74>
  40ba3c:	add	x0, sp, #0x20
  40ba40:	add	x0, x0, #0x2
  40ba44:	ldr	w1, [sp, #124]
  40ba48:	sub	w1, w1, #0x2
  40ba4c:	mov	w2, w1
  40ba50:	mov	x1, x0
  40ba54:	mov	w0, #0x3e                  	// #62
  40ba58:	bl	410298 <ferror@plt+0xd9f8>
  40ba5c:	b	40baf0 <ferror@plt+0x9250>
  40ba60:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ba64:	add	x0, x0, #0xda0
  40ba68:	bl	402600 <puts@plt>
  40ba6c:	b	40baf0 <ferror@plt+0x9250>
  40ba70:	nop
  40ba74:	b	40baf4 <ferror@plt+0x9254>
  40ba78:	nop
  40ba7c:	b	40baf4 <ferror@plt+0x9254>
  40ba80:	nop
  40ba84:	b	40baf4 <ferror@plt+0x9254>
  40ba88:	nop
  40ba8c:	b	40baf4 <ferror@plt+0x9254>
  40ba90:	nop
  40ba94:	b	40baf4 <ferror@plt+0x9254>
  40ba98:	nop
  40ba9c:	b	40baf4 <ferror@plt+0x9254>
  40baa0:	nop
  40baa4:	b	40baf4 <ferror@plt+0x9254>
  40baa8:	nop
  40baac:	b	40baf4 <ferror@plt+0x9254>
  40bab0:	nop
  40bab4:	b	40baf4 <ferror@plt+0x9254>
  40bab8:	nop
  40babc:	b	40baf4 <ferror@plt+0x9254>
  40bac0:	nop
  40bac4:	b	40baf4 <ferror@plt+0x9254>
  40bac8:	nop
  40bacc:	b	40baf4 <ferror@plt+0x9254>
  40bad0:	nop
  40bad4:	b	40baf4 <ferror@plt+0x9254>
  40bad8:	nop
  40badc:	b	40baf4 <ferror@plt+0x9254>
  40bae0:	nop
  40bae4:	b	40baf4 <ferror@plt+0x9254>
  40bae8:	nop
  40baec:	b	40baf4 <ferror@plt+0x9254>
  40baf0:	nop
  40baf4:	ldp	x29, x30, [sp, #16]
  40baf8:	add	sp, sp, #0x90
  40bafc:	ret
  40bb00:	stp	x29, x30, [sp, #-32]!
  40bb04:	mov	x29, sp
  40bb08:	str	x0, [sp, #24]
  40bb0c:	str	w1, [sp, #20]
  40bb10:	ldr	w0, [sp, #20]
  40bb14:	cmp	w0, #0x0
  40bb18:	b.gt	40bb2c <ferror@plt+0x928c>
  40bb1c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bb20:	add	x0, x0, #0xdc8
  40bb24:	bl	402600 <puts@plt>
  40bb28:	b	40bba4 <ferror@plt+0x9304>
  40bb2c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bb30:	add	x0, x0, #0xbe0
  40bb34:	mov	w1, #0xfffffffe            	// #-2
  40bb38:	strb	w1, [x0, #3]
  40bb3c:	ldr	x0, [sp, #24]
  40bb40:	ldrb	w1, [x0]
  40bb44:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bb48:	add	x0, x0, #0xbe0
  40bb4c:	strb	w1, [x0, #4]
  40bb50:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40bb54:	add	x0, x0, #0x240
  40bb58:	bl	407e38 <ferror@plt+0x5598>
  40bb5c:	cmp	w0, #0x7
  40bb60:	b.le	40bb94 <ferror@plt+0x92f4>
  40bb64:	mov	w2, #0x7                   	// #7
  40bb68:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bb6c:	add	x1, x0, #0xbe0
  40bb70:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40bb74:	add	x0, x0, #0x240
  40bb78:	bl	408314 <ferror@plt+0x5a74>
  40bb7c:	mov	w2, #0x5                   	// #5
  40bb80:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bb84:	add	x1, x0, #0xbe2
  40bb88:	mov	w0, #0x3e                  	// #62
  40bb8c:	bl	410298 <ferror@plt+0xd9f8>
  40bb90:	b	40bba0 <ferror@plt+0x9300>
  40bb94:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bb98:	add	x0, x0, #0xda0
  40bb9c:	bl	402600 <puts@plt>
  40bba0:	nop
  40bba4:	ldp	x29, x30, [sp], #32
  40bba8:	ret
  40bbac:	stp	x29, x30, [sp, #-32]!
  40bbb0:	mov	x29, sp
  40bbb4:	str	x0, [sp, #24]
  40bbb8:	str	w1, [sp, #20]
  40bbbc:	ldr	w0, [sp, #20]
  40bbc0:	cmp	w0, #0x0
  40bbc4:	b.gt	40bbd8 <ferror@plt+0x9338>
  40bbc8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bbcc:	add	x0, x0, #0xde0
  40bbd0:	bl	402600 <puts@plt>
  40bbd4:	b	40bbdc <ferror@plt+0x933c>
  40bbd8:	nop
  40bbdc:	ldp	x29, x30, [sp], #32
  40bbe0:	ret
  40bbe4:	stp	x29, x30, [sp, #-32]!
  40bbe8:	mov	x29, sp
  40bbec:	str	x0, [sp, #24]
  40bbf0:	str	w1, [sp, #20]
  40bbf4:	ldr	w0, [sp, #20]
  40bbf8:	cmp	w0, #0x0
  40bbfc:	b.gt	40bc10 <ferror@plt+0x9370>
  40bc00:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bc04:	add	x0, x0, #0xdf8
  40bc08:	bl	402600 <puts@plt>
  40bc0c:	b	40bc88 <ferror@plt+0x93e8>
  40bc10:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bc14:	add	x0, x0, #0xbe0
  40bc18:	mov	w1, #0xfffffffc            	// #-4
  40bc1c:	strb	w1, [x0, #3]
  40bc20:	ldr	x0, [sp, #24]
  40bc24:	ldrb	w1, [x0]
  40bc28:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bc2c:	add	x0, x0, #0xbe0
  40bc30:	strb	w1, [x0, #4]
  40bc34:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40bc38:	add	x0, x0, #0x240
  40bc3c:	bl	407e38 <ferror@plt+0x5598>
  40bc40:	cmp	w0, #0x7
  40bc44:	b.le	40bc78 <ferror@plt+0x93d8>
  40bc48:	mov	w2, #0x7                   	// #7
  40bc4c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bc50:	add	x1, x0, #0xbe0
  40bc54:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40bc58:	add	x0, x0, #0x240
  40bc5c:	bl	408314 <ferror@plt+0x5a74>
  40bc60:	mov	w2, #0x5                   	// #5
  40bc64:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bc68:	add	x1, x0, #0xbe2
  40bc6c:	mov	w0, #0x3e                  	// #62
  40bc70:	bl	410298 <ferror@plt+0xd9f8>
  40bc74:	b	40bc84 <ferror@plt+0x93e4>
  40bc78:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bc7c:	add	x0, x0, #0xe10
  40bc80:	bl	402600 <puts@plt>
  40bc84:	nop
  40bc88:	ldp	x29, x30, [sp], #32
  40bc8c:	ret
  40bc90:	stp	x29, x30, [sp, #-32]!
  40bc94:	mov	x29, sp
  40bc98:	str	x0, [sp, #24]
  40bc9c:	str	w1, [sp, #20]
  40bca0:	ldr	w0, [sp, #20]
  40bca4:	cmp	w0, #0x0
  40bca8:	b.gt	40bcbc <ferror@plt+0x941c>
  40bcac:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bcb0:	add	x0, x0, #0xe38
  40bcb4:	bl	402600 <puts@plt>
  40bcb8:	b	40bcc0 <ferror@plt+0x9420>
  40bcbc:	nop
  40bcc0:	ldp	x29, x30, [sp], #32
  40bcc4:	ret
  40bcc8:	stp	x29, x30, [sp, #-32]!
  40bccc:	mov	x29, sp
  40bcd0:	str	x0, [sp, #24]
  40bcd4:	str	w1, [sp, #20]
  40bcd8:	str	w2, [sp, #16]
  40bcdc:	ldr	w0, [sp, #20]
  40bce0:	cmp	w0, #0x1
  40bce4:	b.ne	40bde4 <ferror@plt+0x9544>  // b.any
  40bce8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bcec:	add	x0, x0, #0x7dc
  40bcf0:	ldr	w1, [x0]
  40bcf4:	mov	w0, #0x1b                  	// #27
  40bcf8:	and	w0, w1, w0
  40bcfc:	ldr	x1, [sp, #24]
  40bd00:	ldrb	w1, [x1]
  40bd04:	cmp	w0, w1
  40bd08:	b.eq	40bdec <ferror@plt+0x954c>  // b.none
  40bd0c:	ldr	x0, [sp, #24]
  40bd10:	ldrb	w0, [x0]
  40bd14:	and	w0, w0, #0x4
  40bd18:	cmp	w0, #0x0
  40bd1c:	b.ne	40bdf4 <ferror@plt+0x9554>  // b.any
  40bd20:	ldr	x0, [sp, #24]
  40bd24:	ldrb	w0, [x0]
  40bd28:	mov	w1, w0
  40bd2c:	mov	w0, #0x1b                  	// #27
  40bd30:	and	w1, w1, w0
  40bd34:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bd38:	add	x0, x0, #0x7dc
  40bd3c:	str	w1, [x0]
  40bd40:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bd44:	add	x0, x0, #0x7dc
  40bd48:	ldr	w0, [x0]
  40bd4c:	and	w1, w0, #0xff
  40bd50:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bd54:	add	x0, x0, #0xbe8
  40bd58:	strb	w1, [x0, #4]
  40bd5c:	ldr	w0, [sp, #16]
  40bd60:	cmp	w0, #0x0
  40bd64:	b.ne	40bd88 <ferror@plt+0x94e8>  // b.any
  40bd68:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bd6c:	add	x0, x0, #0xbe8
  40bd70:	ldrb	w0, [x0, #4]
  40bd74:	orr	w0, w0, #0x4
  40bd78:	and	w1, w0, #0xff
  40bd7c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bd80:	add	x0, x0, #0xbe8
  40bd84:	strb	w1, [x0, #4]
  40bd88:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40bd8c:	add	x0, x0, #0x240
  40bd90:	bl	407e38 <ferror@plt+0x5598>
  40bd94:	cmp	w0, #0x7
  40bd98:	b.le	40bdcc <ferror@plt+0x952c>
  40bd9c:	mov	w2, #0x7                   	// #7
  40bda0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bda4:	add	x1, x0, #0xbe8
  40bda8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40bdac:	add	x0, x0, #0x240
  40bdb0:	bl	408314 <ferror@plt+0x5a74>
  40bdb4:	mov	w2, #0x5                   	// #5
  40bdb8:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40bdbc:	add	x1, x0, #0xbea
  40bdc0:	mov	w0, #0x3e                  	// #62
  40bdc4:	bl	410298 <ferror@plt+0xd9f8>
  40bdc8:	b	40bdd8 <ferror@plt+0x9538>
  40bdcc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40bdd0:	add	x0, x0, #0xe50
  40bdd4:	bl	402600 <puts@plt>
  40bdd8:	mov	w0, #0x0                   	// #0
  40bddc:	bl	40f634 <ferror@plt+0xcd94>
  40bde0:	b	40bdf8 <ferror@plt+0x9558>
  40bde4:	nop
  40bde8:	b	40bdf8 <ferror@plt+0x9558>
  40bdec:	nop
  40bdf0:	b	40bdf8 <ferror@plt+0x9558>
  40bdf4:	nop
  40bdf8:	ldp	x29, x30, [sp], #32
  40bdfc:	ret
  40be00:	stp	x29, x30, [sp, #-32]!
  40be04:	mov	x29, sp
  40be08:	str	x19, [sp, #16]
  40be0c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40be10:	add	x0, x0, #0x678
  40be14:	mov	w1, #0x1                   	// #1
  40be18:	str	w1, [x0]
  40be1c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40be20:	add	x19, x0, #0x4b0
  40be24:	b	40be40 <ferror@plt+0x95a0>
  40be28:	strb	wzr, [x19]
  40be2c:	str	xzr, [x19, #8]
  40be30:	strb	wzr, [x19, #17]
  40be34:	ldrb	w0, [x19, #17]
  40be38:	strb	w0, [x19, #16]
  40be3c:	add	x19, x19, #0x18
  40be40:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40be44:	add	x0, x0, #0x678
  40be48:	cmp	x19, x0
  40be4c:	b.cc	40be28 <ferror@plt+0x9588>  // b.lo, b.ul, b.last
  40be50:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40be54:	add	x19, x0, #0x4c8
  40be58:	mov	w0, #0x1                   	// #1
  40be5c:	bl	408760 <ferror@plt+0x5ec0>
  40be60:	str	x0, [x19, #8]
  40be64:	ldr	x0, [x19, #8]
  40be68:	cmp	x0, #0x0
  40be6c:	b.eq	40be88 <ferror@plt+0x95e8>  // b.none
  40be70:	ldr	x0, [x19, #8]
  40be74:	ldrb	w0, [x0]
  40be78:	strb	w0, [x19]
  40be7c:	mov	w0, #0x2                   	// #2
  40be80:	strb	w0, [x19, #17]
  40be84:	b	40be94 <ferror@plt+0x95f4>
  40be88:	strb	wzr, [x19]
  40be8c:	mov	w0, #0x3                   	// #3
  40be90:	strb	w0, [x19, #17]
  40be94:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40be98:	add	x19, x0, #0x510
  40be9c:	mov	w0, #0x4                   	// #4
  40bea0:	bl	408760 <ferror@plt+0x5ec0>
  40bea4:	str	x0, [x19, #8]
  40bea8:	ldr	x0, [x19, #8]
  40beac:	cmp	x0, #0x0
  40beb0:	b.eq	40becc <ferror@plt+0x962c>  // b.none
  40beb4:	ldr	x0, [x19, #8]
  40beb8:	ldrb	w0, [x0]
  40bebc:	strb	w0, [x19]
  40bec0:	mov	w0, #0x2                   	// #2
  40bec4:	strb	w0, [x19, #17]
  40bec8:	b	40bed8 <ferror@plt+0x9638>
  40becc:	strb	wzr, [x19]
  40bed0:	mov	w0, #0x3                   	// #3
  40bed4:	strb	w0, [x19, #17]
  40bed8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bedc:	add	x19, x0, #0x528
  40bee0:	mov	w0, #0x5                   	// #5
  40bee4:	bl	408760 <ferror@plt+0x5ec0>
  40bee8:	str	x0, [x19, #8]
  40beec:	ldr	x0, [x19, #8]
  40bef0:	cmp	x0, #0x0
  40bef4:	b.eq	40bf10 <ferror@plt+0x9670>  // b.none
  40bef8:	ldr	x0, [x19, #8]
  40befc:	ldrb	w0, [x0]
  40bf00:	strb	w0, [x19]
  40bf04:	mov	w0, #0x2                   	// #2
  40bf08:	strb	w0, [x19, #17]
  40bf0c:	b	40bf1c <ferror@plt+0x967c>
  40bf10:	strb	wzr, [x19]
  40bf14:	mov	w0, #0x3                   	// #3
  40bf18:	strb	w0, [x19, #17]
  40bf1c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bf20:	add	x19, x0, #0x558
  40bf24:	mov	w0, #0x7                   	// #7
  40bf28:	bl	408760 <ferror@plt+0x5ec0>
  40bf2c:	str	x0, [x19, #8]
  40bf30:	ldr	x0, [x19, #8]
  40bf34:	cmp	x0, #0x0
  40bf38:	b.eq	40bf54 <ferror@plt+0x96b4>  // b.none
  40bf3c:	ldr	x0, [x19, #8]
  40bf40:	ldrb	w0, [x0]
  40bf44:	strb	w0, [x19]
  40bf48:	mov	w0, #0x62                  	// #98
  40bf4c:	strb	w0, [x19, #17]
  40bf50:	b	40bf60 <ferror@plt+0x96c0>
  40bf54:	strb	wzr, [x19]
  40bf58:	mov	w0, #0x3                   	// #3
  40bf5c:	strb	w0, [x19, #17]
  40bf60:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bf64:	add	x19, x0, #0x570
  40bf68:	mov	w0, #0x8                   	// #8
  40bf6c:	bl	408760 <ferror@plt+0x5ec0>
  40bf70:	str	x0, [x19, #8]
  40bf74:	ldr	x0, [x19, #8]
  40bf78:	cmp	x0, #0x0
  40bf7c:	b.eq	40bf98 <ferror@plt+0x96f8>  // b.none
  40bf80:	ldr	x0, [x19, #8]
  40bf84:	ldrb	w0, [x0]
  40bf88:	strb	w0, [x19]
  40bf8c:	mov	w0, #0x2                   	// #2
  40bf90:	strb	w0, [x19, #17]
  40bf94:	b	40bfa4 <ferror@plt+0x9704>
  40bf98:	strb	wzr, [x19]
  40bf9c:	mov	w0, #0x3                   	// #3
  40bfa0:	strb	w0, [x19, #17]
  40bfa4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bfa8:	add	x19, x0, #0x588
  40bfac:	mov	w0, #0x9                   	// #9
  40bfb0:	bl	408760 <ferror@plt+0x5ec0>
  40bfb4:	str	x0, [x19, #8]
  40bfb8:	ldr	x0, [x19, #8]
  40bfbc:	cmp	x0, #0x0
  40bfc0:	b.eq	40bfdc <ferror@plt+0x973c>  // b.none
  40bfc4:	ldr	x0, [x19, #8]
  40bfc8:	ldrb	w0, [x0]
  40bfcc:	strb	w0, [x19]
  40bfd0:	mov	w0, #0x42                  	// #66
  40bfd4:	strb	w0, [x19, #17]
  40bfd8:	b	40bfe8 <ferror@plt+0x9748>
  40bfdc:	strb	wzr, [x19]
  40bfe0:	mov	w0, #0x3                   	// #3
  40bfe4:	strb	w0, [x19, #17]
  40bfe8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40bfec:	add	x19, x0, #0x5a0
  40bff0:	mov	w0, #0xa                   	// #10
  40bff4:	bl	408760 <ferror@plt+0x5ec0>
  40bff8:	str	x0, [x19, #8]
  40bffc:	ldr	x0, [x19, #8]
  40c000:	cmp	x0, #0x0
  40c004:	b.eq	40c020 <ferror@plt+0x9780>  // b.none
  40c008:	ldr	x0, [x19, #8]
  40c00c:	ldrb	w0, [x0]
  40c010:	strb	w0, [x19]
  40c014:	mov	w0, #0x2                   	// #2
  40c018:	strb	w0, [x19, #17]
  40c01c:	b	40c02c <ferror@plt+0x978c>
  40c020:	strb	wzr, [x19]
  40c024:	mov	w0, #0x3                   	// #3
  40c028:	strb	w0, [x19, #17]
  40c02c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c030:	add	x19, x0, #0x5b8
  40c034:	mov	w0, #0xb                   	// #11
  40c038:	bl	408760 <ferror@plt+0x5ec0>
  40c03c:	str	x0, [x19, #8]
  40c040:	ldr	x0, [x19, #8]
  40c044:	cmp	x0, #0x0
  40c048:	b.eq	40c064 <ferror@plt+0x97c4>  // b.none
  40c04c:	ldr	x0, [x19, #8]
  40c050:	ldrb	w0, [x0]
  40c054:	strb	w0, [x19]
  40c058:	mov	w0, #0x2                   	// #2
  40c05c:	strb	w0, [x19, #17]
  40c060:	b	40c070 <ferror@plt+0x97d0>
  40c064:	strb	wzr, [x19]
  40c068:	mov	w0, #0x3                   	// #3
  40c06c:	strb	w0, [x19, #17]
  40c070:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c074:	add	x19, x0, #0x5d0
  40c078:	mov	w0, #0xc                   	// #12
  40c07c:	bl	408760 <ferror@plt+0x5ec0>
  40c080:	str	x0, [x19, #8]
  40c084:	ldr	x0, [x19, #8]
  40c088:	cmp	x0, #0x0
  40c08c:	b.eq	40c0a8 <ferror@plt+0x9808>  // b.none
  40c090:	ldr	x0, [x19, #8]
  40c094:	ldrb	w0, [x0]
  40c098:	strb	w0, [x19]
  40c09c:	mov	w0, #0x2                   	// #2
  40c0a0:	strb	w0, [x19, #17]
  40c0a4:	b	40c0b4 <ferror@plt+0x9814>
  40c0a8:	strb	wzr, [x19]
  40c0ac:	mov	w0, #0x3                   	// #3
  40c0b0:	strb	w0, [x19, #17]
  40c0b4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c0b8:	add	x19, x0, #0x5e8
  40c0bc:	mov	w0, #0xd                   	// #13
  40c0c0:	bl	408760 <ferror@plt+0x5ec0>
  40c0c4:	str	x0, [x19, #8]
  40c0c8:	ldr	x0, [x19, #8]
  40c0cc:	cmp	x0, #0x0
  40c0d0:	b.eq	40c0ec <ferror@plt+0x984c>  // b.none
  40c0d4:	ldr	x0, [x19, #8]
  40c0d8:	ldrb	w0, [x0]
  40c0dc:	strb	w0, [x19]
  40c0e0:	mov	w0, #0x2                   	// #2
  40c0e4:	strb	w0, [x19, #17]
  40c0e8:	b	40c0f8 <ferror@plt+0x9858>
  40c0ec:	strb	wzr, [x19]
  40c0f0:	mov	w0, #0x3                   	// #3
  40c0f4:	strb	w0, [x19, #17]
  40c0f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c0fc:	add	x19, x0, #0x600
  40c100:	mov	w0, #0xe                   	// #14
  40c104:	bl	408760 <ferror@plt+0x5ec0>
  40c108:	str	x0, [x19, #8]
  40c10c:	ldr	x0, [x19, #8]
  40c110:	cmp	x0, #0x0
  40c114:	b.eq	40c130 <ferror@plt+0x9890>  // b.none
  40c118:	ldr	x0, [x19, #8]
  40c11c:	ldrb	w0, [x0]
  40c120:	strb	w0, [x19]
  40c124:	mov	w0, #0x2                   	// #2
  40c128:	strb	w0, [x19, #17]
  40c12c:	b	40c13c <ferror@plt+0x989c>
  40c130:	strb	wzr, [x19]
  40c134:	mov	w0, #0x3                   	// #3
  40c138:	strb	w0, [x19, #17]
  40c13c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c140:	add	x19, x0, #0x618
  40c144:	mov	w0, #0xf                   	// #15
  40c148:	bl	408760 <ferror@plt+0x5ec0>
  40c14c:	str	x0, [x19, #8]
  40c150:	ldr	x0, [x19, #8]
  40c154:	cmp	x0, #0x0
  40c158:	b.eq	40c174 <ferror@plt+0x98d4>  // b.none
  40c15c:	ldr	x0, [x19, #8]
  40c160:	ldrb	w0, [x0]
  40c164:	strb	w0, [x19]
  40c168:	mov	w0, #0x2                   	// #2
  40c16c:	strb	w0, [x19, #17]
  40c170:	b	40c180 <ferror@plt+0x98e0>
  40c174:	strb	wzr, [x19]
  40c178:	mov	w0, #0x3                   	// #3
  40c17c:	strb	w0, [x19, #17]
  40c180:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c184:	add	x19, x0, #0x630
  40c188:	mov	w0, #0x10                  	// #16
  40c18c:	bl	408760 <ferror@plt+0x5ec0>
  40c190:	str	x0, [x19, #8]
  40c194:	ldr	x0, [x19, #8]
  40c198:	cmp	x0, #0x0
  40c19c:	b.eq	40c1b8 <ferror@plt+0x9918>  // b.none
  40c1a0:	ldr	x0, [x19, #8]
  40c1a4:	ldrb	w0, [x0]
  40c1a8:	strb	w0, [x19]
  40c1ac:	mov	w0, #0x2                   	// #2
  40c1b0:	strb	w0, [x19, #17]
  40c1b4:	b	40c1c4 <ferror@plt+0x9924>
  40c1b8:	strb	wzr, [x19]
  40c1bc:	mov	w0, #0x3                   	// #3
  40c1c0:	strb	w0, [x19, #17]
  40c1c4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c1c8:	add	x19, x0, #0x648
  40c1cc:	mov	w0, #0x11                  	// #17
  40c1d0:	bl	408760 <ferror@plt+0x5ec0>
  40c1d4:	str	x0, [x19, #8]
  40c1d8:	ldr	x0, [x19, #8]
  40c1dc:	cmp	x0, #0x0
  40c1e0:	b.eq	40c1fc <ferror@plt+0x995c>  // b.none
  40c1e4:	ldr	x0, [x19, #8]
  40c1e8:	ldrb	w0, [x0]
  40c1ec:	strb	w0, [x19]
  40c1f0:	mov	w0, #0x2                   	// #2
  40c1f4:	strb	w0, [x19, #17]
  40c1f8:	b	40c208 <ferror@plt+0x9968>
  40c1fc:	strb	wzr, [x19]
  40c200:	mov	w0, #0x3                   	// #3
  40c204:	strb	w0, [x19, #17]
  40c208:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c20c:	add	x19, x0, #0x660
  40c210:	mov	w0, #0x12                  	// #18
  40c214:	bl	408760 <ferror@plt+0x5ec0>
  40c218:	str	x0, [x19, #8]
  40c21c:	ldr	x0, [x19, #8]
  40c220:	cmp	x0, #0x0
  40c224:	b.eq	40c240 <ferror@plt+0x99a0>  // b.none
  40c228:	ldr	x0, [x19, #8]
  40c22c:	ldrb	w0, [x0]
  40c230:	strb	w0, [x19]
  40c234:	mov	w0, #0x2                   	// #2
  40c238:	strb	w0, [x19, #17]
  40c23c:	b	40c24c <ferror@plt+0x99ac>
  40c240:	strb	wzr, [x19]
  40c244:	mov	w0, #0x3                   	// #3
  40c248:	strb	w0, [x19, #17]
  40c24c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c250:	add	x19, x0, #0x4f8
  40c254:	mov	w0, #0x3                   	// #3
  40c258:	bl	408760 <ferror@plt+0x5ec0>
  40c25c:	str	x0, [x19, #8]
  40c260:	ldr	x0, [x19, #8]
  40c264:	cmp	x0, #0x0
  40c268:	b.eq	40c284 <ferror@plt+0x99e4>  // b.none
  40c26c:	ldr	x0, [x19, #8]
  40c270:	ldrb	w0, [x0]
  40c274:	strb	w0, [x19]
  40c278:	mov	w0, #0x62                  	// #98
  40c27c:	strb	w0, [x19, #17]
  40c280:	b	40c290 <ferror@plt+0x99f0>
  40c284:	strb	wzr, [x19]
  40c288:	mov	w0, #0x3                   	// #3
  40c28c:	strb	w0, [x19, #17]
  40c290:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c294:	add	x0, x0, #0xbf0
  40c298:	ldr	w0, [x0]
  40c29c:	cmp	w0, #0x1
  40c2a0:	b.ne	40c2ac <ferror@plt+0x9a0c>  // b.any
  40c2a4:	bl	40c470 <ferror@plt+0x9bd0>
  40c2a8:	b	40c2b4 <ferror@plt+0x9a14>
  40c2ac:	mov	w0, #0x1                   	// #1
  40c2b0:	bl	40c3cc <ferror@plt+0x9b2c>
  40c2b4:	nop
  40c2b8:	ldr	x19, [sp, #16]
  40c2bc:	ldp	x29, x30, [sp], #32
  40c2c0:	ret
  40c2c4:	stp	x29, x30, [sp, #-16]!
  40c2c8:	mov	x29, sp
  40c2cc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c2d0:	add	x0, x0, #0xbf0
  40c2d4:	ldr	w0, [x0]
  40c2d8:	cmp	w0, #0x0
  40c2dc:	b.eq	40c30c <ferror@plt+0x9a6c>  // b.none
  40c2e0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c2e4:	add	x0, x0, #0xbf0
  40c2e8:	ldr	w0, [x0]
  40c2ec:	cmp	w0, #0x1
  40c2f0:	b.ne	40c300 <ferror@plt+0x9a60>  // b.any
  40c2f4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40c2f8:	add	x0, x0, #0xe78
  40c2fc:	b	40c314 <ferror@plt+0x9a74>
  40c300:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40c304:	add	x0, x0, #0xe80
  40c308:	b	40c314 <ferror@plt+0x9a74>
  40c30c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40c310:	add	x0, x0, #0xe88
  40c314:	mov	x1, x0
  40c318:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40c31c:	add	x0, x0, #0xe98
  40c320:	bl	402800 <printf@plt>
  40c324:	nop
  40c328:	ldp	x29, x30, [sp], #16
  40c32c:	ret
  40c330:	stp	x29, x30, [sp, #-16]!
  40c334:	mov	x29, sp
  40c338:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c33c:	add	x0, x0, #0xbf0
  40c340:	mov	w1, #0x1                   	// #1
  40c344:	str	w1, [x0]
  40c348:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40c34c:	add	x0, x0, #0x530
  40c350:	ldrb	w0, [x0, #34]
  40c354:	and	w0, w0, #0x1
  40c358:	cmp	w0, #0x0
  40c35c:	b.eq	40c364 <ferror@plt+0x9ac4>  // b.none
  40c360:	bl	40c470 <ferror@plt+0x9bd0>
  40c364:	nop
  40c368:	ldp	x29, x30, [sp], #16
  40c36c:	ret
  40c370:	stp	x29, x30, [sp, #-32]!
  40c374:	mov	x29, sp
  40c378:	str	w0, [sp, #28]
  40c37c:	ldr	w0, [sp, #28]
  40c380:	cmp	w0, #0x0
  40c384:	b.eq	40c390 <ferror@plt+0x9af0>  // b.none
  40c388:	mov	w0, #0x0                   	// #0
  40c38c:	b	40c394 <ferror@plt+0x9af4>
  40c390:	mov	w0, #0x2                   	// #2
  40c394:	adrp	x1, 434000 <argp_failure@@Base+0x1b7b0>
  40c398:	add	x1, x1, #0xbf0
  40c39c:	str	w0, [x1]
  40c3a0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40c3a4:	add	x0, x0, #0x530
  40c3a8:	ldrb	w0, [x0, #34]
  40c3ac:	and	w0, w0, #0x1
  40c3b0:	cmp	w0, #0x0
  40c3b4:	b.eq	40c3c0 <ferror@plt+0x9b20>  // b.none
  40c3b8:	ldr	w0, [sp, #28]
  40c3bc:	bl	40c3cc <ferror@plt+0x9b2c>
  40c3c0:	nop
  40c3c4:	ldp	x29, x30, [sp], #32
  40c3c8:	ret
  40c3cc:	stp	x29, x30, [sp, #-32]!
  40c3d0:	mov	x29, sp
  40c3d4:	str	w0, [sp, #28]
  40c3d8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40c3dc:	add	x0, x0, #0x240
  40c3e0:	bl	407e38 <ferror@plt+0x5598>
  40c3e4:	cmp	w0, #0x9
  40c3e8:	b.le	40c458 <ferror@plt+0x9bb8>
  40c3ec:	ldr	w0, [sp, #28]
  40c3f0:	cmp	w0, #0x0
  40c3f4:	b.eq	40c428 <ferror@plt+0x9b88>  // b.none
  40c3f8:	mov	w2, #0x9                   	// #9
  40c3fc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c400:	add	x1, x0, #0xc08
  40c404:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40c408:	add	x0, x0, #0x240
  40c40c:	bl	408314 <ferror@plt+0x5a74>
  40c410:	mov	w2, #0x7                   	// #7
  40c414:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c418:	add	x1, x0, #0xc0a
  40c41c:	mov	w0, #0x3e                  	// #62
  40c420:	bl	410298 <ferror@plt+0xd9f8>
  40c424:	b	40c464 <ferror@plt+0x9bc4>
  40c428:	mov	w2, #0x9                   	// #9
  40c42c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c430:	add	x1, x0, #0xbf8
  40c434:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40c438:	add	x0, x0, #0x240
  40c43c:	bl	408314 <ferror@plt+0x5a74>
  40c440:	mov	w2, #0x7                   	// #7
  40c444:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40c448:	add	x1, x0, #0xbfa
  40c44c:	mov	w0, #0x3e                  	// #62
  40c450:	bl	410298 <ferror@plt+0xd9f8>
  40c454:	b	40c464 <ferror@plt+0x9bc4>
  40c458:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40c45c:	add	x0, x0, #0xec0
  40c460:	bl	402600 <puts@plt>
  40c464:	nop
  40c468:	ldp	x29, x30, [sp], #32
  40c46c:	ret
  40c470:	stp	x29, x30, [sp, #-32]!
  40c474:	mov	x29, sp
  40c478:	str	x19, [sp, #16]
  40c47c:	bl	4088e4 <ferror@plt+0x6044>
  40c480:	bl	40c7c0 <ferror@plt+0x9f20>
  40c484:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c488:	add	x19, x0, #0x4c8
  40c48c:	b	40c500 <ferror@plt+0x9c60>
  40c490:	ldrb	w0, [x19, #17]
  40c494:	cmp	w0, #0x0
  40c498:	b.eq	40c4fc <ferror@plt+0x9c5c>  // b.none
  40c49c:	ldrb	w0, [x19]
  40c4a0:	cmp	w0, #0x0
  40c4a4:	b.ne	40c4b0 <ferror@plt+0x9c10>  // b.any
  40c4a8:	strb	wzr, [x19, #16]
  40c4ac:	b	40c4b8 <ferror@plt+0x9c18>
  40c4b0:	ldrb	w0, [x19, #17]
  40c4b4:	strb	w0, [x19, #16]
  40c4b8:	ldr	x0, [x19, #8]
  40c4bc:	cmp	x0, #0x0
  40c4c0:	b.eq	40c4d0 <ferror@plt+0x9c30>  // b.none
  40c4c4:	ldr	x0, [x19, #8]
  40c4c8:	ldrb	w0, [x0]
  40c4cc:	strb	w0, [x19]
  40c4d0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c4d4:	add	x0, x0, #0x4b0
  40c4d8:	sub	x0, x19, x0
  40c4dc:	asr	x1, x0, #3
  40c4e0:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c4e4:	movk	x0, #0xaaab
  40c4e8:	mul	x0, x1, x0
  40c4ec:	and	w0, w0, #0xff
  40c4f0:	ldrb	w1, [x19, #16]
  40c4f4:	ldrb	w2, [x19]
  40c4f8:	bl	40c86c <ferror@plt+0x9fcc>
  40c4fc:	add	x19, x19, #0x18
  40c500:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c504:	add	x0, x0, #0x678
  40c508:	cmp	x19, x0
  40c50c:	b.cc	40c490 <ferror@plt+0x9bf0>  // b.lo, b.ul, b.last
  40c510:	bl	40c984 <ferror@plt+0xa0e4>
  40c514:	bl	40ca94 <ferror@plt+0xa1f4>
  40c518:	mov	w0, #0x1                   	// #1
  40c51c:	bl	40f634 <ferror@plt+0xcd94>
  40c520:	nop
  40c524:	ldr	x19, [sp, #16]
  40c528:	ldp	x29, x30, [sp], #32
  40c52c:	ret
  40c530:	stp	x29, x30, [sp, #-64]!
  40c534:	mov	x29, sp
  40c538:	stp	x19, x20, [sp, #16]
  40c53c:	stp	x21, x22, [sp, #32]
  40c540:	mov	x20, x0
  40c544:	str	w1, [sp, #60]
  40c548:	bl	40c7c0 <ferror@plt+0x9f20>
  40c54c:	b	40c6c8 <ferror@plt+0x9e28>
  40c550:	ldrb	w0, [x20]
  40c554:	mov	w22, w0
  40c558:	cmp	w22, #0x0
  40c55c:	b.eq	40c6a4 <ferror@plt+0x9e04>  // b.none
  40c560:	cmp	w22, #0x12
  40c564:	b.le	40c590 <ferror@plt+0x9cf0>
  40c568:	add	x0, x20, #0x1
  40c56c:	ldrb	w0, [x0]
  40c570:	and	w0, w0, #0x3
  40c574:	cmp	w0, #0x0
  40c578:	b.eq	40c6ac <ferror@plt+0x9e0c>  // b.none
  40c57c:	and	w0, w22, #0xff
  40c580:	mov	w2, #0x0                   	// #0
  40c584:	mov	w1, #0x0                   	// #0
  40c588:	bl	40c86c <ferror@plt+0x9fcc>
  40c58c:	b	40c6ac <ferror@plt+0x9e0c>
  40c590:	sxtw	x1, w22
  40c594:	mov	x0, x1
  40c598:	lsl	x0, x0, #1
  40c59c:	add	x0, x0, x1
  40c5a0:	lsl	x0, x0, #3
  40c5a4:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c5a8:	add	x1, x1, #0x4b0
  40c5ac:	add	x19, x0, x1
  40c5b0:	add	x0, x20, #0x1
  40c5b4:	ldrb	w0, [x0]
  40c5b8:	mov	w1, w0
  40c5bc:	mov	w0, #0x83                  	// #131
  40c5c0:	and	w21, w1, w0
  40c5c4:	add	x0, x20, #0x2
  40c5c8:	ldrb	w1, [x0]
  40c5cc:	ldrb	w0, [x19]
  40c5d0:	cmp	w1, w0
  40c5d4:	b.ne	40c5ec <ferror@plt+0x9d4c>  // b.any
  40c5d8:	ldrb	w0, [x19, #16]
  40c5dc:	eor	w0, w21, w0
  40c5e0:	and	w0, w0, #0x3
  40c5e4:	cmp	w0, #0x0
  40c5e8:	b.eq	40c6b4 <ferror@plt+0x9e14>  // b.none
  40c5ec:	cmp	w21, #0x83
  40c5f0:	b.ne	40c60c <ferror@plt+0x9d6c>  // b.any
  40c5f4:	add	x0, x20, #0x1
  40c5f8:	ldrb	w1, [x0]
  40c5fc:	add	x0, x20, #0x1
  40c600:	and	w1, w1, #0x7f
  40c604:	and	w1, w1, #0xff
  40c608:	strb	w1, [x0]
  40c60c:	ldrb	w0, [x19, #16]
  40c610:	and	w0, w0, #0x3
  40c614:	orr	w0, w0, #0x80
  40c618:	cmp	w21, w0
  40c61c:	b.ne	40c638 <ferror@plt+0x9d98>  // b.any
  40c620:	ldrb	w0, [x20, #2]
  40c624:	strb	w0, [x19]
  40c628:	add	x0, x20, #0x1
  40c62c:	ldrb	w0, [x0]
  40c630:	strb	w0, [x19, #16]
  40c634:	b	40c6b8 <ferror@plt+0x9e18>
  40c638:	and	w21, w21, #0xffffff7f
  40c63c:	ldrb	w0, [x19, #17]
  40c640:	and	w0, w0, #0x3
  40c644:	cmp	w21, w0
  40c648:	b.gt	40c668 <ferror@plt+0x9dc8>
  40c64c:	add	x0, x20, #0x1
  40c650:	ldrb	w0, [x0]
  40c654:	orr	w0, w0, #0xffffff80
  40c658:	and	w0, w0, #0xff
  40c65c:	strb	w0, [x19, #16]
  40c660:	ldrb	w0, [x20, #2]
  40c664:	strb	w0, [x19]
  40c668:	cmp	w21, #0x3
  40c66c:	b.ne	40c690 <ferror@plt+0x9df0>  // b.any
  40c670:	ldrb	w0, [x19, #17]
  40c674:	and	w0, w0, #0x3
  40c678:	cmp	w0, #0x3
  40c67c:	b.eq	40c68c <ferror@plt+0x9dec>  // b.none
  40c680:	ldrb	w0, [x19, #17]
  40c684:	strb	w0, [x19, #16]
  40c688:	b	40c690 <ferror@plt+0x9df0>
  40c68c:	strb	wzr, [x19, #16]
  40c690:	and	w0, w22, #0xff
  40c694:	ldrb	w1, [x19, #16]
  40c698:	ldrb	w2, [x19]
  40c69c:	bl	40c86c <ferror@plt+0x9fcc>
  40c6a0:	b	40c6b8 <ferror@plt+0x9e18>
  40c6a4:	nop
  40c6a8:	b	40c6b8 <ferror@plt+0x9e18>
  40c6ac:	nop
  40c6b0:	b	40c6b8 <ferror@plt+0x9e18>
  40c6b4:	nop
  40c6b8:	ldr	w0, [sp, #60]
  40c6bc:	sub	w0, w0, #0x3
  40c6c0:	str	w0, [sp, #60]
  40c6c4:	add	x20, x20, #0x3
  40c6c8:	ldr	w0, [sp, #60]
  40c6cc:	cmp	w0, #0x2
  40c6d0:	b.gt	40c550 <ferror@plt+0x9cb0>
  40c6d4:	bl	40c984 <ferror@plt+0xa0e4>
  40c6d8:	bl	40ca94 <ferror@plt+0xa1f4>
  40c6dc:	cmp	w0, #0x0
  40c6e0:	b.eq	40c6ec <ferror@plt+0x9e4c>  // b.none
  40c6e4:	mov	w0, #0x1                   	// #1
  40c6e8:	bl	40f634 <ferror@plt+0xcd94>
  40c6ec:	nop
  40c6f0:	ldp	x19, x20, [sp, #16]
  40c6f4:	ldp	x21, x22, [sp, #32]
  40c6f8:	ldp	x29, x30, [sp], #64
  40c6fc:	ret
  40c700:	stp	x29, x30, [sp, #-32]!
  40c704:	mov	x29, sp
  40c708:	str	x19, [sp, #16]
  40c70c:	bl	40c7c0 <ferror@plt+0x9f20>
  40c710:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c714:	add	x19, x0, #0x4c8
  40c718:	b	40c794 <ferror@plt+0x9ef4>
  40c71c:	ldr	x0, [x19, #8]
  40c720:	cmp	x0, #0x0
  40c724:	b.eq	40c790 <ferror@plt+0x9ef0>  // b.none
  40c728:	ldrb	w1, [x19]
  40c72c:	ldr	x0, [x19, #8]
  40c730:	ldrb	w0, [x0]
  40c734:	cmp	w1, w0
  40c738:	b.eq	40c790 <ferror@plt+0x9ef0>  // b.none
  40c73c:	ldr	x0, [x19, #8]
  40c740:	ldrb	w0, [x0]
  40c744:	strb	w0, [x19]
  40c748:	ldrb	w0, [x19]
  40c74c:	cmp	w0, #0x0
  40c750:	b.ne	40c75c <ferror@plt+0x9ebc>  // b.any
  40c754:	strb	wzr, [x19, #16]
  40c758:	b	40c764 <ferror@plt+0x9ec4>
  40c75c:	ldrb	w0, [x19, #17]
  40c760:	strb	w0, [x19, #16]
  40c764:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c768:	add	x0, x0, #0x4b0
  40c76c:	sub	x0, x19, x0
  40c770:	asr	x1, x0, #3
  40c774:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c778:	movk	x0, #0xaaab
  40c77c:	mul	x0, x1, x0
  40c780:	and	w0, w0, #0xff
  40c784:	ldrb	w1, [x19, #16]
  40c788:	ldrb	w2, [x19]
  40c78c:	bl	40c86c <ferror@plt+0x9fcc>
  40c790:	add	x19, x19, #0x18
  40c794:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c798:	add	x0, x0, #0x678
  40c79c:	cmp	x19, x0
  40c7a0:	b.cc	40c71c <ferror@plt+0x9e7c>  // b.lo, b.ul, b.last
  40c7a4:	bl	40c984 <ferror@plt+0xa0e4>
  40c7a8:	mov	w0, #0x1                   	// #1
  40c7ac:	bl	40f634 <ferror@plt+0xcd94>
  40c7b0:	nop
  40c7b4:	ldr	x19, [sp, #16]
  40c7b8:	ldp	x29, x30, [sp], #32
  40c7bc:	ret
  40c7c0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c7c4:	add	x0, x0, #0x680
  40c7c8:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c7cc:	add	x1, x1, #0x2f0
  40c7d0:	str	x1, [x0]
  40c7d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c7d8:	add	x0, x0, #0x680
  40c7dc:	ldr	x0, [x0]
  40c7e0:	add	x2, x0, #0x1
  40c7e4:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c7e8:	add	x1, x1, #0x680
  40c7ec:	str	x2, [x1]
  40c7f0:	mov	w1, #0xffffffff            	// #-1
  40c7f4:	strb	w1, [x0]
  40c7f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c7fc:	add	x0, x0, #0x680
  40c800:	ldr	x0, [x0]
  40c804:	add	x2, x0, #0x1
  40c808:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c80c:	add	x1, x1, #0x680
  40c810:	str	x2, [x1]
  40c814:	mov	w1, #0xfffffffa            	// #-6
  40c818:	strb	w1, [x0]
  40c81c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c820:	add	x0, x0, #0x680
  40c824:	ldr	x0, [x0]
  40c828:	add	x2, x0, #0x1
  40c82c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c830:	add	x1, x1, #0x680
  40c834:	str	x2, [x1]
  40c838:	mov	w1, #0x22                  	// #34
  40c83c:	strb	w1, [x0]
  40c840:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c844:	add	x0, x0, #0x680
  40c848:	ldr	x0, [x0]
  40c84c:	add	x2, x0, #0x1
  40c850:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c854:	add	x1, x1, #0x680
  40c858:	str	x2, [x1]
  40c85c:	mov	w1, #0x3                   	// #3
  40c860:	strb	w1, [x0]
  40c864:	nop
  40c868:	ret
  40c86c:	sub	sp, sp, #0x10
  40c870:	strb	w0, [sp, #15]
  40c874:	strb	w1, [sp, #14]
  40c878:	strb	w2, [sp, #13]
  40c87c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c880:	add	x0, x0, #0x680
  40c884:	ldr	x0, [x0]
  40c888:	add	x2, x0, #0x1
  40c88c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c890:	add	x1, x1, #0x680
  40c894:	str	x2, [x1]
  40c898:	ldrb	w1, [sp, #15]
  40c89c:	strb	w1, [x0]
  40c8a0:	ldrb	w0, [x0]
  40c8a4:	cmp	w0, #0xff
  40c8a8:	b.ne	40c8d0 <ferror@plt+0xa030>  // b.any
  40c8ac:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c8b0:	add	x0, x0, #0x680
  40c8b4:	ldr	x0, [x0]
  40c8b8:	add	x2, x0, #0x1
  40c8bc:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c8c0:	add	x1, x1, #0x680
  40c8c4:	str	x2, [x1]
  40c8c8:	mov	w1, #0xffffffff            	// #-1
  40c8cc:	strb	w1, [x0]
  40c8d0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c8d4:	add	x0, x0, #0x680
  40c8d8:	ldr	x0, [x0]
  40c8dc:	add	x2, x0, #0x1
  40c8e0:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c8e4:	add	x1, x1, #0x680
  40c8e8:	str	x2, [x1]
  40c8ec:	ldrb	w1, [sp, #14]
  40c8f0:	strb	w1, [x0]
  40c8f4:	ldrb	w0, [x0]
  40c8f8:	cmp	w0, #0xff
  40c8fc:	b.ne	40c924 <ferror@plt+0xa084>  // b.any
  40c900:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c904:	add	x0, x0, #0x680
  40c908:	ldr	x0, [x0]
  40c90c:	add	x2, x0, #0x1
  40c910:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c914:	add	x1, x1, #0x680
  40c918:	str	x2, [x1]
  40c91c:	mov	w1, #0xffffffff            	// #-1
  40c920:	strb	w1, [x0]
  40c924:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c928:	add	x0, x0, #0x680
  40c92c:	ldr	x0, [x0]
  40c930:	add	x2, x0, #0x1
  40c934:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c938:	add	x1, x1, #0x680
  40c93c:	str	x2, [x1]
  40c940:	ldrb	w1, [sp, #13]
  40c944:	strb	w1, [x0]
  40c948:	ldrb	w0, [x0]
  40c94c:	cmp	w0, #0xff
  40c950:	b.ne	40c978 <ferror@plt+0xa0d8>  // b.any
  40c954:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c958:	add	x0, x0, #0x680
  40c95c:	ldr	x0, [x0]
  40c960:	add	x2, x0, #0x1
  40c964:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c968:	add	x1, x1, #0x680
  40c96c:	str	x2, [x1]
  40c970:	mov	w1, #0xffffffff            	// #-1
  40c974:	strb	w1, [x0]
  40c978:	nop
  40c97c:	add	sp, sp, #0x10
  40c980:	ret
  40c984:	stp	x29, x30, [sp, #-32]!
  40c988:	mov	x29, sp
  40c98c:	str	x19, [sp, #16]
  40c990:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c994:	add	x0, x0, #0x680
  40c998:	ldr	x0, [x0]
  40c99c:	add	x2, x0, #0x1
  40c9a0:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c9a4:	add	x1, x1, #0x680
  40c9a8:	str	x2, [x1]
  40c9ac:	mov	w1, #0xffffffff            	// #-1
  40c9b0:	strb	w1, [x0]
  40c9b4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c9b8:	add	x0, x0, #0x680
  40c9bc:	ldr	x0, [x0]
  40c9c0:	add	x2, x0, #0x1
  40c9c4:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c9c8:	add	x1, x1, #0x680
  40c9cc:	str	x2, [x1]
  40c9d0:	mov	w1, #0xfffffff0            	// #-16
  40c9d4:	strb	w1, [x0]
  40c9d8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c9dc:	add	x0, x0, #0x680
  40c9e0:	ldr	x1, [x0]
  40c9e4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40c9e8:	add	x0, x0, #0x2f0
  40c9ec:	sub	x0, x1, x0
  40c9f0:	mov	w19, w0
  40c9f4:	cmp	w19, #0x6
  40c9f8:	b.le	40ca84 <ferror@plt+0xa1e4>
  40c9fc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ca00:	add	x0, x0, #0x240
  40ca04:	bl	407e38 <ferror@plt+0x5598>
  40ca08:	cmp	w19, w0
  40ca0c:	b.ge	40ca74 <ferror@plt+0xa1d4>  // b.tcont
  40ca10:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ca14:	add	x0, x0, #0x680
  40ca18:	ldr	x1, [x0]
  40ca1c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ca20:	add	x0, x0, #0x2f0
  40ca24:	sub	x0, x1, x0
  40ca28:	mov	w2, w0
  40ca2c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ca30:	add	x1, x0, #0x2f0
  40ca34:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ca38:	add	x0, x0, #0x240
  40ca3c:	bl	408314 <ferror@plt+0x5a74>
  40ca40:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ca44:	add	x0, x0, #0x680
  40ca48:	ldr	x1, [x0]
  40ca4c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ca50:	add	x0, x0, #0x2f0
  40ca54:	sub	x0, x1, x0
  40ca58:	sub	w0, w0, #0x2
  40ca5c:	mov	w2, w0
  40ca60:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ca64:	add	x1, x0, #0x2f2
  40ca68:	mov	w0, #0x3e                  	// #62
  40ca6c:	bl	410298 <ferror@plt+0xd9f8>
  40ca70:	b	40ca88 <ferror@plt+0xa1e8>
  40ca74:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ca78:	add	x0, x0, #0xee0
  40ca7c:	bl	402600 <puts@plt>
  40ca80:	b	40ca88 <ferror@plt+0xa1e8>
  40ca84:	nop
  40ca88:	ldr	x19, [sp, #16]
  40ca8c:	ldp	x29, x30, [sp], #32
  40ca90:	ret
  40ca94:	str	x19, [sp, #-32]!
  40ca98:	str	wzr, [sp, #28]
  40ca9c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40caa0:	add	x19, x0, #0x4c8
  40caa4:	b	40cb08 <ferror@plt+0xa268>
  40caa8:	ldrb	w0, [x19, #16]
  40caac:	sxtb	w0, w0
  40cab0:	cmp	w0, #0x0
  40cab4:	b.ge	40cb00 <ferror@plt+0xa260>  // b.tcont
  40cab8:	ldrb	w0, [x19, #16]
  40cabc:	and	w0, w0, #0x7f
  40cac0:	and	w0, w0, #0xff
  40cac4:	strb	w0, [x19, #16]
  40cac8:	ldr	x0, [x19, #8]
  40cacc:	cmp	x0, #0x0
  40cad0:	b.eq	40cb04 <ferror@plt+0xa264>  // b.none
  40cad4:	ldr	x0, [x19, #8]
  40cad8:	ldrb	w1, [x0]
  40cadc:	ldrb	w0, [x19]
  40cae0:	cmp	w1, w0
  40cae4:	b.eq	40cb04 <ferror@plt+0xa264>  // b.none
  40cae8:	ldr	x0, [x19, #8]
  40caec:	ldrb	w1, [x19]
  40caf0:	strb	w1, [x0]
  40caf4:	mov	w0, #0x1                   	// #1
  40caf8:	str	w0, [sp, #28]
  40cafc:	b	40cb04 <ferror@plt+0xa264>
  40cb00:	nop
  40cb04:	add	x19, x19, #0x18
  40cb08:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cb0c:	add	x0, x0, #0x678
  40cb10:	cmp	x19, x0
  40cb14:	b.cc	40caa8 <ferror@plt+0xa208>  // b.lo, b.ul, b.last
  40cb18:	ldr	w0, [sp, #28]
  40cb1c:	ldr	x19, [sp], #32
  40cb20:	ret
  40cb24:	stp	x29, x30, [sp, #-64]!
  40cb28:	mov	x29, sp
  40cb2c:	stp	x19, x20, [sp, #16]
  40cb30:	stp	x21, x22, [sp, #32]
  40cb34:	str	x23, [sp, #48]
  40cb38:	mov	x21, x0
  40cb3c:	mov	w23, w1
  40cb40:	mov	x22, #0x0                   	// #0
  40cb44:	mov	x20, #0x0                   	// #0
  40cb48:	ldrb	w0, [x21]
  40cb4c:	cmp	w0, #0x2
  40cb50:	b.eq	40cc38 <ferror@plt+0xa398>  // b.none
  40cb54:	cmp	w0, #0x2
  40cb58:	b.gt	40cc40 <ferror@plt+0xa3a0>
  40cb5c:	cmp	w0, #0x0
  40cb60:	b.eq	40cc38 <ferror@plt+0xa398>  // b.none
  40cb64:	cmp	w0, #0x1
  40cb68:	b.ne	40cc40 <ferror@plt+0xa3a0>  // b.any
  40cb6c:	bl	40cc5c <ferror@plt+0xa3bc>
  40cb70:	cmp	w23, #0x1
  40cb74:	b.ne	40cb84 <ferror@plt+0xa2e4>  // b.any
  40cb78:	mov	x0, #0x0                   	// #0
  40cb7c:	bl	40ce24 <ferror@plt+0xa584>
  40cb80:	b	40cc18 <ferror@plt+0xa378>
  40cb84:	mov	w19, #0x1                   	// #1
  40cb88:	b	40cc10 <ferror@plt+0xa370>
  40cb8c:	sxtw	x0, w19
  40cb90:	add	x0, x21, x0
  40cb94:	ldrb	w0, [x0]
  40cb98:	cmp	w0, #0x3
  40cb9c:	b.eq	40cbbc <ferror@plt+0xa31c>  // b.none
  40cba0:	cmp	w0, #0x3
  40cba4:	b.gt	40cbe8 <ferror@plt+0xa348>
  40cba8:	cmp	w0, #0x0
  40cbac:	b.eq	40cbbc <ferror@plt+0xa31c>  // b.none
  40cbb0:	cmp	w0, #0x2
  40cbb4:	b.eq	40cbe4 <ferror@plt+0xa344>  // b.none
  40cbb8:	b	40cbe8 <ferror@plt+0xa348>
  40cbbc:	cmp	x22, #0x0
  40cbc0:	b.eq	40cbd0 <ferror@plt+0xa330>  // b.none
  40cbc4:	strb	wzr, [x20]
  40cbc8:	mov	x0, x22
  40cbcc:	bl	40ce24 <ferror@plt+0xa584>
  40cbd0:	sxtw	x0, w19
  40cbd4:	add	x0, x0, #0x1
  40cbd8:	add	x20, x21, x0
  40cbdc:	mov	x22, x20
  40cbe0:	b	40cc0c <ferror@plt+0xa36c>
  40cbe4:	add	w19, w19, #0x1
  40cbe8:	cmp	x20, #0x0
  40cbec:	b.eq	40cc08 <ferror@plt+0xa368>  // b.none
  40cbf0:	sxtw	x0, w19
  40cbf4:	add	x1, x21, x0
  40cbf8:	mov	x0, x20
  40cbfc:	add	x20, x0, #0x1
  40cc00:	ldrb	w1, [x1]
  40cc04:	strb	w1, [x0]
  40cc08:	nop
  40cc0c:	add	w19, w19, #0x1
  40cc10:	cmp	w19, w23
  40cc14:	b.lt	40cb8c <ferror@plt+0xa2ec>  // b.tstop
  40cc18:	cmp	x22, #0x0
  40cc1c:	b.eq	40cc2c <ferror@plt+0xa38c>  // b.none
  40cc20:	strb	wzr, [x20]
  40cc24:	mov	x0, x22
  40cc28:	bl	40ce24 <ferror@plt+0xa584>
  40cc2c:	mov	w0, #0x1                   	// #1
  40cc30:	bl	40d248 <ferror@plt+0xa9a8>
  40cc34:	b	40cc44 <ferror@plt+0xa3a4>
  40cc38:	nop
  40cc3c:	b	40cc44 <ferror@plt+0xa3a4>
  40cc40:	nop
  40cc44:	nop
  40cc48:	ldp	x19, x20, [sp, #16]
  40cc4c:	ldp	x21, x22, [sp, #32]
  40cc50:	ldr	x23, [sp, #48]
  40cc54:	ldp	x29, x30, [sp], #64
  40cc58:	ret
  40cc5c:	stp	x29, x30, [sp, #-16]!
  40cc60:	mov	x29, sp
  40cc64:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cc68:	add	x0, x0, #0x690
  40cc6c:	ldr	x0, [x0]
  40cc70:	cmp	x0, #0x0
  40cc74:	b.eq	40cca0 <ferror@plt+0xa400>  // b.none
  40cc78:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cc7c:	add	x0, x0, #0x690
  40cc80:	ldr	x0, [x0]
  40cc84:	mov	x1, #0x100                 	// #256
  40cc88:	bl	402540 <realloc@plt>
  40cc8c:	mov	x1, x0
  40cc90:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cc94:	add	x0, x0, #0x690
  40cc98:	str	x1, [x0]
  40cc9c:	b	40ccb8 <ferror@plt+0xa418>
  40cca0:	mov	x0, #0x100                 	// #256
  40cca4:	bl	402450 <malloc@plt>
  40cca8:	mov	x1, x0
  40ccac:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ccb0:	add	x0, x0, #0x690
  40ccb4:	str	x1, [x0]
  40ccb8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ccbc:	add	x0, x0, #0x690
  40ccc0:	ldr	x0, [x0]
  40ccc4:	cmp	x0, #0x0
  40ccc8:	b.ne	40cd18 <ferror@plt+0xa478>  // b.any
  40cccc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ccd0:	add	x0, x0, #0xf00
  40ccd4:	bl	402600 <puts@plt>
  40ccd8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ccdc:	add	x0, x0, #0x800
  40cce0:	str	xzr, [x0]
  40cce4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cce8:	add	x0, x0, #0x800
  40ccec:	ldr	x1, [x0]
  40ccf0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ccf4:	add	x0, x0, #0x2d8
  40ccf8:	str	x1, [x0]
  40ccfc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd00:	add	x0, x0, #0x2d8
  40cd04:	ldr	x1, [x0]
  40cd08:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd0c:	add	x0, x0, #0x690
  40cd10:	str	x1, [x0]
  40cd14:	b	40cdd8 <ferror@plt+0xa538>
  40cd18:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd1c:	add	x0, x0, #0x690
  40cd20:	ldr	x1, [x0]
  40cd24:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd28:	add	x0, x0, #0x2d8
  40cd2c:	str	x1, [x0]
  40cd30:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd34:	add	x0, x0, #0x690
  40cd38:	ldr	x0, [x0]
  40cd3c:	add	x1, x0, #0x100
  40cd40:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd44:	add	x0, x0, #0x800
  40cd48:	str	x1, [x0]
  40cd4c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd50:	add	x0, x0, #0x2d8
  40cd54:	ldr	x0, [x0]
  40cd58:	add	x2, x0, #0x1
  40cd5c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd60:	add	x1, x1, #0x2d8
  40cd64:	str	x2, [x1]
  40cd68:	mov	w1, #0xffffffff            	// #-1
  40cd6c:	strb	w1, [x0]
  40cd70:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd74:	add	x0, x0, #0x2d8
  40cd78:	ldr	x0, [x0]
  40cd7c:	add	x2, x0, #0x1
  40cd80:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd84:	add	x1, x1, #0x2d8
  40cd88:	str	x2, [x1]
  40cd8c:	mov	w1, #0xfffffffa            	// #-6
  40cd90:	strb	w1, [x0]
  40cd94:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cd98:	add	x0, x0, #0x2d8
  40cd9c:	ldr	x0, [x0]
  40cda0:	add	x2, x0, #0x1
  40cda4:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cda8:	add	x1, x1, #0x2d8
  40cdac:	str	x2, [x1]
  40cdb0:	mov	w1, #0x27                  	// #39
  40cdb4:	strb	w1, [x0]
  40cdb8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cdbc:	add	x0, x0, #0x2d8
  40cdc0:	ldr	x0, [x0]
  40cdc4:	add	x2, x0, #0x1
  40cdc8:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cdcc:	add	x1, x1, #0x2d8
  40cdd0:	str	x2, [x1]
  40cdd4:	strb	wzr, [x0]
  40cdd8:	ldp	x29, x30, [sp], #16
  40cddc:	ret
  40cde0:	stp	x29, x30, [sp, #-16]!
  40cde4:	mov	x29, sp
  40cde8:	bl	40cc5c <ferror@plt+0xa3bc>
  40cdec:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cdf0:	add	x0, x0, #0x2d8
  40cdf4:	ldr	x0, [x0]
  40cdf8:	cmp	x0, #0x0
  40cdfc:	b.eq	40ce18 <ferror@plt+0xa578>  // b.none
  40ce00:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ce04:	add	x0, x0, #0x2d8
  40ce08:	ldr	x0, [x0]
  40ce0c:	sub	x0, x0, #0x1
  40ce10:	mov	w1, #0x2                   	// #2
  40ce14:	strb	w1, [x0]
  40ce18:	nop
  40ce1c:	ldp	x29, x30, [sp], #16
  40ce20:	ret
  40ce24:	stp	x29, x30, [sp, #-48]!
  40ce28:	mov	x29, sp
  40ce2c:	stp	x19, x20, [sp, #16]
  40ce30:	stp	x21, x22, [sp, #32]
  40ce34:	mov	x19, x0
  40ce38:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ce3c:	add	x0, x0, #0x690
  40ce40:	ldr	x0, [x0]
  40ce44:	cmp	x0, #0x0
  40ce48:	b.eq	40d17c <ferror@plt+0xa8dc>  // b.none
  40ce4c:	cmp	x19, #0x0
  40ce50:	b.eq	40ce60 <ferror@plt+0xa5c0>  // b.none
  40ce54:	ldrb	w0, [x19]
  40ce58:	cmp	w0, #0x0
  40ce5c:	b.ne	40cec4 <ferror@plt+0xa624>  // b.any
  40ce60:	mov	w1, #0x0                   	// #0
  40ce64:	mov	w0, #0x1                   	// #1
  40ce68:	bl	405b2c <ferror@plt+0x328c>
  40ce6c:	b	40ce78 <ferror@plt+0xa5d8>
  40ce70:	mov	x0, x19
  40ce74:	bl	40ce24 <ferror@plt+0xa584>
  40ce78:	mov	w1, #0x0                   	// #0
  40ce7c:	mov	w0, #0x0                   	// #0
  40ce80:	bl	405b2c <ferror@plt+0x328c>
  40ce84:	mov	x19, x0
  40ce88:	cmp	x19, #0x0
  40ce8c:	b.ne	40ce70 <ferror@plt+0xa5d0>  // b.any
  40ce90:	mov	w1, #0x1                   	// #1
  40ce94:	mov	w0, #0x1                   	// #1
  40ce98:	bl	405b2c <ferror@plt+0x328c>
  40ce9c:	b	40cea8 <ferror@plt+0xa608>
  40cea0:	mov	x0, x19
  40cea4:	bl	40ce24 <ferror@plt+0xa584>
  40cea8:	mov	w1, #0x1                   	// #1
  40ceac:	mov	w0, #0x0                   	// #0
  40ceb0:	bl	405b2c <ferror@plt+0x328c>
  40ceb4:	mov	x19, x0
  40ceb8:	cmp	x19, #0x0
  40cebc:	b.ne	40cea0 <ferror@plt+0xa600>  // b.any
  40cec0:	b	40d188 <ferror@plt+0xa8e8>
  40cec4:	mov	x0, x19
  40cec8:	bl	405bfc <ferror@plt+0x335c>
  40cecc:	mov	x20, x0
  40ced0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ced4:	add	x0, x0, #0x2d8
  40ced8:	ldr	x21, [x0]
  40cedc:	cmp	x20, #0x0
  40cee0:	b.eq	40cef4 <ferror@plt+0xa654>  // b.none
  40cee4:	mov	x0, x20
  40cee8:	bl	4022c0 <strlen@plt>
  40ceec:	mov	x22, x0
  40cef0:	b	40cef8 <ferror@plt+0xa658>
  40cef4:	mov	x22, #0x0                   	// #0
  40cef8:	mov	x0, x19
  40cefc:	bl	4022c0 <strlen@plt>
  40cf00:	add	x0, x22, x0
  40cf04:	add	x0, x0, #0x6
  40cf08:	add	x1, x21, x0
  40cf0c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf10:	add	x0, x0, #0x800
  40cf14:	ldr	x0, [x0]
  40cf18:	cmp	x1, x0
  40cf1c:	b.ls	40d040 <ferror@plt+0xa7a0>  // b.plast
  40cf20:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf24:	add	x0, x0, #0x800
  40cf28:	ldr	x0, [x0]
  40cf2c:	add	x1, x0, #0x100
  40cf30:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf34:	add	x0, x0, #0x800
  40cf38:	str	x1, [x0]
  40cf3c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf40:	add	x0, x0, #0x800
  40cf44:	ldr	x1, [x0]
  40cf48:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf4c:	add	x0, x0, #0x690
  40cf50:	ldr	x0, [x0]
  40cf54:	sub	x0, x1, x0
  40cf58:	mov	w21, w0
  40cf5c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf60:	add	x0, x0, #0x690
  40cf64:	ldr	x0, [x0]
  40cf68:	sxtw	x1, w21
  40cf6c:	bl	402540 <realloc@plt>
  40cf70:	mov	x1, x0
  40cf74:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf78:	add	x0, x0, #0x690
  40cf7c:	str	x1, [x0]
  40cf80:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cf84:	add	x0, x0, #0x690
  40cf88:	ldr	x0, [x0]
  40cf8c:	cmp	x0, #0x0
  40cf90:	b.ne	40cfe0 <ferror@plt+0xa740>  // b.any
  40cf94:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40cf98:	add	x0, x0, #0xf30
  40cf9c:	bl	402600 <puts@plt>
  40cfa0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cfa4:	add	x0, x0, #0x800
  40cfa8:	str	xzr, [x0]
  40cfac:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cfb0:	add	x0, x0, #0x800
  40cfb4:	ldr	x1, [x0]
  40cfb8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cfbc:	add	x0, x0, #0x2d8
  40cfc0:	str	x1, [x0]
  40cfc4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cfc8:	add	x0, x0, #0x2d8
  40cfcc:	ldr	x1, [x0]
  40cfd0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cfd4:	add	x0, x0, #0x690
  40cfd8:	str	x1, [x0]
  40cfdc:	b	40d188 <ferror@plt+0xa8e8>
  40cfe0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cfe4:	add	x0, x0, #0x690
  40cfe8:	ldr	x1, [x0]
  40cfec:	sxtw	x0, w21
  40cff0:	adrp	x2, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40cff4:	add	x2, x2, #0x800
  40cff8:	ldr	x3, [x2]
  40cffc:	adrp	x2, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d000:	add	x2, x2, #0x2d8
  40d004:	ldr	x2, [x2]
  40d008:	sub	x2, x3, x2
  40d00c:	sub	x0, x0, x2
  40d010:	add	x1, x1, x0
  40d014:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d018:	add	x0, x0, #0x2d8
  40d01c:	str	x1, [x0]
  40d020:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d024:	add	x0, x0, #0x690
  40d028:	ldr	x1, [x0]
  40d02c:	sxtw	x0, w21
  40d030:	add	x1, x1, x0
  40d034:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d038:	add	x0, x0, #0x800
  40d03c:	str	x1, [x0]
  40d040:	mov	x0, x19
  40d044:	bl	40d198 <ferror@plt+0xa8f8>
  40d048:	cmp	w0, #0x0
  40d04c:	b.eq	40d074 <ferror@plt+0xa7d4>  // b.none
  40d050:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d054:	add	x0, x0, #0x2d8
  40d058:	ldr	x0, [x0]
  40d05c:	add	x2, x0, #0x1
  40d060:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d064:	add	x1, x1, #0x2d8
  40d068:	str	x2, [x1]
  40d06c:	strb	wzr, [x0]
  40d070:	b	40d130 <ferror@plt+0xa890>
  40d074:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d078:	add	x0, x0, #0x2d8
  40d07c:	ldr	x0, [x0]
  40d080:	add	x2, x0, #0x1
  40d084:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d088:	add	x1, x1, #0x2d8
  40d08c:	str	x2, [x1]
  40d090:	mov	w1, #0x3                   	// #3
  40d094:	strb	w1, [x0]
  40d098:	b	40d130 <ferror@plt+0xa890>
  40d09c:	mov	w0, w21
  40d0a0:	cmp	w0, #0x3
  40d0a4:	b.gt	40d0b4 <ferror@plt+0xa814>
  40d0a8:	cmp	w0, #0x0
  40d0ac:	b.ge	40d0e4 <ferror@plt+0xa844>  // b.tcont
  40d0b0:	b	40d10c <ferror@plt+0xa86c>
  40d0b4:	cmp	w0, #0xff
  40d0b8:	b.ne	40d10c <ferror@plt+0xa86c>  // b.any
  40d0bc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d0c0:	add	x0, x0, #0x2d8
  40d0c4:	ldr	x0, [x0]
  40d0c8:	add	x2, x0, #0x1
  40d0cc:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d0d0:	add	x1, x1, #0x2d8
  40d0d4:	str	x2, [x1]
  40d0d8:	mov	w1, #0xffffffff            	// #-1
  40d0dc:	strb	w1, [x0]
  40d0e0:	b	40d10c <ferror@plt+0xa86c>
  40d0e4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d0e8:	add	x0, x0, #0x2d8
  40d0ec:	ldr	x0, [x0]
  40d0f0:	add	x2, x0, #0x1
  40d0f4:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d0f8:	add	x1, x1, #0x2d8
  40d0fc:	str	x2, [x1]
  40d100:	mov	w1, #0x2                   	// #2
  40d104:	strb	w1, [x0]
  40d108:	nop
  40d10c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d110:	add	x0, x0, #0x2d8
  40d114:	ldr	x0, [x0]
  40d118:	add	x2, x0, #0x1
  40d11c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d120:	add	x1, x1, #0x2d8
  40d124:	str	x2, [x1]
  40d128:	mov	w1, w21
  40d12c:	strb	w1, [x0]
  40d130:	mov	x0, x19
  40d134:	add	x19, x0, #0x1
  40d138:	ldrb	w21, [x0]
  40d13c:	cmp	w21, #0x0
  40d140:	b.ne	40d09c <ferror@plt+0xa7fc>  // b.any
  40d144:	mov	x19, x20
  40d148:	cmp	x19, #0x0
  40d14c:	b.eq	40d184 <ferror@plt+0xa8e4>  // b.none
  40d150:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d154:	add	x0, x0, #0x2d8
  40d158:	ldr	x0, [x0]
  40d15c:	add	x2, x0, #0x1
  40d160:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d164:	add	x1, x1, #0x2d8
  40d168:	str	x2, [x1]
  40d16c:	mov	w1, #0x1                   	// #1
  40d170:	strb	w1, [x0]
  40d174:	mov	x20, #0x0                   	// #0
  40d178:	b	40d130 <ferror@plt+0xa890>
  40d17c:	nop
  40d180:	b	40d188 <ferror@plt+0xa8e8>
  40d184:	nop
  40d188:	ldp	x19, x20, [sp, #16]
  40d18c:	ldp	x21, x22, [sp, #32]
  40d190:	ldp	x29, x30, [sp], #48
  40d194:	ret
  40d198:	stp	x29, x30, [sp, #-32]!
  40d19c:	mov	x29, sp
  40d1a0:	str	x0, [sp, #24]
  40d1a4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d1a8:	add	x1, x0, #0xf58
  40d1ac:	ldr	x0, [sp, #24]
  40d1b0:	bl	402610 <strcmp@plt>
  40d1b4:	cmp	w0, #0x0
  40d1b8:	b.eq	40d234 <ferror@plt+0xa994>  // b.none
  40d1bc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d1c0:	add	x1, x0, #0xd38
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	bl	402610 <strcmp@plt>
  40d1cc:	cmp	w0, #0x0
  40d1d0:	b.eq	40d234 <ferror@plt+0xa994>  // b.none
  40d1d4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d1d8:	add	x1, x0, #0xf60
  40d1dc:	ldr	x0, [sp, #24]
  40d1e0:	bl	402610 <strcmp@plt>
  40d1e4:	cmp	w0, #0x0
  40d1e8:	b.eq	40d234 <ferror@plt+0xa994>  // b.none
  40d1ec:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d1f0:	add	x1, x0, #0xf68
  40d1f4:	ldr	x0, [sp, #24]
  40d1f8:	bl	402610 <strcmp@plt>
  40d1fc:	cmp	w0, #0x0
  40d200:	b.eq	40d234 <ferror@plt+0xa994>  // b.none
  40d204:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d208:	add	x1, x0, #0xf78
  40d20c:	ldr	x0, [sp, #24]
  40d210:	bl	402610 <strcmp@plt>
  40d214:	cmp	w0, #0x0
  40d218:	b.eq	40d234 <ferror@plt+0xa994>  // b.none
  40d21c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d220:	add	x1, x0, #0xf80
  40d224:	ldr	x0, [sp, #24]
  40d228:	bl	402610 <strcmp@plt>
  40d22c:	cmp	w0, #0x0
  40d230:	b.ne	40d23c <ferror@plt+0xa99c>  // b.any
  40d234:	mov	w0, #0x1                   	// #1
  40d238:	b	40d240 <ferror@plt+0xa9a0>
  40d23c:	mov	w0, #0x0                   	// #0
  40d240:	ldp	x29, x30, [sp], #32
  40d244:	ret
  40d248:	stp	x29, x30, [sp, #-32]!
  40d24c:	mov	x29, sp
  40d250:	str	x19, [sp, #16]
  40d254:	mov	w2, w0
  40d258:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d25c:	add	x0, x0, #0x2d8
  40d260:	ldr	x1, [x0]
  40d264:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d268:	add	x0, x0, #0x690
  40d26c:	ldr	x0, [x0]
  40d270:	sub	x0, x1, x0
  40d274:	add	w0, w0, #0x2
  40d278:	mov	w19, w0
  40d27c:	cmp	w2, #0x0
  40d280:	b.ne	40d28c <ferror@plt+0xa9ec>  // b.any
  40d284:	cmp	w19, #0x6
  40d288:	b.le	40d33c <ferror@plt+0xaa9c>
  40d28c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d290:	add	x0, x0, #0x2d8
  40d294:	ldr	x0, [x0]
  40d298:	add	x2, x0, #0x1
  40d29c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d2a0:	add	x1, x1, #0x2d8
  40d2a4:	str	x2, [x1]
  40d2a8:	mov	w1, #0xffffffff            	// #-1
  40d2ac:	strb	w1, [x0]
  40d2b0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d2b4:	add	x0, x0, #0x2d8
  40d2b8:	ldr	x0, [x0]
  40d2bc:	add	x2, x0, #0x1
  40d2c0:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d2c4:	add	x1, x1, #0x2d8
  40d2c8:	str	x2, [x1]
  40d2cc:	mov	w1, #0xfffffff0            	// #-16
  40d2d0:	strb	w1, [x0]
  40d2d4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d2d8:	add	x0, x0, #0x240
  40d2dc:	bl	407e38 <ferror@plt+0x5598>
  40d2e0:	cmp	w19, w0
  40d2e4:	b.ge	40d330 <ferror@plt+0xaa90>  // b.tcont
  40d2e8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d2ec:	add	x0, x0, #0x690
  40d2f0:	ldr	x0, [x0]
  40d2f4:	mov	w2, w19
  40d2f8:	mov	x1, x0
  40d2fc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d300:	add	x0, x0, #0x240
  40d304:	bl	408314 <ferror@plt+0x5a74>
  40d308:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d30c:	add	x0, x0, #0x690
  40d310:	ldr	x0, [x0]
  40d314:	add	x0, x0, #0x2
  40d318:	sub	w1, w19, #0x2
  40d31c:	mov	w2, w1
  40d320:	mov	x1, x0
  40d324:	mov	w0, #0x3e                  	// #62
  40d328:	bl	410298 <ferror@plt+0xd9f8>
  40d32c:	b	40d33c <ferror@plt+0xaa9c>
  40d330:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d334:	add	x0, x0, #0xee0
  40d338:	bl	402600 <puts@plt>
  40d33c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d340:	add	x0, x0, #0x690
  40d344:	ldr	x0, [x0]
  40d348:	cmp	x0, #0x0
  40d34c:	b.eq	40d39c <ferror@plt+0xaafc>  // b.none
  40d350:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d354:	add	x0, x0, #0x690
  40d358:	ldr	x0, [x0]
  40d35c:	bl	402640 <free@plt>
  40d360:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d364:	add	x0, x0, #0x800
  40d368:	str	xzr, [x0]
  40d36c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d370:	add	x0, x0, #0x800
  40d374:	ldr	x1, [x0]
  40d378:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d37c:	add	x0, x0, #0x2d8
  40d380:	str	x1, [x0]
  40d384:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d388:	add	x0, x0, #0x2d8
  40d38c:	ldr	x1, [x0]
  40d390:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d394:	add	x0, x0, #0x690
  40d398:	str	x1, [x0]
  40d39c:	nop
  40d3a0:	ldr	x19, [sp, #16]
  40d3a4:	ldp	x29, x30, [sp], #32
  40d3a8:	ret
  40d3ac:	stp	x29, x30, [sp, #-64]!
  40d3b0:	mov	x29, sp
  40d3b4:	stp	x19, x20, [sp, #16]
  40d3b8:	str	x21, [sp, #32]
  40d3bc:	str	wzr, [sp, #56]
  40d3c0:	mov	w20, #0x0                   	// #0
  40d3c4:	str	wzr, [sp, #60]
  40d3c8:	b	40ddc8 <ferror@plt+0xb528>
  40d3cc:	cmp	w20, #0x0
  40d3d0:	b.ne	40d420 <ferror@plt+0xab80>  // b.any
  40d3d4:	ldr	w0, [sp, #60]
  40d3d8:	cmp	w0, #0x0
  40d3dc:	b.eq	40d3fc <ferror@plt+0xab5c>  // b.none
  40d3e0:	ldr	w1, [sp, #60]
  40d3e4:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40d3e8:	add	x0, x0, #0x280
  40d3ec:	bl	407cb8 <ferror@plt+0x5418>
  40d3f0:	mov	w0, #0x1                   	// #1
  40d3f4:	str	w0, [sp, #56]
  40d3f8:	str	wzr, [sp, #60]
  40d3fc:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40d400:	add	x0, x0, #0x280
  40d404:	ldr	x21, [x0]
  40d408:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40d40c:	add	x0, x0, #0x280
  40d410:	bl	408110 <ferror@plt+0x5870>
  40d414:	mov	w20, w0
  40d418:	cmp	w20, #0x0
  40d41c:	b.eq	40dde0 <ferror@plt+0xb540>  // b.none
  40d420:	mov	x0, x21
  40d424:	add	x21, x0, #0x1
  40d428:	ldrb	w0, [x0]
  40d42c:	mov	w19, w0
  40d430:	sub	w20, w20, #0x1
  40d434:	ldr	w0, [sp, #60]
  40d438:	add	w0, w0, #0x1
  40d43c:	str	w0, [sp, #60]
  40d440:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d444:	add	x0, x0, #0x168
  40d448:	ldr	w0, [x0]
  40d44c:	cmp	w0, #0x8
  40d450:	b.eq	40db98 <ferror@plt+0xb2f8>  // b.none
  40d454:	cmp	w0, #0x8
  40d458:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d45c:	cmp	w0, #0x7
  40d460:	b.eq	40db38 <ferror@plt+0xb298>  // b.none
  40d464:	cmp	w0, #0x7
  40d468:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d46c:	cmp	w0, #0x6
  40d470:	b.eq	40d4d0 <ferror@plt+0xac30>  // b.none
  40d474:	cmp	w0, #0x6
  40d478:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d47c:	cmp	w0, #0x5
  40d480:	b.eq	40daf4 <ferror@plt+0xb254>  // b.none
  40d484:	cmp	w0, #0x5
  40d488:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d48c:	cmp	w0, #0x4
  40d490:	b.eq	40da94 <ferror@plt+0xb1f4>  // b.none
  40d494:	cmp	w0, #0x4
  40d498:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d49c:	cmp	w0, #0x3
  40d4a0:	b.eq	40da68 <ferror@plt+0xb1c8>  // b.none
  40d4a4:	cmp	w0, #0x3
  40d4a8:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d4ac:	cmp	w0, #0x2
  40d4b0:	b.eq	40da3c <ferror@plt+0xb19c>  // b.none
  40d4b4:	cmp	w0, #0x2
  40d4b8:	b.gt	40ddc8 <ferror@plt+0xb528>
  40d4bc:	cmp	w0, #0x0
  40d4c0:	b.eq	40d56c <ferror@plt+0xaccc>  // b.none
  40d4c4:	cmp	w0, #0x1
  40d4c8:	b.eq	40d878 <ferror@plt+0xafd8>  // b.none
  40d4cc:	b	40ddc8 <ferror@plt+0xb528>
  40d4d0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d4d4:	add	x0, x0, #0x168
  40d4d8:	str	wzr, [x0]
  40d4dc:	cmp	w19, #0x0
  40d4e0:	b.ne	40d4e8 <ferror@plt+0xac48>  // b.any
  40d4e4:	b	40ddc8 <ferror@plt+0xb528>
  40d4e8:	cmp	w19, #0xa
  40d4ec:	b.ne	40d56c <ferror@plt+0xaccc>  // b.any
  40d4f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40d4f4:	add	x0, x0, #0x530
  40d4f8:	ldrb	w0, [x0, #1]
  40d4fc:	and	w0, w0, #0x8
  40d500:	cmp	w0, #0x0
  40d504:	b.ne	40d56c <ferror@plt+0xaccc>  // b.any
  40d508:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d50c:	add	x0, x0, #0x80c
  40d510:	ldr	w0, [x0]
  40d514:	cmp	w0, #0x0
  40d518:	b.ne	40d56c <ferror@plt+0xaccc>  // b.any
  40d51c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d520:	add	x0, x0, #0x2e0
  40d524:	ldr	w0, [x0]
  40d528:	cmp	w0, #0x0
  40d52c:	b.ne	40ddc8 <ferror@plt+0xb528>  // b.any
  40d530:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d534:	add	x0, x0, #0x2e4
  40d538:	ldr	w0, [x0]
  40d53c:	cmp	w0, #0x0
  40d540:	b.ne	40ddc8 <ferror@plt+0xb528>  // b.any
  40d544:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d548:	add	x0, x0, #0x820
  40d54c:	ldr	x0, [x0, #8]
  40d550:	and	w1, w19, #0xff
  40d554:	strb	w1, [x0]
  40d558:	mov	w1, #0x1                   	// #1
  40d55c:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d560:	add	x0, x0, #0x820
  40d564:	bl	407c14 <ferror@plt+0x5374>
  40d568:	b	40ddc8 <ferror@plt+0xb528>
  40d56c:	cmp	w19, #0xff
  40d570:	b.ne	40d588 <ferror@plt+0xace8>  // b.any
  40d574:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d578:	add	x0, x0, #0x168
  40d57c:	mov	w1, #0x1                   	// #1
  40d580:	str	w1, [x0]
  40d584:	b	40ddc8 <ferror@plt+0xb528>
  40d588:	cmp	w19, #0xd
  40d58c:	b.ne	40d820 <ferror@plt+0xaf80>  // b.any
  40d590:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40d594:	add	x0, x0, #0x530
  40d598:	ldrb	w0, [x0]
  40d59c:	and	w0, w0, #0x8
  40d5a0:	cmp	w0, #0x0
  40d5a4:	b.ne	40d820 <ferror@plt+0xaf80>  // b.any
  40d5a8:	cmp	w20, #0x0
  40d5ac:	b.le	40d758 <ferror@plt+0xaeb8>
  40d5b0:	ldrb	w0, [x21]
  40d5b4:	mov	w19, w0
  40d5b8:	cmp	w19, #0x0
  40d5bc:	b.ne	40d624 <ferror@plt+0xad84>  // b.any
  40d5c0:	add	x21, x21, #0x1
  40d5c4:	sub	w20, w20, #0x1
  40d5c8:	ldr	w0, [sp, #60]
  40d5cc:	add	w0, w0, #0x1
  40d5d0:	str	w0, [sp, #60]
  40d5d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d5d8:	add	x0, x0, #0x2e0
  40d5dc:	ldr	w0, [x0]
  40d5e0:	cmp	w0, #0x0
  40d5e4:	b.ne	40d870 <ferror@plt+0xafd0>  // b.any
  40d5e8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d5ec:	add	x0, x0, #0x2e4
  40d5f0:	ldr	w0, [x0]
  40d5f4:	cmp	w0, #0x0
  40d5f8:	b.ne	40d870 <ferror@plt+0xafd0>  // b.any
  40d5fc:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d600:	add	x0, x0, #0x820
  40d604:	ldr	x0, [x0, #8]
  40d608:	mov	w1, #0xd                   	// #13
  40d60c:	strb	w1, [x0]
  40d610:	mov	w1, #0x1                   	// #1
  40d614:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d618:	add	x0, x0, #0x820
  40d61c:	bl	407c14 <ferror@plt+0x5374>
  40d620:	b	40d870 <ferror@plt+0xafd0>
  40d624:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40d628:	add	x0, x0, #0x530
  40d62c:	ldrb	w0, [x0, #1]
  40d630:	and	w0, w0, #0x8
  40d634:	cmp	w0, #0x0
  40d638:	b.ne	40d6a8 <ferror@plt+0xae08>  // b.any
  40d63c:	cmp	w19, #0xa
  40d640:	b.ne	40d6a8 <ferror@plt+0xae08>  // b.any
  40d644:	add	x21, x21, #0x1
  40d648:	sub	w20, w20, #0x1
  40d64c:	ldr	w0, [sp, #60]
  40d650:	add	w0, w0, #0x1
  40d654:	str	w0, [sp, #60]
  40d658:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d65c:	add	x0, x0, #0x2e0
  40d660:	ldr	w0, [x0]
  40d664:	cmp	w0, #0x0
  40d668:	b.ne	40d818 <ferror@plt+0xaf78>  // b.any
  40d66c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d670:	add	x0, x0, #0x2e4
  40d674:	ldr	w0, [x0]
  40d678:	cmp	w0, #0x0
  40d67c:	b.ne	40d818 <ferror@plt+0xaf78>  // b.any
  40d680:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d684:	add	x0, x0, #0x820
  40d688:	ldr	x0, [x0, #8]
  40d68c:	mov	w1, #0xa                   	// #10
  40d690:	strb	w1, [x0]
  40d694:	mov	w1, #0x1                   	// #1
  40d698:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d69c:	add	x0, x0, #0x820
  40d6a0:	bl	407c14 <ferror@plt+0x5374>
  40d6a4:	b	40d818 <ferror@plt+0xaf78>
  40d6a8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d6ac:	add	x0, x0, #0x2e0
  40d6b0:	ldr	w0, [x0]
  40d6b4:	cmp	w0, #0x0
  40d6b8:	b.ne	40d6f4 <ferror@plt+0xae54>  // b.any
  40d6bc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d6c0:	add	x0, x0, #0x2e4
  40d6c4:	ldr	w0, [x0]
  40d6c8:	cmp	w0, #0x0
  40d6cc:	b.ne	40d6f4 <ferror@plt+0xae54>  // b.any
  40d6d0:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d6d4:	add	x0, x0, #0x820
  40d6d8:	ldr	x0, [x0, #8]
  40d6dc:	mov	w1, #0xd                   	// #13
  40d6e0:	strb	w1, [x0]
  40d6e4:	mov	w1, #0x1                   	// #1
  40d6e8:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d6ec:	add	x0, x0, #0x820
  40d6f0:	bl	407c14 <ferror@plt+0x5374>
  40d6f4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d6f8:	add	x0, x0, #0x80c
  40d6fc:	ldr	w0, [x0]
  40d700:	cmp	w0, #0x0
  40d704:	b.eq	40d870 <ferror@plt+0xafd0>  // b.none
  40d708:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d70c:	add	x0, x0, #0x2e0
  40d710:	ldr	w0, [x0]
  40d714:	cmp	w0, #0x0
  40d718:	b.ne	40d870 <ferror@plt+0xafd0>  // b.any
  40d71c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d720:	add	x0, x0, #0x2e4
  40d724:	ldr	w0, [x0]
  40d728:	cmp	w0, #0x0
  40d72c:	b.ne	40d870 <ferror@plt+0xafd0>  // b.any
  40d730:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d734:	add	x0, x0, #0x820
  40d738:	ldr	x0, [x0, #8]
  40d73c:	mov	w1, #0xa                   	// #10
  40d740:	strb	w1, [x0]
  40d744:	mov	w1, #0x1                   	// #1
  40d748:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d74c:	add	x0, x0, #0x820
  40d750:	bl	407c14 <ferror@plt+0x5374>
  40d754:	b	40d870 <ferror@plt+0xafd0>
  40d758:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d75c:	add	x0, x0, #0x168
  40d760:	mov	w1, #0x6                   	// #6
  40d764:	str	w1, [x0]
  40d768:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d76c:	add	x0, x0, #0x2e0
  40d770:	ldr	w0, [x0]
  40d774:	cmp	w0, #0x0
  40d778:	b.ne	40d7b4 <ferror@plt+0xaf14>  // b.any
  40d77c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d780:	add	x0, x0, #0x2e4
  40d784:	ldr	w0, [x0]
  40d788:	cmp	w0, #0x0
  40d78c:	b.ne	40d7b4 <ferror@plt+0xaf14>  // b.any
  40d790:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d794:	add	x0, x0, #0x820
  40d798:	ldr	x0, [x0, #8]
  40d79c:	mov	w1, #0xd                   	// #13
  40d7a0:	strb	w1, [x0]
  40d7a4:	mov	w1, #0x1                   	// #1
  40d7a8:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d7ac:	add	x0, x0, #0x820
  40d7b0:	bl	407c14 <ferror@plt+0x5374>
  40d7b4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d7b8:	add	x0, x0, #0x80c
  40d7bc:	ldr	w0, [x0]
  40d7c0:	cmp	w0, #0x0
  40d7c4:	b.eq	40d870 <ferror@plt+0xafd0>  // b.none
  40d7c8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d7cc:	add	x0, x0, #0x2e0
  40d7d0:	ldr	w0, [x0]
  40d7d4:	cmp	w0, #0x0
  40d7d8:	b.ne	40d870 <ferror@plt+0xafd0>  // b.any
  40d7dc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d7e0:	add	x0, x0, #0x2e4
  40d7e4:	ldr	w0, [x0]
  40d7e8:	cmp	w0, #0x0
  40d7ec:	b.ne	40d870 <ferror@plt+0xafd0>  // b.any
  40d7f0:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d7f4:	add	x0, x0, #0x820
  40d7f8:	ldr	x0, [x0, #8]
  40d7fc:	mov	w1, #0xa                   	// #10
  40d800:	strb	w1, [x0]
  40d804:	mov	w1, #0x1                   	// #1
  40d808:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d80c:	add	x0, x0, #0x820
  40d810:	bl	407c14 <ferror@plt+0x5374>
  40d814:	b	40d870 <ferror@plt+0xafd0>
  40d818:	nop
  40d81c:	b	40d870 <ferror@plt+0xafd0>
  40d820:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d824:	add	x0, x0, #0x2e0
  40d828:	ldr	w0, [x0]
  40d82c:	cmp	w0, #0x0
  40d830:	b.ne	40ddc8 <ferror@plt+0xb528>  // b.any
  40d834:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d838:	add	x0, x0, #0x2e4
  40d83c:	ldr	w0, [x0]
  40d840:	cmp	w0, #0x0
  40d844:	b.ne	40ddc8 <ferror@plt+0xb528>  // b.any
  40d848:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d84c:	add	x0, x0, #0x820
  40d850:	ldr	x0, [x0, #8]
  40d854:	and	w1, w19, #0xff
  40d858:	strb	w1, [x0]
  40d85c:	mov	w1, #0x1                   	// #1
  40d860:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d864:	add	x0, x0, #0x820
  40d868:	bl	407c14 <ferror@plt+0x5374>
  40d86c:	b	40ddc8 <ferror@plt+0xb528>
  40d870:	nop
  40d874:	b	40ddc8 <ferror@plt+0xb528>
  40d878:	cmp	w19, #0xff
  40d87c:	b.eq	40d9c0 <ferror@plt+0xb120>  // b.none
  40d880:	cmp	w19, #0xff
  40d884:	b.gt	40da10 <ferror@plt+0xb170>
  40d888:	cmp	w19, #0xfe
  40d88c:	b.eq	40d918 <ferror@plt+0xb078>  // b.none
  40d890:	cmp	w19, #0xfe
  40d894:	b.gt	40da10 <ferror@plt+0xb170>
  40d898:	cmp	w19, #0xfd
  40d89c:	b.eq	40d904 <ferror@plt+0xb064>  // b.none
  40d8a0:	cmp	w19, #0xfd
  40d8a4:	b.gt	40da10 <ferror@plt+0xb170>
  40d8a8:	cmp	w19, #0xfc
  40d8ac:	b.eq	40d8f0 <ferror@plt+0xb050>  // b.none
  40d8b0:	cmp	w19, #0xfc
  40d8b4:	b.gt	40da10 <ferror@plt+0xb170>
  40d8b8:	cmp	w19, #0xfb
  40d8bc:	b.eq	40d8dc <ferror@plt+0xb03c>  // b.none
  40d8c0:	cmp	w19, #0xfb
  40d8c4:	b.gt	40da10 <ferror@plt+0xb170>
  40d8c8:	cmp	w19, #0xf2
  40d8cc:	b.eq	40d92c <ferror@plt+0xb08c>  // b.none
  40d8d0:	cmp	w19, #0xfa
  40d8d4:	b.eq	40d998 <ferror@plt+0xb0f8>  // b.none
  40d8d8:	b	40da10 <ferror@plt+0xb170>
  40d8dc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d8e0:	add	x0, x0, #0x168
  40d8e4:	mov	w1, #0x2                   	// #2
  40d8e8:	str	w1, [x0]
  40d8ec:	b	40ddc8 <ferror@plt+0xb528>
  40d8f0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d8f4:	add	x0, x0, #0x168
  40d8f8:	mov	w1, #0x3                   	// #3
  40d8fc:	str	w1, [x0]
  40d900:	b	40ddc8 <ferror@plt+0xb528>
  40d904:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d908:	add	x0, x0, #0x168
  40d90c:	mov	w1, #0x4                   	// #4
  40d910:	str	w1, [x0]
  40d914:	b	40ddc8 <ferror@plt+0xb528>
  40d918:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d91c:	add	x0, x0, #0x168
  40d920:	mov	w1, #0x5                   	// #5
  40d924:	str	w1, [x0]
  40d928:	b	40ddc8 <ferror@plt+0xb528>
  40d92c:	mov	w2, #0xf2                  	// #242
  40d930:	mov	w1, #0xff                  	// #255
  40d934:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40d938:	add	x0, x0, #0xf88
  40d93c:	bl	40fab8 <ferror@plt+0xd218>
  40d940:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d944:	add	x0, x0, #0x2e0
  40d948:	mov	w1, #0x1                   	// #1
  40d94c:	str	w1, [x0]
  40d950:	mov	w0, #0x1                   	// #1
  40d954:	bl	40f380 <ferror@plt+0xcae0>
  40d958:	bl	4077a0 <ferror@plt+0x4f00>
  40d95c:	mov	w1, w0
  40d960:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d964:	add	x0, x0, #0x2e0
  40d968:	str	w1, [x0]
  40d96c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d970:	add	x0, x0, #0x7e0
  40d974:	ldr	w0, [x0]
  40d978:	add	w2, w0, #0x1
  40d97c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d980:	add	x1, x1, #0x7e0
  40d984:	str	w2, [x1]
  40d988:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d98c:	add	x1, x1, #0x7e0
  40d990:	str	w0, [x1, #16]
  40d994:	b	40da2c <ferror@plt+0xb18c>
  40d998:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d99c:	add	x0, x0, #0x158
  40d9a0:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d9a4:	add	x1, x1, #0x58
  40d9a8:	str	x1, [x0]
  40d9ac:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40d9b0:	add	x0, x0, #0x168
  40d9b4:	mov	w1, #0x7                   	// #7
  40d9b8:	str	w1, [x0]
  40d9bc:	b	40ddc8 <ferror@plt+0xb528>
  40d9c0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d9c4:	add	x0, x0, #0x2e0
  40d9c8:	ldr	w0, [x0]
  40d9cc:	cmp	w0, #0x0
  40d9d0:	b.ne	40da28 <ferror@plt+0xb188>  // b.any
  40d9d4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40d9d8:	add	x0, x0, #0x2e4
  40d9dc:	ldr	w0, [x0]
  40d9e0:	cmp	w0, #0x0
  40d9e4:	b.ne	40da28 <ferror@plt+0xb188>  // b.any
  40d9e8:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40d9ec:	add	x0, x0, #0x820
  40d9f0:	ldr	x0, [x0, #8]
  40d9f4:	mov	w1, #0xffffffff            	// #-1
  40d9f8:	strb	w1, [x0]
  40d9fc:	mov	w1, #0x1                   	// #1
  40da00:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40da04:	add	x0, x0, #0x820
  40da08:	bl	407c14 <ferror@plt+0x5374>
  40da0c:	b	40da28 <ferror@plt+0xb188>
  40da10:	mov	w2, w19
  40da14:	mov	w1, #0xff                  	// #255
  40da18:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40da1c:	add	x0, x0, #0xf88
  40da20:	bl	40fab8 <ferror@plt+0xd218>
  40da24:	b	40da2c <ferror@plt+0xb18c>
  40da28:	nop
  40da2c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40da30:	add	x0, x0, #0x168
  40da34:	str	wzr, [x0]
  40da38:	b	40ddc8 <ferror@plt+0xb528>
  40da3c:	mov	w2, w19
  40da40:	mov	w1, #0xfb                  	// #251
  40da44:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40da48:	add	x0, x0, #0xf88
  40da4c:	bl	40fab8 <ferror@plt+0xd218>
  40da50:	mov	w0, w19
  40da54:	bl	40a250 <ferror@plt+0x79b0>
  40da58:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40da5c:	add	x0, x0, #0x168
  40da60:	str	wzr, [x0]
  40da64:	b	40ddc8 <ferror@plt+0xb528>
  40da68:	mov	w2, w19
  40da6c:	mov	w1, #0xfc                  	// #252
  40da70:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40da74:	add	x0, x0, #0xf88
  40da78:	bl	40fab8 <ferror@plt+0xd218>
  40da7c:	mov	w0, w19
  40da80:	bl	40a4e4 <ferror@plt+0x7c44>
  40da84:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40da88:	add	x0, x0, #0x168
  40da8c:	str	wzr, [x0]
  40da90:	b	40ddc8 <ferror@plt+0xb528>
  40da94:	mov	w2, w19
  40da98:	mov	w1, #0xfd                  	// #253
  40da9c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40daa0:	add	x0, x0, #0xf88
  40daa4:	bl	40fab8 <ferror@plt+0xd218>
  40daa8:	mov	w0, w19
  40daac:	bl	40a790 <ferror@plt+0x7ef0>
  40dab0:	cmp	w19, #0x1f
  40dab4:	b.ne	40dac0 <ferror@plt+0xb220>  // b.any
  40dab8:	bl	40f090 <ferror@plt+0xc7f0>
  40dabc:	b	40dae4 <ferror@plt+0xb244>
  40dac0:	cmp	w19, #0x21
  40dac4:	b.ne	40dae4 <ferror@plt+0xb244>  // b.any
  40dac8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40dacc:	add	x0, x0, #0x2e8
  40dad0:	mov	w1, #0x1                   	// #1
  40dad4:	str	w1, [x0]
  40dad8:	bl	40f680 <ferror@plt+0xcde0>
  40dadc:	mov	w0, #0x0                   	// #0
  40dae0:	bl	40f634 <ferror@plt+0xcd94>
  40dae4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dae8:	add	x0, x0, #0x168
  40daec:	str	wzr, [x0]
  40daf0:	b	40ddc8 <ferror@plt+0xb528>
  40daf4:	mov	w2, w19
  40daf8:	mov	w1, #0xfe                  	// #254
  40dafc:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40db00:	add	x0, x0, #0xf88
  40db04:	bl	40fab8 <ferror@plt+0xd218>
  40db08:	mov	w0, w19
  40db0c:	bl	40ab28 <ferror@plt+0x8288>
  40db10:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40db14:	add	x0, x0, #0x2d0
  40db18:	mov	w1, #0x1                   	// #1
  40db1c:	str	w1, [x0]
  40db20:	mov	w0, #0x0                   	// #0
  40db24:	bl	40f634 <ferror@plt+0xcd94>
  40db28:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40db2c:	add	x0, x0, #0x168
  40db30:	str	wzr, [x0]
  40db34:	b	40ddc8 <ferror@plt+0xb528>
  40db38:	cmp	w19, #0xff
  40db3c:	b.ne	40db54 <ferror@plt+0xb2b4>  // b.any
  40db40:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40db44:	add	x0, x0, #0x168
  40db48:	mov	w1, #0x8                   	// #8
  40db4c:	str	w1, [x0]
  40db50:	b	40ddc8 <ferror@plt+0xb528>
  40db54:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40db58:	add	x0, x0, #0x158
  40db5c:	ldr	x1, [x0]
  40db60:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40db64:	add	x0, x0, #0x158
  40db68:	cmp	x1, x0
  40db6c:	b.cs	40ddc8 <ferror@plt+0xb528>  // b.hs, b.nlast
  40db70:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40db74:	add	x0, x0, #0x158
  40db78:	ldr	x0, [x0]
  40db7c:	add	x2, x0, #0x1
  40db80:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40db84:	add	x1, x1, #0x158
  40db88:	str	x2, [x1]
  40db8c:	and	w1, w19, #0xff
  40db90:	strb	w1, [x0]
  40db94:	b	40ddc8 <ferror@plt+0xb528>
  40db98:	cmp	w19, #0xf0
  40db9c:	b.eq	40dcf0 <ferror@plt+0xb450>  // b.none
  40dba0:	cmp	w19, #0xff
  40dba4:	b.eq	40dc9c <ferror@plt+0xb3fc>  // b.none
  40dba8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dbac:	add	x0, x0, #0x158
  40dbb0:	ldr	x1, [x0]
  40dbb4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dbb8:	add	x0, x0, #0x158
  40dbbc:	cmp	x1, x0
  40dbc0:	b.cs	40dbe8 <ferror@plt+0xb348>  // b.hs, b.nlast
  40dbc4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dbc8:	add	x0, x0, #0x158
  40dbcc:	ldr	x0, [x0]
  40dbd0:	add	x2, x0, #0x1
  40dbd4:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dbd8:	add	x1, x1, #0x158
  40dbdc:	str	x2, [x1]
  40dbe0:	mov	w1, #0xffffffff            	// #-1
  40dbe4:	strb	w1, [x0]
  40dbe8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dbec:	add	x0, x0, #0x158
  40dbf0:	ldr	x1, [x0]
  40dbf4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dbf8:	add	x0, x0, #0x158
  40dbfc:	cmp	x1, x0
  40dc00:	b.cs	40dc28 <ferror@plt+0xb388>  // b.hs, b.nlast
  40dc04:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc08:	add	x0, x0, #0x158
  40dc0c:	ldr	x0, [x0]
  40dc10:	add	x2, x0, #0x1
  40dc14:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc18:	add	x1, x1, #0x158
  40dc1c:	str	x2, [x1]
  40dc20:	and	w1, w19, #0xff
  40dc24:	strb	w1, [x0]
  40dc28:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc2c:	add	x0, x0, #0x158
  40dc30:	ldr	x0, [x0]
  40dc34:	sub	x1, x0, #0x2
  40dc38:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc3c:	add	x0, x0, #0x158
  40dc40:	str	x1, [x0]
  40dc44:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc48:	add	x0, x0, #0x158
  40dc4c:	ldr	x1, [x0]
  40dc50:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc54:	add	x0, x0, #0x160
  40dc58:	str	x1, [x0]
  40dc5c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc60:	add	x0, x0, #0x158
  40dc64:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc68:	add	x1, x1, #0x58
  40dc6c:	str	x1, [x0]
  40dc70:	mov	w2, w19
  40dc74:	mov	w1, #0xff                  	// #255
  40dc78:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40dc7c:	add	x0, x0, #0xf90
  40dc80:	bl	40fab8 <ferror@plt+0xd218>
  40dc84:	bl	40b268 <ferror@plt+0x89c8>
  40dc88:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dc8c:	add	x0, x0, #0x168
  40dc90:	mov	w1, #0x1                   	// #1
  40dc94:	str	w1, [x0]
  40dc98:	b	40d878 <ferror@plt+0xafd8>
  40dc9c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dca0:	add	x0, x0, #0x158
  40dca4:	ldr	x1, [x0]
  40dca8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dcac:	add	x0, x0, #0x158
  40dcb0:	cmp	x1, x0
  40dcb4:	b.cs	40dcdc <ferror@plt+0xb43c>  // b.hs, b.nlast
  40dcb8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dcbc:	add	x0, x0, #0x158
  40dcc0:	ldr	x0, [x0]
  40dcc4:	add	x2, x0, #0x1
  40dcc8:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dccc:	add	x1, x1, #0x158
  40dcd0:	str	x2, [x1]
  40dcd4:	and	w1, w19, #0xff
  40dcd8:	strb	w1, [x0]
  40dcdc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dce0:	add	x0, x0, #0x168
  40dce4:	mov	w1, #0x7                   	// #7
  40dce8:	str	w1, [x0]
  40dcec:	b	40ddc8 <ferror@plt+0xb528>
  40dcf0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dcf4:	add	x0, x0, #0x158
  40dcf8:	ldr	x1, [x0]
  40dcfc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd00:	add	x0, x0, #0x158
  40dd04:	cmp	x1, x0
  40dd08:	b.cs	40dd30 <ferror@plt+0xb490>  // b.hs, b.nlast
  40dd0c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd10:	add	x0, x0, #0x158
  40dd14:	ldr	x0, [x0]
  40dd18:	add	x2, x0, #0x1
  40dd1c:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd20:	add	x1, x1, #0x158
  40dd24:	str	x2, [x1]
  40dd28:	mov	w1, #0xffffffff            	// #-1
  40dd2c:	strb	w1, [x0]
  40dd30:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd34:	add	x0, x0, #0x158
  40dd38:	ldr	x1, [x0]
  40dd3c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd40:	add	x0, x0, #0x158
  40dd44:	cmp	x1, x0
  40dd48:	b.cs	40dd70 <ferror@plt+0xb4d0>  // b.hs, b.nlast
  40dd4c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd50:	add	x0, x0, #0x158
  40dd54:	ldr	x0, [x0]
  40dd58:	add	x2, x0, #0x1
  40dd5c:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd60:	add	x1, x1, #0x158
  40dd64:	str	x2, [x1]
  40dd68:	mov	w1, #0xfffffff0            	// #-16
  40dd6c:	strb	w1, [x0]
  40dd70:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd74:	add	x0, x0, #0x158
  40dd78:	ldr	x0, [x0]
  40dd7c:	sub	x1, x0, #0x2
  40dd80:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd84:	add	x0, x0, #0x158
  40dd88:	str	x1, [x0]
  40dd8c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd90:	add	x0, x0, #0x158
  40dd94:	ldr	x1, [x0]
  40dd98:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dd9c:	add	x0, x0, #0x160
  40dda0:	str	x1, [x0]
  40dda4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dda8:	add	x0, x0, #0x158
  40ddac:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ddb0:	add	x1, x1, #0x58
  40ddb4:	str	x1, [x0]
  40ddb8:	bl	40b268 <ferror@plt+0x89c8>
  40ddbc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ddc0:	add	x0, x0, #0x168
  40ddc4:	str	wzr, [x0]
  40ddc8:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40ddcc:	add	x0, x0, #0x820
  40ddd0:	bl	407e38 <ferror@plt+0x5598>
  40ddd4:	cmp	w0, #0x2
  40ddd8:	b.gt	40d3cc <ferror@plt+0xab2c>
  40dddc:	b	40dde4 <ferror@plt+0xb544>
  40dde0:	nop
  40dde4:	ldr	w0, [sp, #60]
  40dde8:	cmp	w0, #0x0
  40ddec:	b.eq	40de00 <ferror@plt+0xb560>  // b.none
  40ddf0:	ldr	w1, [sp, #60]
  40ddf4:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40ddf8:	add	x0, x0, #0x280
  40ddfc:	bl	407cb8 <ferror@plt+0x5418>
  40de00:	ldr	w0, [sp, #56]
  40de04:	cmp	w0, #0x0
  40de08:	b.ne	40de18 <ferror@plt+0xb578>  // b.any
  40de0c:	ldr	w0, [sp, #60]
  40de10:	cmp	w0, #0x0
  40de14:	b.eq	40de20 <ferror@plt+0xb580>  // b.none
  40de18:	mov	w0, #0x1                   	// #1
  40de1c:	b	40de24 <ferror@plt+0xb584>
  40de20:	mov	w0, #0x0                   	// #0
  40de24:	ldp	x19, x20, [sp, #16]
  40de28:	ldr	x21, [sp, #32]
  40de2c:	ldp	x29, x30, [sp], #64
  40de30:	ret
  40de34:	stp	x29, x30, [sp, #-16]!
  40de38:	mov	x29, sp
  40de3c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40de40:	add	x0, x0, #0x188
  40de44:	ldr	w0, [x0]
  40de48:	cmp	w0, #0x0
  40de4c:	b.eq	40de88 <ferror@plt+0xb5e8>  // b.none
  40de50:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40de54:	add	x0, x0, #0x188
  40de58:	str	wzr, [x0]
  40de5c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40de60:	add	x0, x0, #0xc14
  40de64:	mov	w1, #0x1                   	// #1
  40de68:	str	w1, [x0]
  40de6c:	mov	w2, #0x2                   	// #2
  40de70:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40de74:	add	x1, x0, #0xfb0
  40de78:	mov	w0, #0x0                   	// #0
  40de7c:	bl	406924 <ferror@plt+0x4084>
  40de80:	mov	w0, #0x1                   	// #1
  40de84:	b	40de8c <ferror@plt+0xb5ec>
  40de88:	mov	w0, #0x0                   	// #0
  40de8c:	ldp	x29, x30, [sp], #16
  40de90:	ret
  40de94:	stp	x29, x30, [sp, #-64]!
  40de98:	mov	x29, sp
  40de9c:	stp	x19, x20, [sp, #16]
  40dea0:	str	wzr, [sp, #52]
  40dea4:	str	wzr, [sp, #60]
  40dea8:	str	wzr, [sp, #56]
  40deac:	b	40e600 <ferror@plt+0xbd60>
  40deb0:	ldr	w0, [sp, #60]
  40deb4:	cmp	w0, #0x0
  40deb8:	b.ne	40df10 <ferror@plt+0xb670>  // b.any
  40debc:	ldr	w0, [sp, #56]
  40dec0:	cmp	w0, #0x0
  40dec4:	b.eq	40dee4 <ferror@plt+0xb644>  // b.none
  40dec8:	ldr	w1, [sp, #56]
  40decc:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40ded0:	add	x0, x0, #0x868
  40ded4:	bl	407cb8 <ferror@plt+0x5418>
  40ded8:	mov	w0, #0x1                   	// #1
  40dedc:	str	w0, [sp, #52]
  40dee0:	str	wzr, [sp, #56]
  40dee4:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40dee8:	add	x0, x0, #0x868
  40deec:	ldr	x0, [x0]
  40def0:	str	x0, [sp, #40]
  40def4:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40def8:	add	x0, x0, #0x868
  40defc:	bl	408110 <ferror@plt+0x5870>
  40df00:	str	w0, [sp, #60]
  40df04:	ldr	w0, [sp, #60]
  40df08:	cmp	w0, #0x0
  40df0c:	b.eq	40e618 <ferror@plt+0xbd78>  // b.none
  40df10:	ldr	x0, [sp, #40]
  40df14:	add	x1, x0, #0x1
  40df18:	str	x1, [sp, #40]
  40df1c:	ldrb	w0, [x0]
  40df20:	mov	w20, w0
  40df24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40df28:	add	x0, x0, #0x530
  40df2c:	ldrb	w0, [x0]
  40df30:	and	w0, w0, #0x2
  40df34:	cmp	w0, #0x0
  40df38:	b.ne	40df44 <ferror@plt+0xb6a4>  // b.any
  40df3c:	and	w0, w20, #0x7f
  40df40:	b	40df48 <ferror@plt+0xb6a8>
  40df44:	mov	w0, w20
  40df48:	mov	w19, w0
  40df4c:	ldr	w0, [sp, #60]
  40df50:	sub	w0, w0, #0x1
  40df54:	str	w0, [sp, #60]
  40df58:	ldr	w0, [sp, #56]
  40df5c:	add	w0, w0, #0x1
  40df60:	str	w0, [sp, #56]
  40df64:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40df68:	add	x0, x0, #0x68c
  40df6c:	ldrb	w0, [x0]
  40df70:	cmp	w0, #0x0
  40df74:	b.eq	40e12c <ferror@plt+0xb88c>  // b.none
  40df78:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40df7c:	add	x0, x0, #0xc14
  40df80:	ldr	w0, [x0]
  40df84:	cmp	w0, #0x0
  40df88:	b.eq	40dfc0 <ferror@plt+0xb720>  // b.none
  40df8c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40df90:	add	x0, x0, #0xc14
  40df94:	str	wzr, [x0]
  40df98:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40df9c:	add	x0, x0, #0x68c
  40dfa0:	ldrb	w0, [x0]
  40dfa4:	cmp	w19, w0
  40dfa8:	b.ne	40e108 <ferror@plt+0xb868>  // b.any
  40dfac:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dfb0:	add	x0, x0, #0x188
  40dfb4:	mov	w1, #0x1                   	// #1
  40dfb8:	str	w1, [x0]
  40dfbc:	b	40e600 <ferror@plt+0xbd60>
  40dfc0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dfc4:	add	x0, x0, #0x188
  40dfc8:	ldr	w0, [x0]
  40dfcc:	cmp	w0, #0x0
  40dfd0:	b.eq	40e108 <ferror@plt+0xb868>  // b.none
  40dfd4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40dfd8:	add	x0, x0, #0x188
  40dfdc:	str	wzr, [x0]
  40dfe0:	cmp	w19, #0x2e
  40dfe4:	b.eq	40dffc <ferror@plt+0xb75c>  // b.none
  40dfe8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40dfec:	add	x0, x0, #0x38
  40dff0:	ldrb	w0, [x0, #21]
  40dff4:	cmp	w20, w0
  40dff8:	b.ne	40e024 <ferror@plt+0xb784>  // b.any
  40dffc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e000:	add	x0, x0, #0xc14
  40e004:	mov	w1, #0x1                   	// #1
  40e008:	str	w1, [x0]
  40e00c:	mov	w2, #0x6                   	// #6
  40e010:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40e014:	add	x1, x0, #0xfb8
  40e018:	mov	w0, #0x0                   	// #0
  40e01c:	bl	406924 <ferror@plt+0x4084>
  40e020:	b	40e600 <ferror@plt+0xbd60>
  40e024:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e028:	add	x0, x0, #0x38
  40e02c:	ldrb	w0, [x0, #27]
  40e030:	cmp	w19, w0
  40e034:	b.ne	40e060 <ferror@plt+0xb7c0>  // b.any
  40e038:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e03c:	add	x0, x0, #0xc14
  40e040:	mov	w1, #0x1                   	// #1
  40e044:	str	w1, [x0]
  40e048:	mov	w2, #0x2                   	// #2
  40e04c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40e050:	add	x1, x0, #0xfb0
  40e054:	mov	w0, #0x0                   	// #0
  40e058:	bl	406924 <ferror@plt+0x4084>
  40e05c:	b	40e600 <ferror@plt+0xbd60>
  40e060:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e064:	add	x0, x0, #0x814
  40e068:	ldrb	w0, [x0]
  40e06c:	cmp	w19, w0
  40e070:	b.ne	40e0bc <ferror@plt+0xb81c>  // b.any
  40e074:	ldr	w2, [sp, #60]
  40e078:	ldr	x1, [sp, #40]
  40e07c:	mov	w0, #0x0                   	// #0
  40e080:	bl	406924 <ferror@plt+0x4084>
  40e084:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e088:	add	x0, x0, #0xc14
  40e08c:	mov	w1, #0x1                   	// #1
  40e090:	str	w1, [x0]
  40e094:	ldr	w1, [sp, #56]
  40e098:	ldr	w0, [sp, #60]
  40e09c:	add	w0, w1, w0
  40e0a0:	str	w0, [sp, #56]
  40e0a4:	str	wzr, [sp, #60]
  40e0a8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e0ac:	add	x0, x0, #0x2d0
  40e0b0:	mov	w1, #0x1                   	// #1
  40e0b4:	str	w1, [x0]
  40e0b8:	b	40e61c <ferror@plt+0xbd7c>
  40e0bc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e0c0:	add	x0, x0, #0x68c
  40e0c4:	ldrb	w0, [x0]
  40e0c8:	cmp	w19, w0
  40e0cc:	b.eq	40e108 <ferror@plt+0xb868>  // b.none
  40e0d0:	ldr	w0, [sp, #60]
  40e0d4:	add	w0, w0, #0x1
  40e0d8:	str	w0, [sp, #60]
  40e0dc:	ldr	x0, [sp, #40]
  40e0e0:	sub	x0, x0, #0x1
  40e0e4:	str	x0, [sp, #40]
  40e0e8:	ldr	w0, [sp, #56]
  40e0ec:	sub	w0, w0, #0x1
  40e0f0:	str	w0, [sp, #56]
  40e0f4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e0f8:	add	x0, x0, #0x68c
  40e0fc:	ldrb	w0, [x0]
  40e100:	mov	w19, w0
  40e104:	mov	w20, w19
  40e108:	cmp	w19, #0xa
  40e10c:	b.eq	40e118 <ferror@plt+0xb878>  // b.none
  40e110:	cmp	w19, #0xd
  40e114:	b.ne	40e218 <ferror@plt+0xb978>  // b.any
  40e118:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e11c:	add	x0, x0, #0xc14
  40e120:	mov	w1, #0x1                   	// #1
  40e124:	str	w1, [x0]
  40e128:	b	40e218 <ferror@plt+0xb978>
  40e12c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e130:	add	x0, x0, #0x814
  40e134:	ldrb	w0, [x0]
  40e138:	cmp	w19, w0
  40e13c:	b.ne	40e20c <ferror@plt+0xb96c>  // b.any
  40e140:	ldr	w0, [sp, #60]
  40e144:	cmp	w0, #0x0
  40e148:	b.eq	40e1c4 <ferror@plt+0xb924>  // b.none
  40e14c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e150:	add	x0, x0, #0x530
  40e154:	ldrb	w0, [x0]
  40e158:	and	w0, w0, #0x2
  40e15c:	cmp	w0, #0x0
  40e160:	b.ne	40e174 <ferror@plt+0xb8d4>  // b.any
  40e164:	ldr	x0, [sp, #40]
  40e168:	ldrb	w0, [x0]
  40e16c:	and	w0, w0, #0x7f
  40e170:	b	40e17c <ferror@plt+0xb8dc>
  40e174:	ldr	x0, [sp, #40]
  40e178:	ldrb	w0, [x0]
  40e17c:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e180:	add	x1, x1, #0x814
  40e184:	ldrb	w1, [x1]
  40e188:	cmp	w0, w1
  40e18c:	b.ne	40e1c4 <ferror@plt+0xb924>  // b.any
  40e190:	ldr	x0, [sp, #40]
  40e194:	add	x0, x0, #0x1
  40e198:	str	x0, [sp, #40]
  40e19c:	ldr	w0, [sp, #60]
  40e1a0:	sub	w0, w0, #0x1
  40e1a4:	str	w0, [sp, #60]
  40e1a8:	ldr	w0, [sp, #56]
  40e1ac:	add	w0, w0, #0x1
  40e1b0:	str	w0, [sp, #56]
  40e1b4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e1b8:	add	x0, x0, #0xc14
  40e1bc:	str	wzr, [x0]
  40e1c0:	b	40e218 <ferror@plt+0xb978>
  40e1c4:	ldr	w2, [sp, #60]
  40e1c8:	ldr	x1, [sp, #40]
  40e1cc:	mov	w0, #0x0                   	// #0
  40e1d0:	bl	406924 <ferror@plt+0x4084>
  40e1d4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e1d8:	add	x0, x0, #0xc14
  40e1dc:	mov	w1, #0x1                   	// #1
  40e1e0:	str	w1, [x0]
  40e1e4:	ldr	w1, [sp, #56]
  40e1e8:	ldr	w0, [sp, #60]
  40e1ec:	add	w0, w1, w0
  40e1f0:	str	w0, [sp, #56]
  40e1f4:	str	wzr, [sp, #60]
  40e1f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e1fc:	add	x0, x0, #0x2d0
  40e200:	mov	w1, #0x1                   	// #1
  40e204:	str	w1, [x0]
  40e208:	b	40e61c <ferror@plt+0xbd7c>
  40e20c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e210:	add	x0, x0, #0xc14
  40e214:	str	wzr, [x0]
  40e218:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e21c:	add	x0, x0, #0xbc8
  40e220:	ldr	w0, [x0]
  40e224:	cmp	w0, #0x0
  40e228:	b.eq	40e33c <ferror@plt+0xba9c>  // b.none
  40e22c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e230:	add	x0, x0, #0x2ec
  40e234:	ldr	w0, [x0]
  40e238:	and	w0, w0, #0x1
  40e23c:	cmp	w0, #0x0
  40e240:	b.eq	40e33c <ferror@plt+0xba9c>  // b.none
  40e244:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e248:	add	x0, x0, #0x698
  40e24c:	ldrb	w0, [x0]
  40e250:	cmp	w19, w0
  40e254:	b.ne	40e33c <ferror@plt+0xba9c>  // b.any
  40e258:	ldr	w0, [sp, #60]
  40e25c:	cmp	w0, #0x0
  40e260:	b.le	40e2d0 <ferror@plt+0xba30>
  40e264:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e268:	add	x0, x0, #0x530
  40e26c:	ldrb	w0, [x0]
  40e270:	and	w0, w0, #0x2
  40e274:	cmp	w0, #0x0
  40e278:	b.ne	40e28c <ferror@plt+0xb9ec>  // b.any
  40e27c:	ldr	x0, [sp, #40]
  40e280:	ldrb	w0, [x0]
  40e284:	and	w0, w0, #0x7f
  40e288:	b	40e294 <ferror@plt+0xb9f4>
  40e28c:	ldr	x0, [sp, #40]
  40e290:	ldrb	w0, [x0]
  40e294:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e298:	add	x1, x1, #0x698
  40e29c:	ldrb	w1, [x1]
  40e2a0:	cmp	w0, w1
  40e2a4:	b.ne	40e2d0 <ferror@plt+0xba30>  // b.any
  40e2a8:	ldr	w0, [sp, #60]
  40e2ac:	sub	w0, w0, #0x1
  40e2b0:	str	w0, [sp, #60]
  40e2b4:	ldr	x0, [sp, #40]
  40e2b8:	add	x0, x0, #0x1
  40e2bc:	str	x0, [sp, #40]
  40e2c0:	ldr	w0, [sp, #56]
  40e2c4:	add	w0, w0, #0x1
  40e2c8:	str	w0, [sp, #56]
  40e2cc:	b	40e33c <ferror@plt+0xba9c>
  40e2d0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e2d4:	add	x0, x0, #0x808
  40e2d8:	ldr	w0, [x0]
  40e2dc:	cmp	w0, #0x0
  40e2e0:	cset	w0, eq  // eq = none
  40e2e4:	and	w0, w0, #0xff
  40e2e8:	mov	w1, w0
  40e2ec:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e2f0:	add	x0, x0, #0x808
  40e2f4:	str	w1, [x0]
  40e2f8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e2fc:	add	x0, x0, #0x7e0
  40e300:	ldr	w0, [x0]
  40e304:	add	w2, w0, #0x1
  40e308:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e30c:	add	x1, x1, #0x7e0
  40e310:	str	w2, [x1]
  40e314:	adrp	x1, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e318:	add	x1, x1, #0x7e0
  40e31c:	str	w0, [x1, #4]
  40e320:	mov	w0, #0x0                   	// #0
  40e324:	bl	40f634 <ferror@plt+0xcd94>
  40e328:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e32c:	add	x0, x0, #0x2d0
  40e330:	mov	w1, #0x1                   	// #1
  40e334:	str	w1, [x0]
  40e338:	b	40e61c <ferror@plt+0xbd7c>
  40e33c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e340:	add	x0, x0, #0x2ec
  40e344:	ldr	w0, [x0]
  40e348:	and	w0, w0, #0x3
  40e34c:	cmp	w0, #0x0
  40e350:	b.eq	40e378 <ferror@plt+0xbad8>  // b.none
  40e354:	mov	w0, w19
  40e358:	bl	40852c <ferror@plt+0x5c8c>
  40e35c:	cmp	w0, #0x0
  40e360:	b.ne	40e378 <ferror@plt+0xbad8>  // b.any
  40e364:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e368:	add	x0, x0, #0xc14
  40e36c:	mov	w1, #0x1                   	// #1
  40e370:	str	w1, [x0]
  40e374:	b	40e61c <ferror@plt+0xbd7c>
  40e378:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e37c:	add	x0, x0, #0x530
  40e380:	ldrb	w0, [x0]
  40e384:	and	w0, w0, #0x2
  40e388:	cmp	w0, #0x0
  40e38c:	b.ne	40e588 <ferror@plt+0xbce8>  // b.any
  40e390:	cmp	w20, #0xff
  40e394:	b.eq	40e510 <ferror@plt+0xbc70>  // b.none
  40e398:	cmp	w20, #0xff
  40e39c:	b.gt	40e55c <ferror@plt+0xbcbc>
  40e3a0:	cmp	w20, #0xa
  40e3a4:	b.eq	40e3b4 <ferror@plt+0xbb14>  // b.none
  40e3a8:	cmp	w20, #0xd
  40e3ac:	b.eq	40e440 <ferror@plt+0xbba0>  // b.none
  40e3b0:	b	40e55c <ferror@plt+0xbcbc>
  40e3b4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e3b8:	add	x0, x0, #0x2ec
  40e3bc:	ldr	w0, [x0]
  40e3c0:	and	w0, w0, #0x3
  40e3c4:	cmp	w0, #0x0
  40e3c8:	b.eq	40e3f0 <ferror@plt+0xbb50>  // b.none
  40e3cc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e3d0:	add	x0, x0, #0x240
  40e3d4:	ldr	x0, [x0, #8]
  40e3d8:	mov	w1, #0xd                   	// #13
  40e3dc:	strb	w1, [x0]
  40e3e0:	mov	w1, #0x1                   	// #1
  40e3e4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e3e8:	add	x0, x0, #0x240
  40e3ec:	bl	407c14 <ferror@plt+0x5374>
  40e3f0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e3f4:	add	x0, x0, #0x240
  40e3f8:	ldr	x0, [x0, #8]
  40e3fc:	mov	w1, #0xa                   	// #10
  40e400:	strb	w1, [x0]
  40e404:	mov	w1, #0x1                   	// #1
  40e408:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e40c:	add	x0, x0, #0x240
  40e410:	bl	407c14 <ferror@plt+0x5374>
  40e414:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e418:	add	x0, x0, #0x2d0
  40e41c:	mov	w1, #0x1                   	// #1
  40e420:	str	w1, [x0]
  40e424:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e428:	add	x0, x0, #0x2d0
  40e42c:	ldr	w1, [x0]
  40e430:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e434:	add	x0, x0, #0xc14
  40e438:	str	w1, [x0]
  40e43c:	b	40e600 <ferror@plt+0xbd60>
  40e440:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e444:	add	x0, x0, #0x688
  40e448:	ldr	w0, [x0]
  40e44c:	cmp	w0, #0x0
  40e450:	b.ne	40e49c <ferror@plt+0xbbfc>  // b.any
  40e454:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e458:	add	x0, x0, #0x240
  40e45c:	ldr	x0, [x0, #8]
  40e460:	mov	w1, #0xd                   	// #13
  40e464:	strb	w1, [x0]
  40e468:	mov	w1, #0x1                   	// #1
  40e46c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e470:	add	x0, x0, #0x240
  40e474:	bl	407c14 <ferror@plt+0x5374>
  40e478:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e47c:	add	x0, x0, #0x240
  40e480:	ldr	x0, [x0, #8]
  40e484:	strb	wzr, [x0]
  40e488:	mov	w1, #0x1                   	// #1
  40e48c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e490:	add	x0, x0, #0x240
  40e494:	bl	407c14 <ferror@plt+0x5374>
  40e498:	b	40e4e4 <ferror@plt+0xbc44>
  40e49c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e4a0:	add	x0, x0, #0x240
  40e4a4:	ldr	x0, [x0, #8]
  40e4a8:	mov	w1, #0xd                   	// #13
  40e4ac:	strb	w1, [x0]
  40e4b0:	mov	w1, #0x1                   	// #1
  40e4b4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e4b8:	add	x0, x0, #0x240
  40e4bc:	bl	407c14 <ferror@plt+0x5374>
  40e4c0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e4c4:	add	x0, x0, #0x240
  40e4c8:	ldr	x0, [x0, #8]
  40e4cc:	mov	w1, #0xa                   	// #10
  40e4d0:	strb	w1, [x0]
  40e4d4:	mov	w1, #0x1                   	// #1
  40e4d8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e4dc:	add	x0, x0, #0x240
  40e4e0:	bl	407c14 <ferror@plt+0x5374>
  40e4e4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e4e8:	add	x0, x0, #0x2d0
  40e4ec:	mov	w1, #0x1                   	// #1
  40e4f0:	str	w1, [x0]
  40e4f4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e4f8:	add	x0, x0, #0x2d0
  40e4fc:	ldr	w1, [x0]
  40e500:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e504:	add	x0, x0, #0xc14
  40e508:	str	w1, [x0]
  40e50c:	b	40e600 <ferror@plt+0xbd60>
  40e510:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e514:	add	x0, x0, #0x240
  40e518:	ldr	x0, [x0, #8]
  40e51c:	mov	w1, #0xffffffff            	// #-1
  40e520:	strb	w1, [x0]
  40e524:	mov	w1, #0x1                   	// #1
  40e528:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e52c:	add	x0, x0, #0x240
  40e530:	bl	407c14 <ferror@plt+0x5374>
  40e534:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e538:	add	x0, x0, #0x240
  40e53c:	ldr	x0, [x0, #8]
  40e540:	mov	w1, #0xffffffff            	// #-1
  40e544:	strb	w1, [x0]
  40e548:	mov	w1, #0x1                   	// #1
  40e54c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e550:	add	x0, x0, #0x240
  40e554:	bl	407c14 <ferror@plt+0x5374>
  40e558:	b	40e600 <ferror@plt+0xbd60>
  40e55c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e560:	add	x0, x0, #0x240
  40e564:	ldr	x0, [x0, #8]
  40e568:	and	w1, w20, #0xff
  40e56c:	strb	w1, [x0]
  40e570:	mov	w1, #0x1                   	// #1
  40e574:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e578:	add	x0, x0, #0x240
  40e57c:	bl	407c14 <ferror@plt+0x5374>
  40e580:	nop
  40e584:	b	40e600 <ferror@plt+0xbd60>
  40e588:	cmp	w20, #0xff
  40e58c:	b.ne	40e5dc <ferror@plt+0xbd3c>  // b.any
  40e590:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e594:	add	x0, x0, #0x240
  40e598:	ldr	x0, [x0, #8]
  40e59c:	mov	w1, #0xffffffff            	// #-1
  40e5a0:	strb	w1, [x0]
  40e5a4:	mov	w1, #0x1                   	// #1
  40e5a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e5ac:	add	x0, x0, #0x240
  40e5b0:	bl	407c14 <ferror@plt+0x5374>
  40e5b4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e5b8:	add	x0, x0, #0x240
  40e5bc:	ldr	x0, [x0, #8]
  40e5c0:	mov	w1, #0xffffffff            	// #-1
  40e5c4:	strb	w1, [x0]
  40e5c8:	mov	w1, #0x1                   	// #1
  40e5cc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e5d0:	add	x0, x0, #0x240
  40e5d4:	bl	407c14 <ferror@plt+0x5374>
  40e5d8:	b	40e600 <ferror@plt+0xbd60>
  40e5dc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e5e0:	add	x0, x0, #0x240
  40e5e4:	ldr	x0, [x0, #8]
  40e5e8:	and	w1, w20, #0xff
  40e5ec:	strb	w1, [x0]
  40e5f0:	mov	w1, #0x1                   	// #1
  40e5f4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e5f8:	add	x0, x0, #0x240
  40e5fc:	bl	407c14 <ferror@plt+0x5374>
  40e600:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e604:	add	x0, x0, #0x240
  40e608:	bl	407e38 <ferror@plt+0x5598>
  40e60c:	cmp	w0, #0x2
  40e610:	b.gt	40deb0 <ferror@plt+0xb610>
  40e614:	b	40e61c <ferror@plt+0xbd7c>
  40e618:	nop
  40e61c:	ldr	w0, [sp, #56]
  40e620:	cmp	w0, #0x0
  40e624:	b.eq	40e638 <ferror@plt+0xbd98>  // b.none
  40e628:	ldr	w1, [sp, #56]
  40e62c:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40e630:	add	x0, x0, #0x868
  40e634:	bl	407cb8 <ferror@plt+0x5418>
  40e638:	ldr	w0, [sp, #52]
  40e63c:	cmp	w0, #0x0
  40e640:	b.ne	40e650 <ferror@plt+0xbdb0>  // b.any
  40e644:	ldr	w0, [sp, #56]
  40e648:	cmp	w0, #0x0
  40e64c:	b.eq	40e658 <ferror@plt+0xbdb8>  // b.none
  40e650:	mov	w0, #0x1                   	// #1
  40e654:	b	40e65c <ferror@plt+0xbdbc>
  40e658:	mov	w0, #0x0                   	// #0
  40e65c:	ldp	x19, x20, [sp, #16]
  40e660:	ldp	x29, x30, [sp], #64
  40e664:	ret
  40e668:	stp	x29, x30, [sp, #-64]!
  40e66c:	mov	x29, sp
  40e670:	str	w0, [sp, #28]
  40e674:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e678:	add	x0, x0, #0x240
  40e67c:	bl	407fe8 <ferror@plt+0x5748>
  40e680:	cmp	w0, #0x0
  40e684:	b.eq	40e700 <ferror@plt+0xbe60>  // b.none
  40e688:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e68c:	add	x0, x0, #0x2d0
  40e690:	ldr	w0, [x0]
  40e694:	cmp	w0, #0x0
  40e698:	b.ne	40e6f8 <ferror@plt+0xbe58>  // b.any
  40e69c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e6a0:	add	x0, x0, #0x530
  40e6a4:	ldrb	w0, [x0, #34]
  40e6a8:	and	w0, w0, #0x2
  40e6ac:	cmp	w0, #0x0
  40e6b0:	b.ne	40e6e0 <ferror@plt+0xbe40>  // b.any
  40e6b4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40e6b8:	add	x0, x0, #0xbc8
  40e6bc:	ldr	w0, [x0]
  40e6c0:	cmp	w0, #0x0
  40e6c4:	b.eq	40e6f8 <ferror@plt+0xbe58>  // b.none
  40e6c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e6cc:	add	x0, x0, #0x530
  40e6d0:	ldrb	w0, [x0, #3]
  40e6d4:	and	w0, w0, #0x8
  40e6d8:	cmp	w0, #0x0
  40e6dc:	b.ne	40e6f8 <ferror@plt+0xbe58>  // b.any
  40e6e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e6e4:	add	x0, x0, #0x530
  40e6e8:	ldrb	w0, [x0]
  40e6ec:	and	w0, w0, #0x2
  40e6f0:	cmp	w0, #0x0
  40e6f4:	b.eq	40e700 <ferror@plt+0xbe60>  // b.none
  40e6f8:	mov	w0, #0x1                   	// #1
  40e6fc:	b	40e704 <ferror@plt+0xbe64>
  40e700:	mov	w0, #0x0                   	// #0
  40e704:	str	w0, [sp, #56]
  40e708:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40e70c:	add	x0, x0, #0x820
  40e710:	bl	407fe8 <ferror@plt+0x5748>
  40e714:	str	w0, [sp, #52]
  40e718:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40e71c:	add	x0, x0, #0x868
  40e720:	bl	407e38 <ferror@plt+0x5598>
  40e724:	str	w0, [sp, #48]
  40e728:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e72c:	add	x0, x0, #0x7d8
  40e730:	ldr	w0, [x0]
  40e734:	cmp	w0, #0x0
  40e738:	b.ne	40e758 <ferror@plt+0xbeb8>  // b.any
  40e73c:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40e740:	add	x0, x0, #0x280
  40e744:	bl	407e38 <ferror@plt+0x5598>
  40e748:	cmp	w0, #0x0
  40e74c:	b.eq	40e758 <ferror@plt+0xbeb8>  // b.none
  40e750:	mov	w0, #0x1                   	// #1
  40e754:	b	40e75c <ferror@plt+0xbebc>
  40e758:	mov	w0, #0x0                   	// #0
  40e75c:	str	w0, [sp, #44]
  40e760:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e764:	add	x0, x0, #0x2e0
  40e768:	ldr	w0, [x0]
  40e76c:	cmp	w0, #0x0
  40e770:	cset	w0, eq  // eq = none
  40e774:	and	w0, w0, #0xff
  40e778:	str	w0, [sp, #40]
  40e77c:	ldr	w0, [sp, #28]
  40e780:	cmp	w0, #0x0
  40e784:	cset	w0, eq  // eq = none
  40e788:	and	w0, w0, #0xff
  40e78c:	mov	w5, w0
  40e790:	ldr	w4, [sp, #52]
  40e794:	ldr	w3, [sp, #48]
  40e798:	ldr	w2, [sp, #40]
  40e79c:	ldr	w1, [sp, #56]
  40e7a0:	ldr	w0, [sp, #44]
  40e7a4:	bl	409200 <ferror@plt+0x6960>
  40e7a8:	str	w0, [sp, #60]
  40e7ac:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40e7b0:	add	x0, x0, #0x868
  40e7b4:	bl	407fe8 <ferror@plt+0x5748>
  40e7b8:	cmp	w0, #0x0
  40e7bc:	b.eq	40e7d4 <ferror@plt+0xbf34>  // b.none
  40e7c0:	bl	40de94 <ferror@plt+0xb5f4>
  40e7c4:	mov	w1, w0
  40e7c8:	ldr	w0, [sp, #60]
  40e7cc:	orr	w0, w0, w1
  40e7d0:	str	w0, [sp, #60]
  40e7d4:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  40e7d8:	add	x0, x0, #0x280
  40e7dc:	bl	407fe8 <ferror@plt+0x5748>
  40e7e0:	cmp	w0, #0x0
  40e7e4:	b.eq	40e7fc <ferror@plt+0xbf5c>  // b.none
  40e7e8:	bl	40d3ac <ferror@plt+0xab0c>
  40e7ec:	mov	w1, w0
  40e7f0:	ldr	w0, [sp, #60]
  40e7f4:	orr	w0, w0, w1
  40e7f8:	str	w0, [sp, #60]
  40e7fc:	ldr	w0, [sp, #60]
  40e800:	ldp	x29, x30, [sp], #64
  40e804:	ret
  40e808:	stp	x29, x30, [sp, #-48]!
  40e80c:	mov	x29, sp
  40e810:	str	x0, [sp, #24]
  40e814:	bl	40911c <ferror@plt+0x687c>
  40e818:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e81c:	add	x0, x0, #0x7f8
  40e820:	ldr	w0, [x0]
  40e824:	cmp	w0, #0x0
  40e828:	b.eq	40e8e8 <ferror@plt+0xc048>  // b.none
  40e82c:	mov	w1, #0x1                   	// #1
  40e830:	mov	w0, #0x3                   	// #3
  40e834:	bl	409d10 <ferror@plt+0x7470>
  40e838:	mov	w1, #0x1                   	// #1
  40e83c:	mov	w0, #0x18                  	// #24
  40e840:	bl	409fb0 <ferror@plt+0x7710>
  40e844:	mov	w1, #0x1                   	// #1
  40e848:	mov	w0, #0x1f                  	// #31
  40e84c:	bl	409fb0 <ferror@plt+0x7710>
  40e850:	mov	w1, #0x1                   	// #1
  40e854:	mov	w0, #0x20                  	// #32
  40e858:	bl	409fb0 <ferror@plt+0x7710>
  40e85c:	mov	w1, #0x1                   	// #1
  40e860:	mov	w0, #0x21                  	// #33
  40e864:	bl	409fb0 <ferror@plt+0x7710>
  40e868:	mov	w1, #0x1                   	// #1
  40e86c:	mov	w0, #0x22                  	// #34
  40e870:	bl	409fb0 <ferror@plt+0x7710>
  40e874:	mov	w1, #0x1                   	// #1
  40e878:	mov	w0, #0x27                  	// #39
  40e87c:	bl	409fb0 <ferror@plt+0x7710>
  40e880:	mov	w1, #0x1                   	// #1
  40e884:	mov	w0, #0x5                   	// #5
  40e888:	bl	409d10 <ferror@plt+0x7470>
  40e88c:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40e890:	add	x0, x0, #0xd38
  40e894:	bl	405bfc <ferror@plt+0x335c>
  40e898:	cmp	x0, #0x0
  40e89c:	b.eq	40e8ac <ferror@plt+0xc00c>  // b.none
  40e8a0:	mov	w1, #0x1                   	// #1
  40e8a4:	mov	w0, #0x23                  	// #35
  40e8a8:	bl	409fb0 <ferror@plt+0x7710>
  40e8ac:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e8b0:	add	x0, x0, #0x830
  40e8b4:	ldr	w0, [x0]
  40e8b8:	cmp	w0, #0x0
  40e8bc:	b.eq	40e8e8 <ferror@plt+0xc048>  // b.none
  40e8c0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40e8c4:	add	x0, x0, #0x830
  40e8c8:	ldr	w0, [x0]
  40e8cc:	bl	40f268 <ferror@plt+0xc9c8>
  40e8d0:	b	40e8e8 <ferror@plt+0xc048>
  40e8d4:	ldr	w0, [sp, #44]
  40e8d8:	cmn	w0, #0x1
  40e8dc:	b.ne	40e8e8 <ferror@plt+0xc048>  // b.any
  40e8e0:	bl	40f680 <ferror@plt+0xcde0>
  40e8e4:	b	40e914 <ferror@plt+0xc074>
  40e8e8:	mov	w0, #0x0                   	// #0
  40e8ec:	bl	40e668 <ferror@plt+0xbdc8>
  40e8f0:	str	w0, [sp, #44]
  40e8f4:	ldr	w0, [sp, #44]
  40e8f8:	cmp	w0, #0x0
  40e8fc:	b.ne	40e8d4 <ferror@plt+0xc034>  // b.any
  40e900:	mov	w0, #0x1                   	// #1
  40e904:	bl	40e668 <ferror@plt+0xbdc8>
  40e908:	cmn	w0, #0x1
  40e90c:	b.ne	40e8d0 <ferror@plt+0xc030>  // b.any
  40e910:	bl	40f680 <ferror@plt+0xcde0>
  40e914:	ldp	x29, x30, [sp], #48
  40e918:	ret
  40e91c:	nop
  40e920:	ret
  40e924:	stp	x29, x30, [sp, #-16]!
  40e928:	mov	x29, sp
  40e92c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e930:	add	x0, x0, #0x240
  40e934:	ldr	x0, [x0, #8]
  40e938:	mov	w1, #0xffffffff            	// #-1
  40e93c:	strb	w1, [x0]
  40e940:	mov	w1, #0x1                   	// #1
  40e944:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e948:	add	x0, x0, #0x240
  40e94c:	bl	407c14 <ferror@plt+0x5374>
  40e950:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e954:	add	x0, x0, #0x240
  40e958:	ldr	x0, [x0, #8]
  40e95c:	mov	w1, #0xfffffffd            	// #-3
  40e960:	strb	w1, [x0]
  40e964:	mov	w1, #0x1                   	// #1
  40e968:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e96c:	add	x0, x0, #0x240
  40e970:	bl	407c14 <ferror@plt+0x5374>
  40e974:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e978:	add	x0, x0, #0x240
  40e97c:	ldr	x0, [x0, #8]
  40e980:	mov	w1, #0x6                   	// #6
  40e984:	strb	w1, [x0]
  40e988:	mov	w1, #0x1                   	// #1
  40e98c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e990:	add	x0, x0, #0x240
  40e994:	bl	407c14 <ferror@plt+0x5374>
  40e998:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e99c:	add	x0, x0, #0x2d0
  40e9a0:	mov	w1, #0x1                   	// #1
  40e9a4:	str	w1, [x0]
  40e9a8:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40e9ac:	add	x0, x0, #0x2e4
  40e9b0:	mov	w1, #0x1                   	// #1
  40e9b4:	str	w1, [x0]
  40e9b8:	mov	w0, #0x1                   	// #1
  40e9bc:	bl	40f380 <ferror@plt+0xcae0>
  40e9c0:	mov	w2, #0x6                   	// #6
  40e9c4:	mov	w1, #0xfd                  	// #253
  40e9c8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40e9cc:	add	x0, x0, #0xd30
  40e9d0:	bl	40fab8 <ferror@plt+0xd218>
  40e9d4:	nop
  40e9d8:	ldp	x29, x30, [sp], #16
  40e9dc:	ret
  40e9e0:	stp	x29, x30, [sp, #-16]!
  40e9e4:	mov	x29, sp
  40e9e8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40e9ec:	add	x0, x0, #0x240
  40e9f0:	ldr	x0, [x0, #8]
  40e9f4:	mov	w1, #0xffffffff            	// #-1
  40e9f8:	strb	w1, [x0]
  40e9fc:	mov	w1, #0x1                   	// #1
  40ea00:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ea04:	add	x0, x0, #0x240
  40ea08:	bl	407c14 <ferror@plt+0x5374>
  40ea0c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ea10:	add	x0, x0, #0x240
  40ea14:	ldr	x0, [x0, #8]
  40ea18:	mov	w1, #0xfffffff5            	// #-11
  40ea1c:	strb	w1, [x0]
  40ea20:	mov	w1, #0x1                   	// #1
  40ea24:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ea28:	add	x0, x0, #0x240
  40ea2c:	bl	407c14 <ferror@plt+0x5374>
  40ea30:	mov	w2, #0xf5                  	// #245
  40ea34:	mov	w1, #0xff                  	// #255
  40ea38:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ea3c:	add	x0, x0, #0xd30
  40ea40:	bl	40fab8 <ferror@plt+0xd218>
  40ea44:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ea48:	add	x0, x0, #0x840
  40ea4c:	ldr	w0, [x0]
  40ea50:	cmp	w0, #0x0
  40ea54:	b.eq	40ea5c <ferror@plt+0xc1bc>  // b.none
  40ea58:	bl	40e924 <ferror@plt+0xc084>
  40ea5c:	nop
  40ea60:	ldp	x29, x30, [sp], #16
  40ea64:	ret
  40ea68:	stp	x29, x30, [sp, #-16]!
  40ea6c:	mov	x29, sp
  40ea70:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ea74:	add	x0, x0, #0x240
  40ea78:	ldr	x0, [x0, #8]
  40ea7c:	mov	w1, #0xffffffff            	// #-1
  40ea80:	strb	w1, [x0]
  40ea84:	mov	w1, #0x1                   	// #1
  40ea88:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ea8c:	add	x0, x0, #0x240
  40ea90:	bl	407c14 <ferror@plt+0x5374>
  40ea94:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ea98:	add	x0, x0, #0x240
  40ea9c:	ldr	x0, [x0, #8]
  40eaa0:	mov	w1, #0xfffffff8            	// #-8
  40eaa4:	strb	w1, [x0]
  40eaa8:	mov	w1, #0x1                   	// #1
  40eaac:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eab0:	add	x0, x0, #0x240
  40eab4:	bl	407c14 <ferror@plt+0x5374>
  40eab8:	mov	w2, #0xf8                  	// #248
  40eabc:	mov	w1, #0xff                  	// #255
  40eac0:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40eac4:	add	x0, x0, #0xd30
  40eac8:	bl	40fab8 <ferror@plt+0xd218>
  40eacc:	nop
  40ead0:	ldp	x29, x30, [sp], #16
  40ead4:	ret
  40ead8:	stp	x29, x30, [sp, #-16]!
  40eadc:	mov	x29, sp
  40eae0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eae4:	add	x0, x0, #0x240
  40eae8:	ldr	x0, [x0, #8]
  40eaec:	mov	w1, #0xffffffff            	// #-1
  40eaf0:	strb	w1, [x0]
  40eaf4:	mov	w1, #0x1                   	// #1
  40eaf8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eafc:	add	x0, x0, #0x240
  40eb00:	bl	407c14 <ferror@plt+0x5374>
  40eb04:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eb08:	add	x0, x0, #0x240
  40eb0c:	ldr	x0, [x0, #8]
  40eb10:	mov	w1, #0xfffffff7            	// #-9
  40eb14:	strb	w1, [x0]
  40eb18:	mov	w1, #0x1                   	// #1
  40eb1c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eb20:	add	x0, x0, #0x240
  40eb24:	bl	407c14 <ferror@plt+0x5374>
  40eb28:	mov	w2, #0xf7                  	// #247
  40eb2c:	mov	w1, #0xff                  	// #255
  40eb30:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40eb34:	add	x0, x0, #0xd30
  40eb38:	bl	40fab8 <ferror@plt+0xd218>
  40eb3c:	nop
  40eb40:	ldp	x29, x30, [sp], #16
  40eb44:	ret
  40eb48:	stp	x29, x30, [sp, #-16]!
  40eb4c:	mov	x29, sp
  40eb50:	bl	40e91c <ferror@plt+0xc07c>
  40eb54:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eb58:	add	x0, x0, #0x240
  40eb5c:	ldr	x0, [x0, #8]
  40eb60:	mov	w1, #0xffffffff            	// #-1
  40eb64:	strb	w1, [x0]
  40eb68:	mov	w1, #0x1                   	// #1
  40eb6c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eb70:	add	x0, x0, #0x240
  40eb74:	bl	407c14 <ferror@plt+0x5374>
  40eb78:	bl	407920 <ferror@plt+0x5080>
  40eb7c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eb80:	add	x0, x0, #0x240
  40eb84:	ldr	x0, [x0, #8]
  40eb88:	mov	w1, #0xfffffff2            	// #-14
  40eb8c:	strb	w1, [x0]
  40eb90:	mov	w1, #0x1                   	// #1
  40eb94:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eb98:	add	x0, x0, #0x240
  40eb9c:	bl	407c14 <ferror@plt+0x5374>
  40eba0:	mov	w2, #0xf2                  	// #242
  40eba4:	mov	w1, #0xff                  	// #255
  40eba8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ebac:	add	x0, x0, #0xd30
  40ebb0:	bl	40fab8 <ferror@plt+0xd218>
  40ebb4:	mov	w0, #0x1                   	// #1
  40ebb8:	ldp	x29, x30, [sp], #16
  40ebbc:	ret
  40ebc0:	stp	x29, x30, [sp, #-48]!
  40ebc4:	mov	x29, sp
  40ebc8:	str	x19, [sp, #16]
  40ebcc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ebd0:	add	x0, x0, #0x530
  40ebd4:	ldrb	w0, [x0, #5]
  40ebd8:	and	w0, w0, #0x8
  40ebdc:	cmp	w0, #0x0
  40ebe0:	b.ne	40ebf8 <ferror@plt+0xc358>  // b.any
  40ebe4:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ebe8:	add	x0, x0, #0xfc0
  40ebec:	bl	402600 <puts@plt>
  40ebf0:	mov	w0, #0x0                   	// #0
  40ebf4:	b	40ece4 <ferror@plt+0xc444>
  40ebf8:	add	x19, sp, #0x20
  40ebfc:	mov	x0, x19
  40ec00:	add	x19, x0, #0x1
  40ec04:	mov	w1, #0xffffffff            	// #-1
  40ec08:	strb	w1, [x0]
  40ec0c:	mov	x0, x19
  40ec10:	add	x19, x0, #0x1
  40ec14:	mov	w1, #0xfffffffa            	// #-6
  40ec18:	strb	w1, [x0]
  40ec1c:	mov	x0, x19
  40ec20:	add	x19, x0, #0x1
  40ec24:	mov	w1, #0x5                   	// #5
  40ec28:	strb	w1, [x0]
  40ec2c:	mov	x0, x19
  40ec30:	add	x19, x0, #0x1
  40ec34:	mov	w1, #0x1                   	// #1
  40ec38:	strb	w1, [x0]
  40ec3c:	mov	x0, x19
  40ec40:	add	x19, x0, #0x1
  40ec44:	mov	w1, #0xffffffff            	// #-1
  40ec48:	strb	w1, [x0]
  40ec4c:	mov	x0, x19
  40ec50:	add	x19, x0, #0x1
  40ec54:	mov	w1, #0xfffffff0            	// #-16
  40ec58:	strb	w1, [x0]
  40ec5c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ec60:	add	x0, x0, #0x240
  40ec64:	bl	407e38 <ferror@plt+0x5598>
  40ec68:	sxtw	x1, w0
  40ec6c:	add	x0, sp, #0x20
  40ec70:	sub	x0, x19, x0
  40ec74:	cmp	x1, x0
  40ec78:	b.lt	40ecc4 <ferror@plt+0xc424>  // b.tstop
  40ec7c:	add	x0, sp, #0x20
  40ec80:	sub	x0, x19, x0
  40ec84:	mov	w1, w0
  40ec88:	add	x0, sp, #0x20
  40ec8c:	mov	w2, w1
  40ec90:	mov	x1, x0
  40ec94:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ec98:	add	x0, x0, #0x240
  40ec9c:	bl	408314 <ferror@plt+0x5a74>
  40eca0:	add	x0, sp, #0x20
  40eca4:	add	x0, x0, #0x2
  40eca8:	add	x1, sp, #0x20
  40ecac:	sub	x1, x19, x1
  40ecb0:	sub	w1, w1, #0x2
  40ecb4:	mov	w2, w1
  40ecb8:	mov	x1, x0
  40ecbc:	mov	w0, #0x3e                  	// #62
  40ecc0:	bl	410298 <ferror@plt+0xd9f8>
  40ecc4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ecc8:	add	x0, x0, #0x50
  40eccc:	ldr	w0, [x0]
  40ecd0:	add	w1, w0, #0x1
  40ecd4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ecd8:	add	x0, x0, #0x50
  40ecdc:	str	w1, [x0]
  40ece0:	mov	w0, #0x1                   	// #1
  40ece4:	ldr	x19, [sp, #16]
  40ece8:	ldp	x29, x30, [sp], #48
  40ecec:	ret
  40ecf0:	stp	x29, x30, [sp, #-16]!
  40ecf4:	mov	x29, sp
  40ecf8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ecfc:	add	x0, x0, #0x240
  40ed00:	ldr	x0, [x0, #8]
  40ed04:	mov	w1, #0xffffffff            	// #-1
  40ed08:	strb	w1, [x0]
  40ed0c:	mov	w1, #0x1                   	// #1
  40ed10:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ed14:	add	x0, x0, #0x240
  40ed18:	bl	407c14 <ferror@plt+0x5374>
  40ed1c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ed20:	add	x0, x0, #0x240
  40ed24:	ldr	x0, [x0, #8]
  40ed28:	mov	w1, #0xfffffff4            	// #-12
  40ed2c:	strb	w1, [x0]
  40ed30:	mov	w1, #0x1                   	// #1
  40ed34:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ed38:	add	x0, x0, #0x240
  40ed3c:	bl	407c14 <ferror@plt+0x5374>
  40ed40:	mov	w2, #0xf4                  	// #244
  40ed44:	mov	w1, #0xff                  	// #255
  40ed48:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ed4c:	add	x0, x0, #0xd30
  40ed50:	bl	40fab8 <ferror@plt+0xd218>
  40ed54:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ed58:	add	x0, x0, #0x2d0
  40ed5c:	mov	w1, #0x1                   	// #1
  40ed60:	str	w1, [x0]
  40ed64:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ed68:	add	x0, x0, #0x840
  40ed6c:	ldr	w0, [x0]
  40ed70:	cmp	w0, #0x0
  40ed74:	b.eq	40ed7c <ferror@plt+0xc4dc>  // b.none
  40ed78:	bl	40e924 <ferror@plt+0xc084>
  40ed7c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ed80:	add	x0, x0, #0x2d4
  40ed84:	ldr	w0, [x0]
  40ed88:	cmp	w0, #0x0
  40ed8c:	b.eq	40ed94 <ferror@plt+0xc4f4>  // b.none
  40ed90:	bl	40eb48 <ferror@plt+0xc2a8>
  40ed94:	nop
  40ed98:	ldp	x29, x30, [sp], #16
  40ed9c:	ret
  40eda0:	stp	x29, x30, [sp, #-16]!
  40eda4:	mov	x29, sp
  40eda8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40edac:	add	x0, x0, #0x240
  40edb0:	ldr	x0, [x0, #8]
  40edb4:	mov	w1, #0xffffffff            	// #-1
  40edb8:	strb	w1, [x0]
  40edbc:	mov	w1, #0x1                   	// #1
  40edc0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40edc4:	add	x0, x0, #0x240
  40edc8:	bl	407c14 <ferror@plt+0x5374>
  40edcc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40edd0:	add	x0, x0, #0x240
  40edd4:	ldr	x0, [x0, #8]
  40edd8:	mov	w1, #0xfffffff3            	// #-13
  40eddc:	strb	w1, [x0]
  40ede0:	mov	w1, #0x1                   	// #1
  40ede4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ede8:	add	x0, x0, #0x240
  40edec:	bl	407c14 <ferror@plt+0x5374>
  40edf0:	mov	w2, #0xf3                  	// #243
  40edf4:	mov	w1, #0xff                  	// #255
  40edf8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40edfc:	add	x0, x0, #0xd30
  40ee00:	bl	40fab8 <ferror@plt+0xd218>
  40ee04:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ee08:	add	x0, x0, #0x2d0
  40ee0c:	mov	w1, #0x1                   	// #1
  40ee10:	str	w1, [x0]
  40ee14:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ee18:	add	x0, x0, #0x840
  40ee1c:	ldr	w0, [x0]
  40ee20:	cmp	w0, #0x0
  40ee24:	b.eq	40ee2c <ferror@plt+0xc58c>  // b.none
  40ee28:	bl	40e924 <ferror@plt+0xc084>
  40ee2c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ee30:	add	x0, x0, #0x2d4
  40ee34:	ldr	w0, [x0]
  40ee38:	cmp	w0, #0x0
  40ee3c:	b.eq	40ee44 <ferror@plt+0xc5a4>  // b.none
  40ee40:	bl	40eb48 <ferror@plt+0xc2a8>
  40ee44:	nop
  40ee48:	ldp	x29, x30, [sp], #16
  40ee4c:	ret
  40ee50:	stp	x29, x30, [sp, #-16]!
  40ee54:	mov	x29, sp
  40ee58:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ee5c:	add	x0, x0, #0x240
  40ee60:	ldr	x0, [x0, #8]
  40ee64:	mov	w1, #0xffffffff            	// #-1
  40ee68:	strb	w1, [x0]
  40ee6c:	mov	w1, #0x1                   	// #1
  40ee70:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ee74:	add	x0, x0, #0x240
  40ee78:	bl	407c14 <ferror@plt+0x5374>
  40ee7c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ee80:	add	x0, x0, #0x240
  40ee84:	ldr	x0, [x0, #8]
  40ee88:	mov	w1, #0xffffffee            	// #-18
  40ee8c:	strb	w1, [x0]
  40ee90:	mov	w1, #0x1                   	// #1
  40ee94:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ee98:	add	x0, x0, #0x240
  40ee9c:	bl	407c14 <ferror@plt+0x5374>
  40eea0:	mov	w2, #0xee                  	// #238
  40eea4:	mov	w1, #0xff                  	// #255
  40eea8:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40eeac:	add	x0, x0, #0xd30
  40eeb0:	bl	40fab8 <ferror@plt+0xd218>
  40eeb4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40eeb8:	add	x0, x0, #0x2d0
  40eebc:	mov	w1, #0x1                   	// #1
  40eec0:	str	w1, [x0]
  40eec4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40eec8:	add	x0, x0, #0x840
  40eecc:	ldr	w0, [x0]
  40eed0:	cmp	w0, #0x0
  40eed4:	b.eq	40eedc <ferror@plt+0xc63c>  // b.none
  40eed8:	bl	40e924 <ferror@plt+0xc084>
  40eedc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40eee0:	add	x0, x0, #0x2d4
  40eee4:	ldr	w0, [x0]
  40eee8:	cmp	w0, #0x0
  40eeec:	b.eq	40eef4 <ferror@plt+0xc654>  // b.none
  40eef0:	bl	40eb48 <ferror@plt+0xc2a8>
  40eef4:	nop
  40eef8:	ldp	x29, x30, [sp], #16
  40eefc:	ret
  40ef00:	stp	x29, x30, [sp, #-16]!
  40ef04:	mov	x29, sp
  40ef08:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ef0c:	add	x0, x0, #0x240
  40ef10:	ldr	x0, [x0, #8]
  40ef14:	mov	w1, #0xffffffff            	// #-1
  40ef18:	strb	w1, [x0]
  40ef1c:	mov	w1, #0x1                   	// #1
  40ef20:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ef24:	add	x0, x0, #0x240
  40ef28:	bl	407c14 <ferror@plt+0x5374>
  40ef2c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ef30:	add	x0, x0, #0x240
  40ef34:	ldr	x0, [x0, #8]
  40ef38:	mov	w1, #0xffffffed            	// #-19
  40ef3c:	strb	w1, [x0]
  40ef40:	mov	w1, #0x1                   	// #1
  40ef44:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40ef48:	add	x0, x0, #0x240
  40ef4c:	bl	407c14 <ferror@plt+0x5374>
  40ef50:	mov	w2, #0xed                  	// #237
  40ef54:	mov	w1, #0xff                  	// #255
  40ef58:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40ef5c:	add	x0, x0, #0xd30
  40ef60:	bl	40fab8 <ferror@plt+0xd218>
  40ef64:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ef68:	add	x0, x0, #0x2d0
  40ef6c:	mov	w1, #0x1                   	// #1
  40ef70:	str	w1, [x0]
  40ef74:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ef78:	add	x0, x0, #0x840
  40ef7c:	ldr	w0, [x0]
  40ef80:	cmp	w0, #0x0
  40ef84:	b.eq	40ef8c <ferror@plt+0xc6ec>  // b.none
  40ef88:	bl	40e924 <ferror@plt+0xc084>
  40ef8c:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40ef90:	add	x0, x0, #0x2d4
  40ef94:	ldr	w0, [x0]
  40ef98:	cmp	w0, #0x0
  40ef9c:	b.eq	40efa4 <ferror@plt+0xc704>  // b.none
  40efa0:	bl	40eb48 <ferror@plt+0xc2a8>
  40efa4:	nop
  40efa8:	ldp	x29, x30, [sp], #16
  40efac:	ret
  40efb0:	stp	x29, x30, [sp, #-16]!
  40efb4:	mov	x29, sp
  40efb8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40efbc:	add	x0, x0, #0x240
  40efc0:	ldr	x0, [x0, #8]
  40efc4:	mov	w1, #0xffffffff            	// #-1
  40efc8:	strb	w1, [x0]
  40efcc:	mov	w1, #0x1                   	// #1
  40efd0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40efd4:	add	x0, x0, #0x240
  40efd8:	bl	407c14 <ferror@plt+0x5374>
  40efdc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40efe0:	add	x0, x0, #0x240
  40efe4:	ldr	x0, [x0, #8]
  40efe8:	mov	w1, #0xffffffec            	// #-20
  40efec:	strb	w1, [x0]
  40eff0:	mov	w1, #0x1                   	// #1
  40eff4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40eff8:	add	x0, x0, #0x240
  40effc:	bl	407c14 <ferror@plt+0x5374>
  40f000:	mov	w2, #0xec                  	// #236
  40f004:	mov	w1, #0xff                  	// #255
  40f008:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40f00c:	add	x0, x0, #0xd30
  40f010:	bl	40fab8 <ferror@plt+0xd218>
  40f014:	nop
  40f018:	ldp	x29, x30, [sp], #16
  40f01c:	ret
  40f020:	stp	x29, x30, [sp, #-16]!
  40f024:	mov	x29, sp
  40f028:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f02c:	add	x0, x0, #0x240
  40f030:	ldr	x0, [x0, #8]
  40f034:	mov	w1, #0xffffffff            	// #-1
  40f038:	strb	w1, [x0]
  40f03c:	mov	w1, #0x1                   	// #1
  40f040:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f044:	add	x0, x0, #0x240
  40f048:	bl	407c14 <ferror@plt+0x5374>
  40f04c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f050:	add	x0, x0, #0x240
  40f054:	ldr	x0, [x0, #8]
  40f058:	mov	w1, #0xfffffff6            	// #-10
  40f05c:	strb	w1, [x0]
  40f060:	mov	w1, #0x1                   	// #1
  40f064:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f068:	add	x0, x0, #0x240
  40f06c:	bl	407c14 <ferror@plt+0x5374>
  40f070:	mov	w2, #0xf6                  	// #246
  40f074:	mov	w1, #0xff                  	// #255
  40f078:	adrp	x0, 41d000 <argp_failure@@Base+0x47b0>
  40f07c:	add	x0, x0, #0xd30
  40f080:	bl	40fab8 <ferror@plt+0xd218>
  40f084:	nop
  40f088:	ldp	x29, x30, [sp], #16
  40f08c:	ret
  40f090:	stp	x29, x30, [sp, #-64]!
  40f094:	mov	x29, sp
  40f098:	str	x19, [sp, #16]
  40f09c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f0a0:	add	x0, x0, #0x530
  40f0a4:	ldrb	w0, [x0, #31]
  40f0a8:	and	w0, w0, #0x1
  40f0ac:	cmp	w0, #0x0
  40f0b0:	b.eq	40f250 <ferror@plt+0xc9b0>  // b.none
  40f0b4:	add	x1, sp, #0x30
  40f0b8:	add	x0, sp, #0x38
  40f0bc:	bl	408f28 <ferror@plt+0x6688>
  40f0c0:	cmp	w0, #0x0
  40f0c4:	b.eq	40f258 <ferror@plt+0xc9b8>  // b.none
  40f0c8:	add	x19, sp, #0x20
  40f0cc:	mov	x0, x19
  40f0d0:	add	x19, x0, #0x1
  40f0d4:	mov	w1, #0xffffffff            	// #-1
  40f0d8:	strb	w1, [x0]
  40f0dc:	mov	x0, x19
  40f0e0:	add	x19, x0, #0x1
  40f0e4:	mov	w1, #0xfffffffa            	// #-6
  40f0e8:	strb	w1, [x0]
  40f0ec:	mov	x0, x19
  40f0f0:	add	x19, x0, #0x1
  40f0f4:	mov	w1, #0x1f                  	// #31
  40f0f8:	strb	w1, [x0]
  40f0fc:	ldr	x0, [sp, #48]
  40f100:	asr	x1, x0, #8
  40f104:	mov	x0, x19
  40f108:	add	x19, x0, #0x1
  40f10c:	and	w1, w1, #0xff
  40f110:	strb	w1, [x0]
  40f114:	ldrb	w0, [x0]
  40f118:	cmp	w0, #0xff
  40f11c:	b.ne	40f130 <ferror@plt+0xc890>  // b.any
  40f120:	mov	x0, x19
  40f124:	add	x19, x0, #0x1
  40f128:	mov	w1, #0xffffffff            	// #-1
  40f12c:	strb	w1, [x0]
  40f130:	ldr	x1, [sp, #48]
  40f134:	mov	x0, x19
  40f138:	add	x19, x0, #0x1
  40f13c:	and	w1, w1, #0xff
  40f140:	strb	w1, [x0]
  40f144:	ldrb	w0, [x0]
  40f148:	cmp	w0, #0xff
  40f14c:	b.ne	40f160 <ferror@plt+0xc8c0>  // b.any
  40f150:	mov	x0, x19
  40f154:	add	x19, x0, #0x1
  40f158:	mov	w1, #0xffffffff            	// #-1
  40f15c:	strb	w1, [x0]
  40f160:	ldr	x0, [sp, #56]
  40f164:	asr	x1, x0, #8
  40f168:	mov	x0, x19
  40f16c:	add	x19, x0, #0x1
  40f170:	and	w1, w1, #0xff
  40f174:	strb	w1, [x0]
  40f178:	ldrb	w0, [x0]
  40f17c:	cmp	w0, #0xff
  40f180:	b.ne	40f194 <ferror@plt+0xc8f4>  // b.any
  40f184:	mov	x0, x19
  40f188:	add	x19, x0, #0x1
  40f18c:	mov	w1, #0xffffffff            	// #-1
  40f190:	strb	w1, [x0]
  40f194:	ldr	x1, [sp, #56]
  40f198:	mov	x0, x19
  40f19c:	add	x19, x0, #0x1
  40f1a0:	and	w1, w1, #0xff
  40f1a4:	strb	w1, [x0]
  40f1a8:	ldrb	w0, [x0]
  40f1ac:	cmp	w0, #0xff
  40f1b0:	b.ne	40f1c4 <ferror@plt+0xc924>  // b.any
  40f1b4:	mov	x0, x19
  40f1b8:	add	x19, x0, #0x1
  40f1bc:	mov	w1, #0xffffffff            	// #-1
  40f1c0:	strb	w1, [x0]
  40f1c4:	mov	x0, x19
  40f1c8:	add	x19, x0, #0x1
  40f1cc:	mov	w1, #0xffffffff            	// #-1
  40f1d0:	strb	w1, [x0]
  40f1d4:	mov	x0, x19
  40f1d8:	add	x19, x0, #0x1
  40f1dc:	mov	w1, #0xfffffff0            	// #-16
  40f1e0:	strb	w1, [x0]
  40f1e4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f1e8:	add	x0, x0, #0x240
  40f1ec:	bl	407e38 <ferror@plt+0x5598>
  40f1f0:	sxtw	x1, w0
  40f1f4:	add	x0, sp, #0x20
  40f1f8:	sub	x0, x19, x0
  40f1fc:	cmp	x1, x0
  40f200:	b.lt	40f25c <ferror@plt+0xc9bc>  // b.tstop
  40f204:	add	x0, sp, #0x20
  40f208:	sub	x0, x19, x0
  40f20c:	mov	w1, w0
  40f210:	add	x0, sp, #0x20
  40f214:	mov	w2, w1
  40f218:	mov	x1, x0
  40f21c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f220:	add	x0, x0, #0x240
  40f224:	bl	408314 <ferror@plt+0x5a74>
  40f228:	add	x0, sp, #0x20
  40f22c:	add	x0, x0, #0x2
  40f230:	add	x1, sp, #0x20
  40f234:	sub	x1, x19, x1
  40f238:	sub	w1, w1, #0x2
  40f23c:	mov	w2, w1
  40f240:	mov	x1, x0
  40f244:	mov	w0, #0x3e                  	// #62
  40f248:	bl	410298 <ferror@plt+0xd9f8>
  40f24c:	b	40f25c <ferror@plt+0xc9bc>
  40f250:	nop
  40f254:	b	40f25c <ferror@plt+0xc9bc>
  40f258:	nop
  40f25c:	ldr	x19, [sp, #16]
  40f260:	ldp	x29, x30, [sp], #64
  40f264:	ret
  40f268:	stp	x29, x30, [sp, #-32]!
  40f26c:	mov	x29, sp
  40f270:	str	w0, [sp, #28]
  40f274:	ldr	w0, [sp, #28]
  40f278:	and	w0, w0, #0x1
  40f27c:	cmp	w0, #0x0
  40f280:	b.eq	40f290 <ferror@plt+0xc9f0>  // b.none
  40f284:	mov	w1, #0x1                   	// #1
  40f288:	mov	w0, #0x0                   	// #0
  40f28c:	bl	409d10 <ferror@plt+0x7470>
  40f290:	ldr	w0, [sp, #28]
  40f294:	and	w0, w0, #0x2
  40f298:	cmp	w0, #0x0
  40f29c:	b.eq	40f2ac <ferror@plt+0xca0c>  // b.none
  40f2a0:	mov	w1, #0x1                   	// #1
  40f2a4:	mov	w0, #0x0                   	// #0
  40f2a8:	bl	409fb0 <ferror@plt+0x7710>
  40f2ac:	nop
  40f2b0:	ldp	x29, x30, [sp], #32
  40f2b4:	ret
  40f2b8:	stp	x29, x30, [sp, #-32]!
  40f2bc:	mov	x29, sp
  40f2c0:	str	w0, [sp, #28]
  40f2c4:	ldr	w0, [sp, #28]
  40f2c8:	and	w0, w0, #0x1
  40f2cc:	cmp	w0, #0x0
  40f2d0:	b.eq	40f2e0 <ferror@plt+0xca40>  // b.none
  40f2d4:	mov	w1, #0x1                   	// #1
  40f2d8:	mov	w0, #0x0                   	// #0
  40f2dc:	bl	409e60 <ferror@plt+0x75c0>
  40f2e0:	ldr	w0, [sp, #28]
  40f2e4:	and	w0, w0, #0x2
  40f2e8:	cmp	w0, #0x0
  40f2ec:	b.eq	40f2fc <ferror@plt+0xca5c>  // b.none
  40f2f0:	mov	w1, #0x1                   	// #1
  40f2f4:	mov	w0, #0x0                   	// #0
  40f2f8:	bl	40a100 <ferror@plt+0x7860>
  40f2fc:	nop
  40f300:	ldp	x29, x30, [sp], #32
  40f304:	ret
  40f308:	stp	x29, x30, [sp, #-16]!
  40f30c:	mov	x29, sp
  40f310:	mov	w2, #0x4000                	// #16384
  40f314:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f318:	add	x1, x0, #0x820
  40f31c:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f320:	add	x0, x0, #0x820
  40f324:	bl	407ad8 <ferror@plt+0x5238>
  40f328:	cmp	w0, #0x1
  40f32c:	b.eq	40f338 <ferror@plt+0xca98>  // b.none
  40f330:	mov	w0, #0x1                   	// #1
  40f334:	bl	4022e0 <exit@plt>
  40f338:	mov	w2, #0x2000                	// #8192
  40f33c:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f340:	add	x1, x0, #0x860
  40f344:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40f348:	add	x0, x0, #0x868
  40f34c:	bl	407ad8 <ferror@plt+0x5238>
  40f350:	cmp	w0, #0x1
  40f354:	b.eq	40f360 <ferror@plt+0xcac0>  // b.none
  40f358:	mov	w0, #0x1                   	// #1
  40f35c:	bl	4022e0 <exit@plt>
  40f360:	bl	408524 <ferror@plt+0x5c84>
  40f364:	mov	w1, w0
  40f368:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f36c:	add	x0, x0, #0x840
  40f370:	str	w1, [x0]
  40f374:	nop
  40f378:	ldp	x29, x30, [sp], #16
  40f37c:	ret
  40f380:	stp	x29, x30, [sp, #-64]!
  40f384:	mov	x29, sp
  40f388:	stp	x19, x20, [sp, #16]
  40f38c:	str	x21, [sp, #32]
  40f390:	str	w0, [sp, #60]
  40f394:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f398:	add	x0, x0, #0x820
  40f39c:	bl	407fe8 <ferror@plt+0x5748>
  40f3a0:	mov	w21, w0
  40f3a4:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f3a8:	add	x0, x0, #0x820
  40f3ac:	bl	408110 <ferror@plt+0x5870>
  40f3b0:	mov	w19, w0
  40f3b4:	mov	w20, w19
  40f3b8:	cmp	w20, #0x0
  40f3bc:	b.le	40f3ec <ferror@plt+0xcb4c>
  40f3c0:	ldr	w0, [sp, #60]
  40f3c4:	cmp	w0, #0x0
  40f3c8:	b.eq	40f3d4 <ferror@plt+0xcb34>  // b.none
  40f3cc:	bl	4086b0 <ferror@plt+0x5e10>
  40f3d0:	b	40f3ec <ferror@plt+0xcb4c>
  40f3d4:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f3d8:	add	x0, x0, #0x820
  40f3dc:	ldr	x0, [x0]
  40f3e0:	mov	w1, w19
  40f3e4:	bl	4084bc <ferror@plt+0x5c1c>
  40f3e8:	mov	w19, w0
  40f3ec:	cmp	w19, #0x0
  40f3f0:	b.le	40f480 <ferror@plt+0xcbe0>
  40f3f4:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40f3f8:	add	x0, x0, #0x860
  40f3fc:	ldr	w0, [x0]
  40f400:	cmp	w0, #0x0
  40f404:	b.eq	40f42c <ferror@plt+0xcb8c>  // b.none
  40f408:	cmp	w19, #0x0
  40f40c:	b.eq	40f42c <ferror@plt+0xcb8c>  // b.none
  40f410:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f414:	add	x0, x0, #0x820
  40f418:	ldr	x0, [x0]
  40f41c:	mov	w2, w19
  40f420:	mov	x1, x0
  40f424:	mov	w0, #0x3e                  	// #62
  40f428:	bl	40f888 <ferror@plt+0xcfe8>
  40f42c:	cmp	w20, w19
  40f430:	b.ne	40f470 <ferror@plt+0xcbd0>  // b.any
  40f434:	cmp	w21, w19
  40f438:	b.le	40f470 <ferror@plt+0xcbd0>
  40f43c:	sub	w20, w21, w19
  40f440:	ldr	w0, [sp, #60]
  40f444:	cmp	w0, #0x0
  40f448:	b.ne	40f464 <ferror@plt+0xcbc4>  // b.any
  40f44c:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f450:	add	x0, x0, #0x820
  40f454:	ldr	x0, [x0, #16]
  40f458:	mov	w1, w20
  40f45c:	bl	4084bc <ferror@plt+0x5c1c>
  40f460:	mov	w20, w0
  40f464:	cmp	w20, #0x0
  40f468:	b.le	40f470 <ferror@plt+0xcbd0>
  40f46c:	add	w19, w19, w20
  40f470:	mov	w1, w19
  40f474:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  40f478:	add	x0, x0, #0x820
  40f47c:	bl	407cb8 <ferror@plt+0x5418>
  40f480:	cmp	w19, #0x0
  40f484:	b.ge	40f490 <ferror@plt+0xcbf0>  // b.tcont
  40f488:	mov	w0, #0xffffffff            	// #-1
  40f48c:	b	40f4b8 <ferror@plt+0xcc18>
  40f490:	cmp	w19, w21
  40f494:	b.ne	40f4b0 <ferror@plt+0xcc10>  // b.any
  40f498:	cmp	w21, #0x0
  40f49c:	b.eq	40f4a8 <ferror@plt+0xcc08>  // b.none
  40f4a0:	mov	w0, #0xffffffff            	// #-1
  40f4a4:	b	40f4b8 <ferror@plt+0xcc18>
  40f4a8:	mov	w0, #0x0                   	// #0
  40f4ac:	b	40f4b8 <ferror@plt+0xcc18>
  40f4b0:	sub	w0, w21, w19
  40f4b4:	add	w0, w0, #0x1
  40f4b8:	ldp	x19, x20, [sp, #16]
  40f4bc:	ldr	x21, [sp, #32]
  40f4c0:	ldp	x29, x30, [sp], #64
  40f4c4:	ret
  40f4c8:	sub	sp, sp, #0x10
  40f4cc:	str	wzr, [sp, #12]
  40f4d0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f4d4:	add	x0, x0, #0x818
  40f4d8:	ldr	w0, [x0]
  40f4dc:	cmp	w0, #0x0
  40f4e0:	b.eq	40f4ec <ferror@plt+0xcc4c>  // b.none
  40f4e4:	mov	w0, #0x100                 	// #256
  40f4e8:	b	40f62c <ferror@plt+0xcd8c>
  40f4ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f4f0:	add	x0, x0, #0x530
  40f4f4:	ldrb	w0, [x0, #1]
  40f4f8:	and	w0, w0, #0x8
  40f4fc:	cmp	w0, #0x0
  40f500:	b.ne	40f510 <ferror@plt+0xcc70>  // b.any
  40f504:	ldr	w0, [sp, #12]
  40f508:	orr	w0, w0, #0x200
  40f50c:	str	w0, [sp, #12]
  40f510:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f514:	add	x0, x0, #0x2e8
  40f518:	ldr	w0, [x0]
  40f51c:	cmp	w0, #0x0
  40f520:	b.eq	40f530 <ferror@plt+0xcc90>  // b.none
  40f524:	ldr	w0, [sp, #12]
  40f528:	orr	w0, w0, #0x100
  40f52c:	str	w0, [sp, #12]
  40f530:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f534:	add	x0, x0, #0x530
  40f538:	ldrb	w0, [x0]
  40f53c:	and	w0, w0, #0x2
  40f540:	cmp	w0, #0x0
  40f544:	b.eq	40f554 <ferror@plt+0xccb4>  // b.none
  40f548:	ldr	w0, [sp, #12]
  40f54c:	orr	w0, w0, #0x400
  40f550:	str	w0, [sp, #12]
  40f554:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f558:	add	x0, x0, #0x530
  40f55c:	ldrb	w0, [x0]
  40f560:	and	w0, w0, #0x8
  40f564:	cmp	w0, #0x0
  40f568:	b.eq	40f578 <ferror@plt+0xccd8>  // b.none
  40f56c:	ldr	w0, [sp, #12]
  40f570:	orr	w0, w0, #0x800
  40f574:	str	w0, [sp, #12]
  40f578:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40f57c:	add	x0, x0, #0xbc8
  40f580:	ldr	w0, [x0]
  40f584:	cmp	w0, #0x0
  40f588:	b.eq	40f5f8 <ferror@plt+0xcd58>  // b.none
  40f58c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f590:	add	x0, x0, #0x530
  40f594:	ldrb	w0, [x0, #3]
  40f598:	and	w0, w0, #0x8
  40f59c:	cmp	w0, #0x0
  40f5a0:	b.ne	40f5f0 <ferror@plt+0xcd50>  // b.any
  40f5a4:	ldr	w0, [sp, #12]
  40f5a8:	orr	w0, w0, #0x3
  40f5ac:	str	w0, [sp, #12]
  40f5b0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f5b4:	add	x0, x0, #0x808
  40f5b8:	ldr	w0, [x0]
  40f5bc:	cmp	w0, #0x0
  40f5c0:	b.eq	40f5f0 <ferror@plt+0xcd50>  // b.none
  40f5c4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f5c8:	add	x0, x0, #0x7e0
  40f5cc:	ldr	w1, [x0, #4]
  40f5d0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f5d4:	add	x0, x0, #0x7e0
  40f5d8:	ldr	w0, [x0, #8]
  40f5dc:	cmp	w1, w0
  40f5e0:	b.le	40f5f0 <ferror@plt+0xcd50>
  40f5e4:	ldr	w0, [sp, #12]
  40f5e8:	and	w0, w0, #0xfffffdff
  40f5ec:	str	w0, [sp, #12]
  40f5f0:	ldr	w0, [sp, #12]
  40f5f4:	b	40f62c <ferror@plt+0xcd8c>
  40f5f8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f5fc:	add	x0, x0, #0x530
  40f600:	ldrb	w0, [x0, #34]
  40f604:	and	w0, w0, #0x2
  40f608:	cmp	w0, #0x0
  40f60c:	b.eq	40f628 <ferror@plt+0xcd88>  // b.none
  40f610:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40f614:	add	x0, x0, #0x7dc
  40f618:	ldr	w0, [x0]
  40f61c:	ldr	w1, [sp, #12]
  40f620:	orr	w0, w1, w0
  40f624:	str	w0, [sp, #12]
  40f628:	ldr	w0, [sp, #12]
  40f62c:	add	sp, sp, #0x10
  40f630:	ret
  40f634:	stp	x29, x30, [sp, #-48]!
  40f638:	mov	x29, sp
  40f63c:	str	x19, [sp, #16]
  40f640:	str	w0, [sp, #44]
  40f644:	bl	40f4c8 <ferror@plt+0xcc28>
  40f648:	mov	w1, w0
  40f64c:	ldr	w0, [sp, #44]
  40f650:	cmp	w0, #0x0
  40f654:	b.eq	40f660 <ferror@plt+0xcdc0>  // b.none
  40f658:	mov	w0, #0x1000                	// #4096
  40f65c:	b	40f664 <ferror@plt+0xcdc4>
  40f660:	mov	w0, #0x0                   	// #0
  40f664:	orr	w19, w0, w1
  40f668:	mov	w0, w19
  40f66c:	bl	40892c <ferror@plt+0x608c>
  40f670:	nop
  40f674:	ldr	x19, [sp, #16]
  40f678:	ldp	x29, x30, [sp], #48
  40f67c:	ret
  40f680:	stp	x29, x30, [sp, #-16]!
  40f684:	mov	x29, sp
  40f688:	mov	w0, #0xffffffff            	// #-1
  40f68c:	bl	40892c <ferror@plt+0x608c>
  40f690:	nop
  40f694:	ldp	x29, x30, [sp], #16
  40f698:	ret
  40f69c:	nop
  40f6a0:	ret
  40f6a4:	stp	x29, x30, [sp, #-32]!
  40f6a8:	mov	x29, sp
  40f6ac:	stp	x19, x20, [sp, #16]
  40f6b0:	mov	x19, x0
  40f6b4:	b	40f6f0 <ferror@plt+0xce50>
  40f6b8:	bl	402630 <__ctype_b_loc@plt>
  40f6bc:	ldr	x1, [x0]
  40f6c0:	sxtw	x0, w20
  40f6c4:	lsl	x0, x0, #1
  40f6c8:	add	x0, x1, x0
  40f6cc:	ldrh	w0, [x0]
  40f6d0:	and	w0, w0, #0x200
  40f6d4:	cmp	w0, #0x0
  40f6d8:	b.eq	40f6ec <ferror@plt+0xce4c>  // b.none
  40f6dc:	mov	w0, w20
  40f6e0:	bl	402460 <toupper@plt>
  40f6e4:	and	w0, w0, #0xff
  40f6e8:	strb	w0, [x19]
  40f6ec:	add	x19, x19, #0x1
  40f6f0:	ldrb	w0, [x19]
  40f6f4:	mov	w20, w0
  40f6f8:	cmp	w20, #0x0
  40f6fc:	b.ne	40f6b8 <ferror@plt+0xce18>  // b.any
  40f700:	nop
  40f704:	nop
  40f708:	ldp	x19, x20, [sp, #16]
  40f70c:	ldp	x29, x30, [sp], #32
  40f710:	ret
  40f714:	stp	x29, x30, [sp, #-32]!
  40f718:	mov	x29, sp
  40f71c:	str	w0, [sp, #28]
  40f720:	str	w1, [sp, #24]
  40f724:	str	w2, [sp, #20]
  40f728:	str	w3, [sp, #16]
  40f72c:	add	x0, sp, #0x10
  40f730:	mov	w4, #0x4                   	// #4
  40f734:	mov	x3, x0
  40f738:	ldr	w2, [sp, #20]
  40f73c:	ldr	w1, [sp, #24]
  40f740:	ldr	w0, [sp, #28]
  40f744:	bl	402470 <setsockopt@plt>
  40f748:	ldp	x29, x30, [sp], #32
  40f74c:	ret
  40f750:	stp	x29, x30, [sp, #-32]!
  40f754:	mov	x29, sp
  40f758:	str	x19, [sp, #16]
  40f75c:	mov	x19, x0
  40f760:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f764:	add	x0, x0, #0x198
  40f768:	ldr	x0, [x0]
  40f76c:	cmp	x0, #0x0
  40f770:	b.eq	40f7a4 <ferror@plt+0xcf04>  // b.none
  40f774:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f778:	add	x0, x0, #0x198
  40f77c:	ldr	x1, [x0]
  40f780:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f784:	add	x0, x0, #0x8
  40f788:	ldr	x0, [x0]
  40f78c:	cmp	x1, x0
  40f790:	b.eq	40f7a4 <ferror@plt+0xcf04>  // b.none
  40f794:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f798:	add	x0, x0, #0x198
  40f79c:	ldr	x0, [x0]
  40f7a0:	bl	402420 <fclose@plt>
  40f7a4:	cmp	x19, #0x0
  40f7a8:	b.eq	40f83c <ferror@plt+0xcf9c>  // b.none
  40f7ac:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f7b0:	add	x1, x0, #0x2b0
  40f7b4:	mov	x0, x19
  40f7b8:	bl	402610 <strcmp@plt>
  40f7bc:	cmp	w0, #0x0
  40f7c0:	b.eq	40f83c <ferror@plt+0xcf9c>  // b.none
  40f7c4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f7c8:	add	x1, x0, #0x2b8
  40f7cc:	mov	x0, x19
  40f7d0:	bl	402440 <fopen@plt>
  40f7d4:	mov	x1, x0
  40f7d8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f7dc:	add	x0, x0, #0x198
  40f7e0:	str	x1, [x0]
  40f7e4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f7e8:	add	x0, x0, #0x198
  40f7ec:	ldr	x0, [x0]
  40f7f0:	cmp	x0, #0x0
  40f7f4:	b.eq	40f81c <ferror@plt+0xcf7c>  // b.none
  40f7f8:	mov	x2, #0x100                 	// #256
  40f7fc:	mov	x1, x19
  40f800:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40f804:	add	x0, x0, #0xea8
  40f808:	bl	4027d0 <strncpy@plt>
  40f80c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40f810:	add	x0, x0, #0xea8
  40f814:	strb	wzr, [x0, #255]
  40f818:	b	40f87c <ferror@plt+0xcfdc>
  40f81c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f820:	add	x0, x0, #0x0
  40f824:	ldr	x3, [x0]
  40f828:	mov	x2, x19
  40f82c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f830:	add	x1, x0, #0x2c0
  40f834:	mov	x0, x3
  40f838:	bl	402860 <fprintf@plt>
  40f83c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40f840:	add	x0, x0, #0x8
  40f844:	ldr	x1, [x0]
  40f848:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f84c:	add	x0, x0, #0x198
  40f850:	str	x1, [x0]
  40f854:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40f858:	add	x1, x0, #0xea8
  40f85c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f860:	add	x0, x0, #0x2d8
  40f864:	mov	x2, x1
  40f868:	mov	x3, x0
  40f86c:	ldp	x0, x1, [x3]
  40f870:	stp	x0, x1, [x2]
  40f874:	ldrh	w0, [x3, #16]
  40f878:	strh	w0, [x2, #16]
  40f87c:	ldr	x19, [sp, #16]
  40f880:	ldp	x29, x30, [sp], #32
  40f884:	ret
  40f888:	stp	x29, x30, [sp, #-48]!
  40f88c:	mov	x29, sp
  40f890:	strb	w0, [sp, #31]
  40f894:	str	x1, [sp, #16]
  40f898:	str	w2, [sp, #24]
  40f89c:	str	wzr, [sp, #36]
  40f8a0:	b	40fa94 <ferror@plt+0xd1f4>
  40f8a4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f8a8:	add	x0, x0, #0x198
  40f8ac:	ldr	x4, [x0]
  40f8b0:	ldrb	w0, [sp, #31]
  40f8b4:	ldr	w3, [sp, #36]
  40f8b8:	mov	w2, w0
  40f8bc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f8c0:	add	x1, x0, #0x2f0
  40f8c4:	mov	x0, x4
  40f8c8:	bl	402860 <fprintf@plt>
  40f8cc:	ldr	x0, [sp, #16]
  40f8d0:	str	x0, [sp, #40]
  40f8d4:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  40f8d8:	add	x0, x0, #0x8a8
  40f8dc:	ldr	w0, [x0]
  40f8e0:	cmp	w0, #0x0
  40f8e4:	b.eq	40f990 <ferror@plt+0xd0f0>  // b.none
  40f8e8:	ldr	w0, [sp, #24]
  40f8ec:	cmp	w0, #0xf
  40f8f0:	b.gt	40f8fc <ferror@plt+0xd05c>
  40f8f4:	ldrsw	x0, [sp, #24]
  40f8f8:	b	40f900 <ferror@plt+0xd060>
  40f8fc:	mov	x0, #0x10                  	// #16
  40f900:	ldr	x1, [sp, #16]
  40f904:	add	x0, x1, x0
  40f908:	str	x0, [sp, #16]
  40f90c:	b	40f964 <ferror@plt+0xd0c4>
  40f910:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f914:	add	x0, x0, #0x198
  40f918:	ldr	x4, [x0]
  40f91c:	ldr	x0, [sp, #40]
  40f920:	ldrb	w0, [x0]
  40f924:	cmp	w0, #0xff
  40f928:	b.ne	40f934 <ferror@plt+0xd094>  // b.any
  40f92c:	mov	w0, #0x2a                  	// #42
  40f930:	b	40f938 <ferror@plt+0xd098>
  40f934:	mov	w0, #0x20                  	// #32
  40f938:	ldr	x1, [sp, #40]
  40f93c:	ldrb	w1, [x1]
  40f940:	mov	w3, w1
  40f944:	mov	w2, w0
  40f948:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f94c:	add	x1, x0, #0x300
  40f950:	mov	x0, x4
  40f954:	bl	402860 <fprintf@plt>
  40f958:	ldr	x0, [sp, #40]
  40f95c:	add	x0, x0, #0x1
  40f960:	str	x0, [sp, #40]
  40f964:	ldr	x1, [sp, #40]
  40f968:	ldr	x0, [sp, #16]
  40f96c:	cmp	x1, x0
  40f970:	b.cc	40f910 <ferror@plt+0xd070>  // b.lo, b.ul, b.last
  40f974:	ldr	w0, [sp, #24]
  40f978:	sub	w0, w0, #0x10
  40f97c:	str	w0, [sp, #24]
  40f980:	ldr	w0, [sp, #36]
  40f984:	add	w0, w0, #0x10
  40f988:	str	w0, [sp, #36]
  40f98c:	b	40fa14 <ferror@plt+0xd174>
  40f990:	ldr	w0, [sp, #24]
  40f994:	cmp	w0, #0x1f
  40f998:	b.gt	40f9a4 <ferror@plt+0xd104>
  40f99c:	ldrsw	x0, [sp, #24]
  40f9a0:	b	40f9a8 <ferror@plt+0xd108>
  40f9a4:	mov	x0, #0x20                  	// #32
  40f9a8:	ldr	x1, [sp, #16]
  40f9ac:	add	x0, x1, x0
  40f9b0:	str	x0, [sp, #16]
  40f9b4:	b	40f9ec <ferror@plt+0xd14c>
  40f9b8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40f9bc:	add	x0, x0, #0x198
  40f9c0:	ldr	x3, [x0]
  40f9c4:	ldr	x0, [sp, #40]
  40f9c8:	ldrb	w0, [x0]
  40f9cc:	mov	w2, w0
  40f9d0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40f9d4:	add	x1, x0, #0x308
  40f9d8:	mov	x0, x3
  40f9dc:	bl	402860 <fprintf@plt>
  40f9e0:	ldr	x0, [sp, #40]
  40f9e4:	add	x0, x0, #0x1
  40f9e8:	str	x0, [sp, #40]
  40f9ec:	ldr	x1, [sp, #40]
  40f9f0:	ldr	x0, [sp, #16]
  40f9f4:	cmp	x1, x0
  40f9f8:	b.cc	40f9b8 <ferror@plt+0xd118>  // b.lo, b.ul, b.last
  40f9fc:	ldr	w0, [sp, #24]
  40fa00:	sub	w0, w0, #0x20
  40fa04:	str	w0, [sp, #24]
  40fa08:	ldr	w0, [sp, #36]
  40fa0c:	add	w0, w0, #0x20
  40fa10:	str	w0, [sp, #36]
  40fa14:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fa18:	add	x0, x0, #0x198
  40fa1c:	ldr	x1, [x0]
  40fa20:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fa24:	add	x0, x0, #0x8
  40fa28:	ldr	x0, [x0]
  40fa2c:	cmp	x1, x0
  40fa30:	b.ne	40fa5c <ferror@plt+0xd1bc>  // b.any
  40fa34:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fa38:	add	x0, x0, #0x198
  40fa3c:	ldr	x0, [x0]
  40fa40:	mov	x3, x0
  40fa44:	mov	x2, #0x2                   	// #2
  40fa48:	mov	x1, #0x1                   	// #1
  40fa4c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fa50:	add	x0, x0, #0x310
  40fa54:	bl	4026c0 <fwrite@plt>
  40fa58:	b	40fa74 <ferror@plt+0xd1d4>
  40fa5c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fa60:	add	x0, x0, #0x198
  40fa64:	ldr	x0, [x0]
  40fa68:	mov	x1, x0
  40fa6c:	mov	w0, #0xa                   	// #10
  40fa70:	bl	4023b0 <fputc@plt>
  40fa74:	ldr	w0, [sp, #24]
  40fa78:	cmp	w0, #0x0
  40fa7c:	b.ge	40fa94 <ferror@plt+0xd1f4>  // b.tcont
  40fa80:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fa84:	add	x0, x0, #0x198
  40fa88:	ldr	x0, [x0]
  40fa8c:	bl	4026f0 <fflush@plt>
  40fa90:	b	40fab0 <ferror@plt+0xd210>
  40fa94:	ldr	w0, [sp, #24]
  40fa98:	cmp	w0, #0x0
  40fa9c:	b.ne	40f8a4 <ferror@plt+0xd004>  // b.any
  40faa0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40faa4:	add	x0, x0, #0x198
  40faa8:	ldr	x0, [x0]
  40faac:	bl	4026f0 <fflush@plt>
  40fab0:	ldp	x29, x30, [sp], #48
  40fab4:	ret
  40fab8:	stp	x29, x30, [sp, #-48]!
  40fabc:	mov	x29, sp
  40fac0:	str	x19, [sp, #16]
  40fac4:	str	x0, [sp, #40]
  40fac8:	str	w1, [sp, #36]
  40facc:	str	w2, [sp, #32]
  40fad0:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  40fad4:	add	x0, x0, #0x7f4
  40fad8:	ldr	w0, [x0]
  40fadc:	cmp	w0, #0x0
  40fae0:	b.eq	40fd2c <ferror@plt+0xd48c>  // b.none
  40fae4:	ldr	w0, [sp, #36]
  40fae8:	cmp	w0, #0xff
  40faec:	b.ne	40fb70 <ferror@plt+0xd2d0>  // b.any
  40faf0:	ldr	w0, [sp, #32]
  40faf4:	cmp	w0, #0xff
  40faf8:	b.hi	40fb48 <ferror@plt+0xd2a8>  // b.pmore
  40fafc:	ldr	w0, [sp, #32]
  40fb00:	cmp	w0, #0xeb
  40fb04:	b.ls	40fb48 <ferror@plt+0xd2a8>  // b.plast
  40fb08:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fb0c:	add	x0, x0, #0x198
  40fb10:	ldr	x4, [x0]
  40fb14:	ldr	w0, [sp, #32]
  40fb18:	sub	w1, w0, #0xec
  40fb1c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fb20:	add	x0, x0, #0xc18
  40fb24:	sxtw	x1, w1
  40fb28:	ldr	x0, [x0, x1, lsl #3]
  40fb2c:	mov	x3, x0
  40fb30:	ldr	x2, [sp, #40]
  40fb34:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fb38:	add	x1, x0, #0x318
  40fb3c:	mov	x0, x4
  40fb40:	bl	402860 <fprintf@plt>
  40fb44:	b	40fcb8 <ferror@plt+0xd418>
  40fb48:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fb4c:	add	x0, x0, #0x198
  40fb50:	ldr	x4, [x0]
  40fb54:	ldr	w3, [sp, #32]
  40fb58:	ldr	x2, [sp, #40]
  40fb5c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fb60:	add	x1, x0, #0x328
  40fb64:	mov	x0, x4
  40fb68:	bl	402860 <fprintf@plt>
  40fb6c:	b	40fcb8 <ferror@plt+0xd418>
  40fb70:	ldr	w0, [sp, #36]
  40fb74:	cmp	w0, #0xfb
  40fb78:	b.eq	40fbcc <ferror@plt+0xd32c>  // b.none
  40fb7c:	ldr	w0, [sp, #36]
  40fb80:	cmp	w0, #0xfc
  40fb84:	b.eq	40fbc0 <ferror@plt+0xd320>  // b.none
  40fb88:	ldr	w0, [sp, #36]
  40fb8c:	cmp	w0, #0xfd
  40fb90:	b.eq	40fbb4 <ferror@plt+0xd314>  // b.none
  40fb94:	ldr	w0, [sp, #36]
  40fb98:	cmp	w0, #0xfe
  40fb9c:	b.ne	40fbac <ferror@plt+0xd30c>  // b.any
  40fba0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fba4:	add	x0, x0, #0x80
  40fba8:	b	40fbd4 <ferror@plt+0xd334>
  40fbac:	mov	x0, #0x0                   	// #0
  40fbb0:	b	40fbd4 <ferror@plt+0xd334>
  40fbb4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fbb8:	add	x0, x0, #0x78
  40fbbc:	b	40fbd4 <ferror@plt+0xd334>
  40fbc0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fbc4:	add	x0, x0, #0x70
  40fbc8:	b	40fbd4 <ferror@plt+0xd334>
  40fbcc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fbd0:	add	x0, x0, #0x68
  40fbd4:	mov	x19, x0
  40fbd8:	cmp	x19, #0x0
  40fbdc:	b.eq	40fc90 <ferror@plt+0xd3f0>  // b.none
  40fbe0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fbe4:	add	x0, x0, #0x198
  40fbe8:	ldr	x4, [x0]
  40fbec:	mov	x3, x19
  40fbf0:	ldr	x2, [sp, #40]
  40fbf4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fbf8:	add	x1, x0, #0x338
  40fbfc:	mov	x0, x4
  40fc00:	bl	402860 <fprintf@plt>
  40fc04:	ldr	w0, [sp, #32]
  40fc08:	cmp	w0, #0x27
  40fc0c:	b.hi	40fc38 <ferror@plt+0xd398>  // b.pmore
  40fc10:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fc14:	add	x0, x0, #0x198
  40fc18:	ldr	x2, [x0]
  40fc1c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fc20:	add	x0, x0, #0xcc0
  40fc24:	ldrsw	x1, [sp, #32]
  40fc28:	ldr	x0, [x0, x1, lsl #3]
  40fc2c:	mov	x1, x2
  40fc30:	bl	4022d0 <fputs@plt>
  40fc34:	b	40fcb8 <ferror@plt+0xd418>
  40fc38:	ldr	w0, [sp, #32]
  40fc3c:	cmp	w0, #0xff
  40fc40:	b.ne	40fc6c <ferror@plt+0xd3cc>  // b.any
  40fc44:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fc48:	add	x0, x0, #0x198
  40fc4c:	ldr	x0, [x0]
  40fc50:	mov	x3, x0
  40fc54:	mov	x2, #0x5                   	// #5
  40fc58:	mov	x1, #0x1                   	// #1
  40fc5c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fc60:	add	x0, x0, #0x340
  40fc64:	bl	4026c0 <fwrite@plt>
  40fc68:	b	40fcb8 <ferror@plt+0xd418>
  40fc6c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fc70:	add	x0, x0, #0x198
  40fc74:	ldr	x3, [x0]
  40fc78:	ldr	w2, [sp, #32]
  40fc7c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fc80:	add	x1, x0, #0x348
  40fc84:	mov	x0, x3
  40fc88:	bl	402860 <fprintf@plt>
  40fc8c:	b	40fcb8 <ferror@plt+0xd418>
  40fc90:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fc94:	add	x0, x0, #0x198
  40fc98:	ldr	x5, [x0]
  40fc9c:	ldr	w4, [sp, #32]
  40fca0:	ldr	w3, [sp, #36]
  40fca4:	ldr	x2, [sp, #40]
  40fca8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fcac:	add	x1, x0, #0x350
  40fcb0:	mov	x0, x5
  40fcb4:	bl	402860 <fprintf@plt>
  40fcb8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fcbc:	add	x0, x0, #0x198
  40fcc0:	ldr	x1, [x0]
  40fcc4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fcc8:	add	x0, x0, #0x8
  40fccc:	ldr	x0, [x0]
  40fcd0:	cmp	x1, x0
  40fcd4:	b.ne	40fd10 <ferror@plt+0xd470>  // b.any
  40fcd8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fcdc:	add	x0, x0, #0x198
  40fce0:	ldr	x0, [x0]
  40fce4:	mov	x3, x0
  40fce8:	mov	x2, #0x2                   	// #2
  40fcec:	mov	x1, #0x1                   	// #1
  40fcf0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fcf4:	add	x0, x0, #0x310
  40fcf8:	bl	4026c0 <fwrite@plt>
  40fcfc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fd00:	add	x0, x0, #0x198
  40fd04:	ldr	x0, [x0]
  40fd08:	bl	4026f0 <fflush@plt>
  40fd0c:	b	40fd30 <ferror@plt+0xd490>
  40fd10:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  40fd14:	add	x0, x0, #0x198
  40fd18:	ldr	x0, [x0]
  40fd1c:	mov	x1, x0
  40fd20:	mov	w0, #0xa                   	// #10
  40fd24:	bl	4023b0 <fputc@plt>
  40fd28:	b	40fd30 <ferror@plt+0xd490>
  40fd2c:	nop
  40fd30:	ldr	x19, [sp, #16]
  40fd34:	ldp	x29, x30, [sp], #48
  40fd38:	ret
  40fd3c:	stp	x29, x30, [sp, #-32]!
  40fd40:	mov	x29, sp
  40fd44:	str	x19, [sp, #16]
  40fd48:	mov	w19, #0x0                   	// #0
  40fd4c:	b	41027c <ferror@plt+0xd9dc>
  40fd50:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fd54:	add	x1, x0, #0x630
  40fd58:	sxtw	x0, w19
  40fd5c:	ldrb	w0, [x1, x0]
  40fd60:	cmp	w0, #0x0
  40fd64:	b.eq	40ff48 <ferror@plt+0xd6a8>  // b.none
  40fd68:	mov	w0, w19
  40fd6c:	cmp	w0, #0x27
  40fd70:	b.hi	40fdac <ferror@plt+0xd50c>  // b.pmore
  40fd74:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fd78:	add	x0, x0, #0xcc0
  40fd7c:	sxtw	x1, w19
  40fd80:	ldr	x3, [x0, x1, lsl #3]
  40fd84:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fd88:	add	x1, x0, #0x630
  40fd8c:	sxtw	x0, w19
  40fd90:	ldrb	w0, [x1, x0]
  40fd94:	mov	w2, w0
  40fd98:	mov	x1, x3
  40fd9c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fda0:	add	x0, x0, #0x360
  40fda4:	bl	402800 <printf@plt>
  40fda8:	b	40fe24 <ferror@plt+0xd584>
  40fdac:	mov	w0, w19
  40fdb0:	cmp	w0, #0xff
  40fdb4:	b.hi	40fe00 <ferror@plt+0xd560>  // b.pmore
  40fdb8:	mov	w0, w19
  40fdbc:	cmp	w0, #0xeb
  40fdc0:	b.ls	40fe00 <ferror@plt+0xd560>  // b.plast
  40fdc4:	sub	w1, w19, #0xec
  40fdc8:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fdcc:	add	x0, x0, #0xc18
  40fdd0:	sxtw	x1, w1
  40fdd4:	ldr	x3, [x0, x1, lsl #3]
  40fdd8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fddc:	add	x1, x0, #0x630
  40fde0:	sxtw	x0, w19
  40fde4:	ldrb	w0, [x1, x0]
  40fde8:	mov	w2, w0
  40fdec:	mov	x1, x3
  40fdf0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fdf4:	add	x0, x0, #0x360
  40fdf8:	bl	402800 <printf@plt>
  40fdfc:	b	40fe24 <ferror@plt+0xd584>
  40fe00:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fe04:	add	x1, x0, #0x630
  40fe08:	sxtw	x0, w19
  40fe0c:	ldrb	w0, [x1, x0]
  40fe10:	mov	w2, w0
  40fe14:	mov	w1, w19
  40fe18:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fe1c:	add	x0, x0, #0x378
  40fe20:	bl	402800 <printf@plt>
  40fe24:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40fe28:	add	x1, x0, #0x530
  40fe2c:	sxtw	x0, w19
  40fe30:	ldrb	w0, [x1, x0]
  40fe34:	and	w0, w0, #0x8
  40fe38:	cmp	w0, #0x0
  40fe3c:	b.eq	40fec4 <ferror@plt+0xd624>  // b.none
  40fe40:	mov	w0, w19
  40fe44:	cmp	w0, #0x27
  40fe48:	b.hi	40fe70 <ferror@plt+0xd5d0>  // b.pmore
  40fe4c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fe50:	add	x0, x0, #0xcc0
  40fe54:	sxtw	x1, w19
  40fe58:	ldr	x0, [x0, x1, lsl #3]
  40fe5c:	mov	x1, x0
  40fe60:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fe64:	add	x0, x0, #0x390
  40fe68:	bl	402800 <printf@plt>
  40fe6c:	b	40ffe4 <ferror@plt+0xd744>
  40fe70:	mov	w0, w19
  40fe74:	cmp	w0, #0xff
  40fe78:	b.hi	40feb0 <ferror@plt+0xd610>  // b.pmore
  40fe7c:	mov	w0, w19
  40fe80:	cmp	w0, #0xeb
  40fe84:	b.ls	40feb0 <ferror@plt+0xd610>  // b.plast
  40fe88:	sub	w1, w19, #0xec
  40fe8c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fe90:	add	x0, x0, #0xc18
  40fe94:	sxtw	x1, w1
  40fe98:	ldr	x0, [x0, x1, lsl #3]
  40fe9c:	mov	x1, x0
  40fea0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fea4:	add	x0, x0, #0x390
  40fea8:	bl	402800 <printf@plt>
  40feac:	b	40ffe4 <ferror@plt+0xd744>
  40feb0:	mov	w1, w19
  40feb4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40feb8:	add	x0, x0, #0x3a0
  40febc:	bl	402800 <printf@plt>
  40fec0:	b	40ffe4 <ferror@plt+0xd744>
  40fec4:	mov	w0, w19
  40fec8:	cmp	w0, #0x27
  40fecc:	b.hi	40fef4 <ferror@plt+0xd654>  // b.pmore
  40fed0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40fed4:	add	x0, x0, #0xcc0
  40fed8:	sxtw	x1, w19
  40fedc:	ldr	x0, [x0, x1, lsl #3]
  40fee0:	mov	x1, x0
  40fee4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40fee8:	add	x0, x0, #0x3b0
  40feec:	bl	402800 <printf@plt>
  40fef0:	b	40ffe4 <ferror@plt+0xd744>
  40fef4:	mov	w0, w19
  40fef8:	cmp	w0, #0xff
  40fefc:	b.hi	40ff34 <ferror@plt+0xd694>  // b.pmore
  40ff00:	mov	w0, w19
  40ff04:	cmp	w0, #0xeb
  40ff08:	b.ls	40ff34 <ferror@plt+0xd694>  // b.plast
  40ff0c:	sub	w1, w19, #0xec
  40ff10:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40ff14:	add	x0, x0, #0xc18
  40ff18:	sxtw	x1, w1
  40ff1c:	ldr	x0, [x0, x1, lsl #3]
  40ff20:	mov	x1, x0
  40ff24:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40ff28:	add	x0, x0, #0x3b0
  40ff2c:	bl	402800 <printf@plt>
  40ff30:	b	40ffe4 <ferror@plt+0xd744>
  40ff34:	mov	w1, w19
  40ff38:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40ff3c:	add	x0, x0, #0x3c0
  40ff40:	bl	402800 <printf@plt>
  40ff44:	b	40ffe4 <ferror@plt+0xd744>
  40ff48:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ff4c:	add	x1, x0, #0x530
  40ff50:	sxtw	x0, w19
  40ff54:	ldrb	w0, [x1, x0]
  40ff58:	and	w0, w0, #0x4
  40ff5c:	cmp	w0, #0x0
  40ff60:	b.eq	40ffe4 <ferror@plt+0xd744>  // b.none
  40ff64:	mov	w0, w19
  40ff68:	cmp	w0, #0x27
  40ff6c:	b.hi	40ff94 <ferror@plt+0xd6f4>  // b.pmore
  40ff70:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40ff74:	add	x0, x0, #0xcc0
  40ff78:	sxtw	x1, w19
  40ff7c:	ldr	x0, [x0, x1, lsl #3]
  40ff80:	mov	x1, x0
  40ff84:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40ff88:	add	x0, x0, #0x3d0
  40ff8c:	bl	402800 <printf@plt>
  40ff90:	b	40ffe4 <ferror@plt+0xd744>
  40ff94:	mov	w0, w19
  40ff98:	cmp	w0, #0xff
  40ff9c:	b.hi	40ffd4 <ferror@plt+0xd734>  // b.pmore
  40ffa0:	mov	w0, w19
  40ffa4:	cmp	w0, #0xeb
  40ffa8:	b.ls	40ffd4 <ferror@plt+0xd734>  // b.plast
  40ffac:	sub	w1, w19, #0xec
  40ffb0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  40ffb4:	add	x0, x0, #0xc18
  40ffb8:	sxtw	x1, w1
  40ffbc:	ldr	x0, [x0, x1, lsl #3]
  40ffc0:	mov	x1, x0
  40ffc4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40ffc8:	add	x0, x0, #0x3d0
  40ffcc:	bl	402800 <printf@plt>
  40ffd0:	b	40ffe4 <ferror@plt+0xd744>
  40ffd4:	mov	w1, w19
  40ffd8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  40ffdc:	add	x0, x0, #0x3e0
  40ffe0:	bl	402800 <printf@plt>
  40ffe4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  40ffe8:	add	x1, x0, #0x730
  40ffec:	sxtw	x0, w19
  40fff0:	ldrb	w0, [x1, x0]
  40fff4:	cmp	w0, #0x0
  40fff8:	b.eq	4101dc <ferror@plt+0xd93c>  // b.none
  40fffc:	mov	w0, w19
  410000:	cmp	w0, #0x27
  410004:	b.hi	410040 <ferror@plt+0xd7a0>  // b.pmore
  410008:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41000c:	add	x0, x0, #0xcc0
  410010:	sxtw	x1, w19
  410014:	ldr	x3, [x0, x1, lsl #3]
  410018:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41001c:	add	x1, x0, #0x730
  410020:	sxtw	x0, w19
  410024:	ldrb	w0, [x1, x0]
  410028:	mov	w2, w0
  41002c:	mov	x1, x3
  410030:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410034:	add	x0, x0, #0x3f0
  410038:	bl	402800 <printf@plt>
  41003c:	b	4100b8 <ferror@plt+0xd818>
  410040:	mov	w0, w19
  410044:	cmp	w0, #0xff
  410048:	b.hi	410094 <ferror@plt+0xd7f4>  // b.pmore
  41004c:	mov	w0, w19
  410050:	cmp	w0, #0xeb
  410054:	b.ls	410094 <ferror@plt+0xd7f4>  // b.plast
  410058:	sub	w1, w19, #0xec
  41005c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410060:	add	x0, x0, #0xc18
  410064:	sxtw	x1, w1
  410068:	ldr	x3, [x0, x1, lsl #3]
  41006c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  410070:	add	x1, x0, #0x730
  410074:	sxtw	x0, w19
  410078:	ldrb	w0, [x1, x0]
  41007c:	mov	w2, w0
  410080:	mov	x1, x3
  410084:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410088:	add	x0, x0, #0x3f0
  41008c:	bl	402800 <printf@plt>
  410090:	b	4100b8 <ferror@plt+0xd818>
  410094:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  410098:	add	x1, x0, #0x730
  41009c:	sxtw	x0, w19
  4100a0:	ldrb	w0, [x1, x0]
  4100a4:	mov	w2, w0
  4100a8:	mov	w1, w19
  4100ac:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4100b0:	add	x0, x0, #0x408
  4100b4:	bl	402800 <printf@plt>
  4100b8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4100bc:	add	x1, x0, #0x530
  4100c0:	sxtw	x0, w19
  4100c4:	ldrb	w0, [x1, x0]
  4100c8:	and	w0, w0, #0x2
  4100cc:	cmp	w0, #0x0
  4100d0:	b.eq	410158 <ferror@plt+0xd8b8>  // b.none
  4100d4:	mov	w0, w19
  4100d8:	cmp	w0, #0x27
  4100dc:	b.hi	410104 <ferror@plt+0xd864>  // b.pmore
  4100e0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4100e4:	add	x0, x0, #0xcc0
  4100e8:	sxtw	x1, w19
  4100ec:	ldr	x0, [x0, x1, lsl #3]
  4100f0:	mov	x1, x0
  4100f4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4100f8:	add	x0, x0, #0x420
  4100fc:	bl	402800 <printf@plt>
  410100:	b	410278 <ferror@plt+0xd9d8>
  410104:	mov	w0, w19
  410108:	cmp	w0, #0xff
  41010c:	b.hi	410144 <ferror@plt+0xd8a4>  // b.pmore
  410110:	mov	w0, w19
  410114:	cmp	w0, #0xeb
  410118:	b.ls	410144 <ferror@plt+0xd8a4>  // b.plast
  41011c:	sub	w1, w19, #0xec
  410120:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410124:	add	x0, x0, #0xc18
  410128:	sxtw	x1, w1
  41012c:	ldr	x0, [x0, x1, lsl #3]
  410130:	mov	x1, x0
  410134:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410138:	add	x0, x0, #0x420
  41013c:	bl	402800 <printf@plt>
  410140:	b	410278 <ferror@plt+0xd9d8>
  410144:	mov	w1, w19
  410148:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41014c:	add	x0, x0, #0x430
  410150:	bl	402800 <printf@plt>
  410154:	b	410278 <ferror@plt+0xd9d8>
  410158:	mov	w0, w19
  41015c:	cmp	w0, #0x27
  410160:	b.hi	410188 <ferror@plt+0xd8e8>  // b.pmore
  410164:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410168:	add	x0, x0, #0xcc0
  41016c:	sxtw	x1, w19
  410170:	ldr	x0, [x0, x1, lsl #3]
  410174:	mov	x1, x0
  410178:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41017c:	add	x0, x0, #0x440
  410180:	bl	402800 <printf@plt>
  410184:	b	410278 <ferror@plt+0xd9d8>
  410188:	mov	w0, w19
  41018c:	cmp	w0, #0xff
  410190:	b.hi	4101c8 <ferror@plt+0xd928>  // b.pmore
  410194:	mov	w0, w19
  410198:	cmp	w0, #0xeb
  41019c:	b.ls	4101c8 <ferror@plt+0xd928>  // b.plast
  4101a0:	sub	w1, w19, #0xec
  4101a4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4101a8:	add	x0, x0, #0xc18
  4101ac:	sxtw	x1, w1
  4101b0:	ldr	x0, [x0, x1, lsl #3]
  4101b4:	mov	x1, x0
  4101b8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4101bc:	add	x0, x0, #0x440
  4101c0:	bl	402800 <printf@plt>
  4101c4:	b	410278 <ferror@plt+0xd9d8>
  4101c8:	mov	w1, w19
  4101cc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4101d0:	add	x0, x0, #0x450
  4101d4:	bl	402800 <printf@plt>
  4101d8:	b	410278 <ferror@plt+0xd9d8>
  4101dc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4101e0:	add	x1, x0, #0x530
  4101e4:	sxtw	x0, w19
  4101e8:	ldrb	w0, [x1, x0]
  4101ec:	and	w0, w0, #0x1
  4101f0:	cmp	w0, #0x0
  4101f4:	b.eq	410278 <ferror@plt+0xd9d8>  // b.none
  4101f8:	mov	w0, w19
  4101fc:	cmp	w0, #0x27
  410200:	b.hi	410228 <ferror@plt+0xd988>  // b.pmore
  410204:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410208:	add	x0, x0, #0xcc0
  41020c:	sxtw	x1, w19
  410210:	ldr	x0, [x0, x1, lsl #3]
  410214:	mov	x1, x0
  410218:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41021c:	add	x0, x0, #0x460
  410220:	bl	402800 <printf@plt>
  410224:	b	410278 <ferror@plt+0xd9d8>
  410228:	mov	w0, w19
  41022c:	cmp	w0, #0xff
  410230:	b.hi	410268 <ferror@plt+0xd9c8>  // b.pmore
  410234:	mov	w0, w19
  410238:	cmp	w0, #0xeb
  41023c:	b.ls	410268 <ferror@plt+0xd9c8>  // b.plast
  410240:	sub	w1, w19, #0xec
  410244:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410248:	add	x0, x0, #0xc18
  41024c:	sxtw	x1, w1
  410250:	ldr	x0, [x0, x1, lsl #3]
  410254:	mov	x1, x0
  410258:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41025c:	add	x0, x0, #0x460
  410260:	bl	402800 <printf@plt>
  410264:	b	410278 <ferror@plt+0xd9d8>
  410268:	mov	w1, w19
  41026c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410270:	add	x0, x0, #0x470
  410274:	bl	402800 <printf@plt>
  410278:	add	w19, w19, #0x1
  41027c:	cmp	w19, #0xff
  410280:	b.le	40fd50 <ferror@plt+0xd4b0>
  410284:	nop
  410288:	nop
  41028c:	ldr	x19, [sp, #16]
  410290:	ldp	x29, x30, [sp], #32
  410294:	ret
  410298:	stp	x29, x30, [sp, #-144]!
  41029c:	mov	x29, sp
  4102a0:	stp	x19, x20, [sp, #16]
  4102a4:	str	x21, [sp, #32]
  4102a8:	strb	w0, [sp, #63]
  4102ac:	str	x1, [sp, #48]
  4102b0:	str	w2, [sp, #56]
  4102b4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  4102b8:	add	x0, x0, #0x7f4
  4102bc:	ldr	w0, [x0]
  4102c0:	cmp	w0, #0x0
  4102c4:	b.ne	4102f8 <ferror@plt+0xda58>  // b.any
  4102c8:	ldrb	w0, [sp, #63]
  4102cc:	cmp	w0, #0x0
  4102d0:	b.eq	4102f8 <ferror@plt+0xda58>  // b.none
  4102d4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4102d8:	add	x0, x0, #0x50
  4102dc:	ldr	w0, [x0]
  4102e0:	cmp	w0, #0x0
  4102e4:	b.eq	411f14 <ferror@plt+0xf674>  // b.none
  4102e8:	ldr	x0, [sp, #48]
  4102ec:	ldrb	w0, [x0]
  4102f0:	cmp	w0, #0x5
  4102f4:	b.ne	411f14 <ferror@plt+0xf674>  // b.any
  4102f8:	ldrb	w0, [sp, #63]
  4102fc:	cmp	w0, #0x0
  410300:	b.eq	41052c <ferror@plt+0xdc8c>  // b.none
  410304:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410308:	add	x0, x0, #0x198
  41030c:	ldr	x3, [x0]
  410310:	ldrb	w0, [sp, #63]
  410314:	cmp	w0, #0x3c
  410318:	b.ne	410328 <ferror@plt+0xda88>  // b.any
  41031c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410320:	add	x0, x0, #0x480
  410324:	b	410330 <ferror@plt+0xda90>
  410328:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41032c:	add	x0, x0, #0x488
  410330:	mov	x2, x0
  410334:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410338:	add	x1, x0, #0x490
  41033c:	mov	x0, x3
  410340:	bl	402860 <fprintf@plt>
  410344:	ldr	w0, [sp, #56]
  410348:	cmp	w0, #0x2
  41034c:	b.le	410520 <ferror@plt+0xdc80>
  410350:	ldrsw	x0, [sp, #56]
  410354:	sub	x0, x0, #0x2
  410358:	ldr	x1, [sp, #48]
  41035c:	add	x0, x1, x0
  410360:	ldrb	w0, [x0]
  410364:	mov	w19, w0
  410368:	ldrsw	x0, [sp, #56]
  41036c:	sub	x0, x0, #0x1
  410370:	ldr	x1, [sp, #48]
  410374:	add	x0, x1, x0
  410378:	ldrb	w0, [x0]
  41037c:	mov	w20, w0
  410380:	cmp	w19, #0xff
  410384:	b.ne	410390 <ferror@plt+0xdaf0>  // b.any
  410388:	cmp	w20, #0xf0
  41038c:	b.eq	410520 <ferror@plt+0xdc80>  // b.none
  410390:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410394:	add	x0, x0, #0x198
  410398:	ldr	x0, [x0]
  41039c:	mov	x3, x0
  4103a0:	mov	x2, #0xf                   	// #15
  4103a4:	mov	x1, #0x1                   	// #1
  4103a8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4103ac:	add	x0, x0, #0x4a0
  4103b0:	bl	4026c0 <fwrite@plt>
  4103b4:	mov	w0, w19
  4103b8:	cmp	w0, #0x27
  4103bc:	b.hi	4103f4 <ferror@plt+0xdb54>  // b.pmore
  4103c0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4103c4:	add	x0, x0, #0x198
  4103c8:	ldr	x3, [x0]
  4103cc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4103d0:	add	x0, x0, #0xcc0
  4103d4:	sxtw	x1, w19
  4103d8:	ldr	x0, [x0, x1, lsl #3]
  4103dc:	mov	x2, x0
  4103e0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4103e4:	add	x1, x0, #0x4b0
  4103e8:	mov	x0, x3
  4103ec:	bl	402860 <fprintf@plt>
  4103f0:	b	410464 <ferror@plt+0xdbc4>
  4103f4:	mov	w0, w19
  4103f8:	cmp	w0, #0xff
  4103fc:	b.hi	410444 <ferror@plt+0xdba4>  // b.pmore
  410400:	mov	w0, w19
  410404:	cmp	w0, #0xeb
  410408:	b.ls	410444 <ferror@plt+0xdba4>  // b.plast
  41040c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410410:	add	x0, x0, #0x198
  410414:	ldr	x3, [x0]
  410418:	sub	w1, w19, #0xec
  41041c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410420:	add	x0, x0, #0xc18
  410424:	sxtw	x1, w1
  410428:	ldr	x0, [x0, x1, lsl #3]
  41042c:	mov	x2, x0
  410430:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410434:	add	x1, x0, #0x4b0
  410438:	mov	x0, x3
  41043c:	bl	402860 <fprintf@plt>
  410440:	b	410464 <ferror@plt+0xdbc4>
  410444:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410448:	add	x0, x0, #0x198
  41044c:	ldr	x3, [x0]
  410450:	mov	w2, w19
  410454:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410458:	add	x1, x0, #0x4b8
  41045c:	mov	x0, x3
  410460:	bl	402860 <fprintf@plt>
  410464:	mov	w0, w20
  410468:	cmp	w0, #0x27
  41046c:	b.hi	410498 <ferror@plt+0xdbf8>  // b.pmore
  410470:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410474:	add	x0, x0, #0x198
  410478:	ldr	x2, [x0]
  41047c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410480:	add	x0, x0, #0xcc0
  410484:	sxtw	x1, w20
  410488:	ldr	x0, [x0, x1, lsl #3]
  41048c:	mov	x1, x2
  410490:	bl	4022d0 <fputs@plt>
  410494:	b	4104fc <ferror@plt+0xdc5c>
  410498:	mov	w0, w20
  41049c:	cmp	w0, #0xff
  4104a0:	b.hi	4104dc <ferror@plt+0xdc3c>  // b.pmore
  4104a4:	mov	w0, w20
  4104a8:	cmp	w0, #0xeb
  4104ac:	b.ls	4104dc <ferror@plt+0xdc3c>  // b.plast
  4104b0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4104b4:	add	x0, x0, #0x198
  4104b8:	ldr	x2, [x0]
  4104bc:	sub	w1, w20, #0xec
  4104c0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4104c4:	add	x0, x0, #0xc18
  4104c8:	sxtw	x1, w1
  4104cc:	ldr	x0, [x0, x1, lsl #3]
  4104d0:	mov	x1, x2
  4104d4:	bl	4022d0 <fputs@plt>
  4104d8:	b	4104fc <ferror@plt+0xdc5c>
  4104dc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4104e0:	add	x0, x0, #0x198
  4104e4:	ldr	x3, [x0]
  4104e8:	mov	w2, w20
  4104ec:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4104f0:	add	x1, x0, #0x348
  4104f4:	mov	x0, x3
  4104f8:	bl	402860 <fprintf@plt>
  4104fc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410500:	add	x0, x0, #0x198
  410504:	ldr	x0, [x0]
  410508:	mov	x3, x0
  41050c:	mov	x2, #0xf                   	// #15
  410510:	mov	x1, #0x1                   	// #1
  410514:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410518:	add	x0, x0, #0x4c0
  41051c:	bl	4026c0 <fwrite@plt>
  410520:	ldr	w0, [sp, #56]
  410524:	sub	w0, w0, #0x2
  410528:	str	w0, [sp, #56]
  41052c:	ldr	w0, [sp, #56]
  410530:	cmp	w0, #0x0
  410534:	b.gt	410590 <ferror@plt+0xdcf0>
  410538:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41053c:	add	x0, x0, #0x198
  410540:	ldr	x0, [x0]
  410544:	mov	x3, x0
  410548:	mov	x2, #0x14                  	// #20
  41054c:	mov	x1, #0x1                   	// #1
  410550:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410554:	add	x0, x0, #0x4d0
  410558:	bl	4026c0 <fwrite@plt>
  41055c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410560:	add	x0, x0, #0x198
  410564:	ldr	x1, [x0]
  410568:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41056c:	add	x0, x0, #0x8
  410570:	ldr	x0, [x0]
  410574:	cmp	x1, x0
  410578:	b.ne	411f10 <ferror@plt+0xf670>  // b.any
  41057c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410580:	add	x0, x0, #0x198
  410584:	ldr	x0, [x0]
  410588:	bl	4026f0 <fflush@plt>
  41058c:	b	411f10 <ferror@plt+0xf670>
  410590:	ldr	x0, [sp, #48]
  410594:	ldrb	w0, [x0]
  410598:	cmp	w0, #0x27
  41059c:	b.eq	411a98 <ferror@plt+0xf1f8>  // b.none
  4105a0:	cmp	w0, #0x27
  4105a4:	b.gt	411da8 <ferror@plt+0xf508>
  4105a8:	cmp	w0, #0x23
  4105ac:	b.eq	4119ac <ferror@plt+0xf10c>  // b.none
  4105b0:	cmp	w0, #0x23
  4105b4:	b.gt	411da8 <ferror@plt+0xf508>
  4105b8:	cmp	w0, #0x22
  4105bc:	b.eq	410c00 <ferror@plt+0xe360>  // b.none
  4105c0:	cmp	w0, #0x22
  4105c4:	b.gt	411da8 <ferror@plt+0xf508>
  4105c8:	cmp	w0, #0x21
  4105cc:	b.eq	410874 <ferror@plt+0xdfd4>  // b.none
  4105d0:	cmp	w0, #0x21
  4105d4:	b.gt	411da8 <ferror@plt+0xf508>
  4105d8:	cmp	w0, #0x20
  4105dc:	b.eq	4106f4 <ferror@plt+0xde54>  // b.none
  4105e0:	cmp	w0, #0x20
  4105e4:	b.gt	411da8 <ferror@plt+0xf508>
  4105e8:	cmp	w0, #0x1f
  4105ec:	b.eq	410a24 <ferror@plt+0xe184>  // b.none
  4105f0:	cmp	w0, #0x1f
  4105f4:	b.gt	411da8 <ferror@plt+0xf508>
  4105f8:	cmp	w0, #0x5
  4105fc:	b.eq	4114b8 <ferror@plt+0xec18>  // b.none
  410600:	cmp	w0, #0x18
  410604:	b.ne	411da8 <ferror@plt+0xf508>  // b.any
  410608:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41060c:	add	x0, x0, #0x198
  410610:	ldr	x0, [x0]
  410614:	mov	x3, x0
  410618:	mov	x2, #0xe                   	// #14
  41061c:	mov	x1, #0x1                   	// #1
  410620:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410624:	add	x0, x0, #0x4e8
  410628:	bl	4026c0 <fwrite@plt>
  41062c:	ldr	x0, [sp, #48]
  410630:	add	x0, x0, #0x1
  410634:	ldrb	w0, [x0]
  410638:	cmp	w0, #0x0
  41063c:	b.eq	41064c <ferror@plt+0xddac>  // b.none
  410640:	cmp	w0, #0x1
  410644:	b.eq	410684 <ferror@plt+0xdde4>  // b.none
  410648:	b	4106ac <ferror@plt+0xde0c>
  41064c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410650:	add	x0, x0, #0x198
  410654:	ldr	x4, [x0]
  410658:	ldr	w0, [sp, #56]
  41065c:	sub	w1, w0, #0x2
  410660:	ldr	x0, [sp, #48]
  410664:	add	x0, x0, #0x2
  410668:	mov	x3, x0
  41066c:	mov	w2, w1
  410670:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410674:	add	x1, x0, #0x4f8
  410678:	mov	x0, x4
  41067c:	bl	402860 <fprintf@plt>
  410680:	b	4106f0 <ferror@plt+0xde50>
  410684:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410688:	add	x0, x0, #0x198
  41068c:	ldr	x0, [x0]
  410690:	mov	x3, x0
  410694:	mov	x2, #0x4                   	// #4
  410698:	mov	x1, #0x1                   	// #1
  41069c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4106a0:	add	x0, x0, #0x508
  4106a4:	bl	4026c0 <fwrite@plt>
  4106a8:	b	4106f0 <ferror@plt+0xde50>
  4106ac:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4106b0:	add	x0, x0, #0x198
  4106b4:	ldr	x4, [x0]
  4106b8:	ldr	x0, [sp, #48]
  4106bc:	add	x0, x0, #0x1
  4106c0:	ldrb	w0, [x0]
  4106c4:	mov	w1, w0
  4106c8:	ldr	x0, [sp, #48]
  4106cc:	add	x0, x0, #0x1
  4106d0:	ldrb	w0, [x0]
  4106d4:	mov	w3, w0
  4106d8:	mov	w2, w1
  4106dc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4106e0:	add	x1, x0, #0x510
  4106e4:	mov	x0, x4
  4106e8:	bl	402860 <fprintf@plt>
  4106ec:	b	411e70 <ferror@plt+0xf5d0>
  4106f0:	b	411e70 <ferror@plt+0xf5d0>
  4106f4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4106f8:	add	x0, x0, #0x198
  4106fc:	ldr	x0, [x0]
  410700:	mov	x3, x0
  410704:	mov	x2, #0xe                   	// #14
  410708:	mov	x1, #0x1                   	// #1
  41070c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410710:	add	x0, x0, #0x530
  410714:	bl	4026c0 <fwrite@plt>
  410718:	ldr	w0, [sp, #56]
  41071c:	cmp	w0, #0x1
  410720:	b.gt	41074c <ferror@plt+0xdeac>
  410724:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410728:	add	x0, x0, #0x198
  41072c:	ldr	x0, [x0]
  410730:	mov	x3, x0
  410734:	mov	x2, #0x15                  	// #21
  410738:	mov	x1, #0x1                   	// #1
  41073c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410740:	add	x0, x0, #0x540
  410744:	bl	4026c0 <fwrite@plt>
  410748:	b	411e70 <ferror@plt+0xf5d0>
  41074c:	ldr	x0, [sp, #48]
  410750:	add	x0, x0, #0x1
  410754:	ldrb	w0, [x0]
  410758:	cmp	w0, #0x0
  41075c:	b.ne	4107bc <ferror@plt+0xdf1c>  // b.any
  410760:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410764:	add	x0, x0, #0x198
  410768:	ldr	x0, [x0]
  41076c:	mov	x3, x0
  410770:	mov	x2, #0x4                   	// #4
  410774:	mov	x1, #0x1                   	// #1
  410778:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41077c:	add	x0, x0, #0x558
  410780:	bl	4026c0 <fwrite@plt>
  410784:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410788:	add	x0, x0, #0x198
  41078c:	ldr	x4, [x0]
  410790:	ldr	w0, [sp, #56]
  410794:	sub	w1, w0, #0x2
  410798:	ldr	x0, [sp, #48]
  41079c:	add	x0, x0, #0x2
  4107a0:	mov	x3, x0
  4107a4:	mov	w2, w1
  4107a8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4107ac:	add	x1, x0, #0x560
  4107b0:	mov	x0, x4
  4107b4:	bl	402860 <fprintf@plt>
  4107b8:	b	410870 <ferror@plt+0xdfd0>
  4107bc:	ldr	x0, [sp, #48]
  4107c0:	add	x0, x0, #0x1
  4107c4:	ldrb	w0, [x0]
  4107c8:	cmp	w0, #0x1
  4107cc:	b.ne	4107f8 <ferror@plt+0xdf58>  // b.any
  4107d0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4107d4:	add	x0, x0, #0x198
  4107d8:	ldr	x0, [x0]
  4107dc:	mov	x3, x0
  4107e0:	mov	x2, #0x5                   	// #5
  4107e4:	mov	x1, #0x1                   	// #1
  4107e8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4107ec:	add	x0, x0, #0x568
  4107f0:	bl	4026c0 <fwrite@plt>
  4107f4:	b	410824 <ferror@plt+0xdf84>
  4107f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4107fc:	add	x0, x0, #0x198
  410800:	ldr	x3, [x0]
  410804:	ldr	x0, [sp, #48]
  410808:	add	x0, x0, #0x1
  41080c:	ldrb	w0, [x0]
  410810:	mov	w2, w0
  410814:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410818:	add	x1, x0, #0x570
  41081c:	mov	x0, x3
  410820:	bl	402860 <fprintf@plt>
  410824:	mov	w19, #0x2                   	// #2
  410828:	b	410860 <ferror@plt+0xdfc0>
  41082c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410830:	add	x0, x0, #0x198
  410834:	ldr	x3, [x0]
  410838:	sxtw	x0, w19
  41083c:	ldr	x1, [sp, #48]
  410840:	add	x0, x1, x0
  410844:	ldrb	w0, [x0]
  410848:	mov	w2, w0
  41084c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410850:	add	x1, x0, #0x580
  410854:	mov	x0, x3
  410858:	bl	402860 <fprintf@plt>
  41085c:	add	w19, w19, #0x1
  410860:	ldr	w0, [sp, #56]
  410864:	cmp	w19, w0
  410868:	b.lt	41082c <ferror@plt+0xdf8c>  // b.tstop
  41086c:	nop
  410870:	b	411e70 <ferror@plt+0xf5d0>
  410874:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410878:	add	x0, x0, #0x198
  41087c:	ldr	x0, [x0]
  410880:	mov	x3, x0
  410884:	mov	x2, #0x13                  	// #19
  410888:	mov	x1, #0x1                   	// #1
  41088c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410890:	add	x0, x0, #0x588
  410894:	bl	4026c0 <fwrite@plt>
  410898:	ldr	w0, [sp, #56]
  41089c:	cmp	w0, #0x1
  4108a0:	b.gt	4108cc <ferror@plt+0xe02c>
  4108a4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4108a8:	add	x0, x0, #0x198
  4108ac:	ldr	x0, [x0]
  4108b0:	mov	x3, x0
  4108b4:	mov	x2, #0x15                  	// #21
  4108b8:	mov	x1, #0x1                   	// #1
  4108bc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4108c0:	add	x0, x0, #0x540
  4108c4:	bl	4026c0 <fwrite@plt>
  4108c8:	b	411e70 <ferror@plt+0xf5d0>
  4108cc:	ldr	x0, [sp, #48]
  4108d0:	add	x0, x0, #0x1
  4108d4:	ldrb	w0, [x0]
  4108d8:	cmp	w0, #0x3
  4108dc:	b.eq	410984 <ferror@plt+0xe0e4>  // b.none
  4108e0:	cmp	w0, #0x3
  4108e4:	b.gt	4109ac <ferror@plt+0xe10c>
  4108e8:	cmp	w0, #0x2
  4108ec:	b.eq	41095c <ferror@plt+0xe0bc>  // b.none
  4108f0:	cmp	w0, #0x2
  4108f4:	b.gt	4109ac <ferror@plt+0xe10c>
  4108f8:	cmp	w0, #0x0
  4108fc:	b.eq	41090c <ferror@plt+0xe06c>  // b.none
  410900:	cmp	w0, #0x1
  410904:	b.eq	410934 <ferror@plt+0xe094>  // b.none
  410908:	b	4109ac <ferror@plt+0xe10c>
  41090c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410910:	add	x0, x0, #0x198
  410914:	ldr	x0, [x0]
  410918:	mov	x3, x0
  41091c:	mov	x2, #0x4                   	// #4
  410920:	mov	x1, #0x1                   	// #1
  410924:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410928:	add	x0, x0, #0x5a0
  41092c:	bl	4026c0 <fwrite@plt>
  410930:	b	4109d8 <ferror@plt+0xe138>
  410934:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410938:	add	x0, x0, #0x198
  41093c:	ldr	x0, [x0]
  410940:	mov	x3, x0
  410944:	mov	x2, #0x3                   	// #3
  410948:	mov	x1, #0x1                   	// #1
  41094c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410950:	add	x0, x0, #0x5a8
  410954:	bl	4026c0 <fwrite@plt>
  410958:	b	4109d8 <ferror@plt+0xe138>
  41095c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410960:	add	x0, x0, #0x198
  410964:	ldr	x0, [x0]
  410968:	mov	x3, x0
  41096c:	mov	x2, #0xc                   	// #12
  410970:	mov	x1, #0x1                   	// #1
  410974:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410978:	add	x0, x0, #0x5b0
  41097c:	bl	4026c0 <fwrite@plt>
  410980:	b	4109d8 <ferror@plt+0xe138>
  410984:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410988:	add	x0, x0, #0x198
  41098c:	ldr	x0, [x0]
  410990:	mov	x3, x0
  410994:	mov	x2, #0xc                   	// #12
  410998:	mov	x1, #0x1                   	// #1
  41099c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4109a0:	add	x0, x0, #0x5c0
  4109a4:	bl	4026c0 <fwrite@plt>
  4109a8:	b	4109d8 <ferror@plt+0xe138>
  4109ac:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4109b0:	add	x0, x0, #0x198
  4109b4:	ldr	x3, [x0]
  4109b8:	ldr	x0, [sp, #48]
  4109bc:	add	x0, x0, #0x1
  4109c0:	ldrb	w0, [x0]
  4109c4:	mov	w2, w0
  4109c8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4109cc:	add	x1, x0, #0x570
  4109d0:	mov	x0, x3
  4109d4:	bl	402860 <fprintf@plt>
  4109d8:	mov	w19, #0x2                   	// #2
  4109dc:	b	410a14 <ferror@plt+0xe174>
  4109e0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4109e4:	add	x0, x0, #0x198
  4109e8:	ldr	x3, [x0]
  4109ec:	sxtw	x0, w19
  4109f0:	ldr	x1, [sp, #48]
  4109f4:	add	x0, x1, x0
  4109f8:	ldrb	w0, [x0]
  4109fc:	mov	w2, w0
  410a00:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410a04:	add	x1, x0, #0x580
  410a08:	mov	x0, x3
  410a0c:	bl	402860 <fprintf@plt>
  410a10:	add	w19, w19, #0x1
  410a14:	ldr	w0, [sp, #56]
  410a18:	cmp	w19, w0
  410a1c:	b.lt	4109e0 <ferror@plt+0xe140>  // b.tstop
  410a20:	b	411e70 <ferror@plt+0xf5d0>
  410a24:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410a28:	add	x0, x0, #0x198
  410a2c:	ldr	x0, [x0]
  410a30:	mov	x3, x0
  410a34:	mov	x2, #0x4                   	// #4
  410a38:	mov	x1, #0x1                   	// #1
  410a3c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410a40:	add	x0, x0, #0x1f8
  410a44:	bl	4026c0 <fwrite@plt>
  410a48:	ldr	w0, [sp, #56]
  410a4c:	cmp	w0, #0x1
  410a50:	b.gt	410a7c <ferror@plt+0xe1dc>
  410a54:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410a58:	add	x0, x0, #0x198
  410a5c:	ldr	x0, [x0]
  410a60:	mov	x3, x0
  410a64:	mov	x2, #0x15                  	// #21
  410a68:	mov	x1, #0x1                   	// #1
  410a6c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410a70:	add	x0, x0, #0x540
  410a74:	bl	4026c0 <fwrite@plt>
  410a78:	b	411e70 <ferror@plt+0xf5d0>
  410a7c:	ldr	w0, [sp, #56]
  410a80:	cmp	w0, #0x2
  410a84:	b.ne	410ab8 <ferror@plt+0xe218>  // b.any
  410a88:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410a8c:	add	x0, x0, #0x198
  410a90:	ldr	x3, [x0]
  410a94:	ldr	x0, [sp, #48]
  410a98:	add	x0, x0, #0x1
  410a9c:	ldrb	w0, [x0]
  410aa0:	mov	w2, w0
  410aa4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410aa8:	add	x1, x0, #0x580
  410aac:	mov	x0, x3
  410ab0:	bl	402860 <fprintf@plt>
  410ab4:	b	411e70 <ferror@plt+0xf5d0>
  410ab8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410abc:	add	x0, x0, #0x198
  410ac0:	ldr	x5, [x0]
  410ac4:	ldr	x0, [sp, #48]
  410ac8:	add	x0, x0, #0x1
  410acc:	ldrb	w0, [x0]
  410ad0:	mov	w2, w0
  410ad4:	ldr	x0, [sp, #48]
  410ad8:	add	x0, x0, #0x2
  410adc:	ldrb	w0, [x0]
  410ae0:	mov	w3, w0
  410ae4:	ldr	x0, [sp, #48]
  410ae8:	add	x0, x0, #0x1
  410aec:	ldrb	w0, [x0]
  410af0:	lsl	w0, w0, #8
  410af4:	ldr	x1, [sp, #48]
  410af8:	add	x1, x1, #0x2
  410afc:	ldrb	w1, [x1]
  410b00:	orr	w0, w0, w1
  410b04:	mov	w4, w0
  410b08:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410b0c:	add	x1, x0, #0x5d0
  410b10:	mov	x0, x5
  410b14:	bl	402860 <fprintf@plt>
  410b18:	ldr	w0, [sp, #56]
  410b1c:	cmp	w0, #0x4
  410b20:	b.ne	410b54 <ferror@plt+0xe2b4>  // b.any
  410b24:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410b28:	add	x0, x0, #0x198
  410b2c:	ldr	x3, [x0]
  410b30:	ldr	x0, [sp, #48]
  410b34:	add	x0, x0, #0x3
  410b38:	ldrb	w0, [x0]
  410b3c:	mov	w2, w0
  410b40:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410b44:	add	x1, x0, #0x580
  410b48:	mov	x0, x3
  410b4c:	bl	402860 <fprintf@plt>
  410b50:	b	411e70 <ferror@plt+0xf5d0>
  410b54:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410b58:	add	x0, x0, #0x198
  410b5c:	ldr	x5, [x0]
  410b60:	ldr	x0, [sp, #48]
  410b64:	add	x0, x0, #0x3
  410b68:	ldrb	w0, [x0]
  410b6c:	mov	w2, w0
  410b70:	ldr	x0, [sp, #48]
  410b74:	add	x0, x0, #0x4
  410b78:	ldrb	w0, [x0]
  410b7c:	mov	w3, w0
  410b80:	ldr	x0, [sp, #48]
  410b84:	add	x0, x0, #0x3
  410b88:	ldrb	w0, [x0]
  410b8c:	lsl	w0, w0, #8
  410b90:	ldr	x1, [sp, #48]
  410b94:	add	x1, x1, #0x4
  410b98:	ldrb	w1, [x1]
  410b9c:	orr	w0, w0, w1
  410ba0:	mov	w4, w0
  410ba4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410ba8:	add	x1, x0, #0x5d0
  410bac:	mov	x0, x5
  410bb0:	bl	402860 <fprintf@plt>
  410bb4:	mov	w19, #0x5                   	// #5
  410bb8:	b	410bf0 <ferror@plt+0xe350>
  410bbc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410bc0:	add	x0, x0, #0x198
  410bc4:	ldr	x3, [x0]
  410bc8:	sxtw	x0, w19
  410bcc:	ldr	x1, [sp, #48]
  410bd0:	add	x0, x1, x0
  410bd4:	ldrb	w0, [x0]
  410bd8:	mov	w2, w0
  410bdc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410be0:	add	x1, x0, #0x580
  410be4:	mov	x0, x3
  410be8:	bl	402860 <fprintf@plt>
  410bec:	add	w19, w19, #0x1
  410bf0:	ldr	w0, [sp, #56]
  410bf4:	cmp	w19, w0
  410bf8:	b.lt	410bbc <ferror@plt+0xe31c>  // b.tstop
  410bfc:	b	411e70 <ferror@plt+0xf5d0>
  410c00:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410c04:	add	x0, x0, #0x198
  410c08:	ldr	x0, [x0]
  410c0c:	mov	x3, x0
  410c10:	mov	x2, #0x9                   	// #9
  410c14:	mov	x1, #0x1                   	// #1
  410c18:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410c1c:	add	x0, x0, #0x5e0
  410c20:	bl	4026c0 <fwrite@plt>
  410c24:	ldr	w0, [sp, #56]
  410c28:	cmp	w0, #0x1
  410c2c:	b.gt	410c58 <ferror@plt+0xe3b8>
  410c30:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410c34:	add	x0, x0, #0x198
  410c38:	ldr	x0, [x0]
  410c3c:	mov	x3, x0
  410c40:	mov	x2, #0x15                  	// #21
  410c44:	mov	x1, #0x1                   	// #1
  410c48:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410c4c:	add	x0, x0, #0x540
  410c50:	bl	4026c0 <fwrite@plt>
  410c54:	b	411e70 <ferror@plt+0xf5d0>
  410c58:	ldr	x0, [sp, #48]
  410c5c:	add	x0, x0, #0x1
  410c60:	ldrb	w0, [x0]
  410c64:	cmp	w0, #0xfe
  410c68:	b.eq	410d30 <ferror@plt+0xe490>  // b.none
  410c6c:	cmp	w0, #0xfe
  410c70:	b.gt	41143c <ferror@plt+0xeb9c>
  410c74:	cmp	w0, #0xfd
  410c78:	b.eq	410d08 <ferror@plt+0xe468>  // b.none
  410c7c:	cmp	w0, #0xfd
  410c80:	b.gt	41143c <ferror@plt+0xeb9c>
  410c84:	cmp	w0, #0xfc
  410c88:	b.eq	410ce0 <ferror@plt+0xe440>  // b.none
  410c8c:	cmp	w0, #0xfc
  410c90:	b.gt	41143c <ferror@plt+0xeb9c>
  410c94:	cmp	w0, #0xfb
  410c98:	b.eq	410cb8 <ferror@plt+0xe418>  // b.none
  410c9c:	cmp	w0, #0xfb
  410ca0:	b.gt	41143c <ferror@plt+0xeb9c>
  410ca4:	cmp	w0, #0x1
  410ca8:	b.eq	411220 <ferror@plt+0xe980>  // b.none
  410cac:	cmp	w0, #0x3
  410cb0:	b.eq	410e88 <ferror@plt+0xe5e8>  // b.none
  410cb4:	b	41143c <ferror@plt+0xeb9c>
  410cb8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410cbc:	add	x0, x0, #0x198
  410cc0:	ldr	x0, [x0]
  410cc4:	mov	x3, x0
  410cc8:	mov	x2, #0x5                   	// #5
  410ccc:	mov	x1, #0x1                   	// #1
  410cd0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410cd4:	add	x0, x0, #0x5f0
  410cd8:	bl	4026c0 <fwrite@plt>
  410cdc:	b	410d54 <ferror@plt+0xe4b4>
  410ce0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410ce4:	add	x0, x0, #0x198
  410ce8:	ldr	x0, [x0]
  410cec:	mov	x3, x0
  410cf0:	mov	x2, #0x5                   	// #5
  410cf4:	mov	x1, #0x1                   	// #1
  410cf8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410cfc:	add	x0, x0, #0x5f8
  410d00:	bl	4026c0 <fwrite@plt>
  410d04:	b	410d54 <ferror@plt+0xe4b4>
  410d08:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410d0c:	add	x0, x0, #0x198
  410d10:	ldr	x0, [x0]
  410d14:	mov	x3, x0
  410d18:	mov	x2, #0x3                   	// #3
  410d1c:	mov	x1, #0x1                   	// #1
  410d20:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410d24:	add	x0, x0, #0x600
  410d28:	bl	4026c0 <fwrite@plt>
  410d2c:	b	410d54 <ferror@plt+0xe4b4>
  410d30:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410d34:	add	x0, x0, #0x198
  410d38:	ldr	x0, [x0]
  410d3c:	mov	x3, x0
  410d40:	mov	x2, #0x5                   	// #5
  410d44:	mov	x1, #0x1                   	// #1
  410d48:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410d4c:	add	x0, x0, #0x608
  410d50:	bl	4026c0 <fwrite@plt>
  410d54:	ldr	w0, [sp, #56]
  410d58:	cmp	w0, #0x2
  410d5c:	b.gt	410d88 <ferror@plt+0xe4e8>
  410d60:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410d64:	add	x0, x0, #0x198
  410d68:	ldr	x0, [x0]
  410d6c:	mov	x3, x0
  410d70:	mov	x2, #0xe                   	// #14
  410d74:	mov	x1, #0x1                   	// #1
  410d78:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410d7c:	add	x0, x0, #0x610
  410d80:	bl	4026c0 <fwrite@plt>
  410d84:	b	4114b4 <ferror@plt+0xec14>
  410d88:	ldr	x0, [sp, #48]
  410d8c:	add	x0, x0, #0x2
  410d90:	ldrb	w0, [x0]
  410d94:	cmp	w0, #0x2
  410d98:	b.ne	410e0c <ferror@plt+0xe56c>  // b.any
  410d9c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410da0:	add	x0, x0, #0x198
  410da4:	ldr	x0, [x0]
  410da8:	mov	x3, x0
  410dac:	mov	x2, #0xc                   	// #12
  410db0:	mov	x1, #0x1                   	// #1
  410db4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410db8:	add	x0, x0, #0x620
  410dbc:	bl	4026c0 <fwrite@plt>
  410dc0:	mov	w19, #0x3                   	// #3
  410dc4:	b	410dfc <ferror@plt+0xe55c>
  410dc8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410dcc:	add	x0, x0, #0x198
  410dd0:	ldr	x3, [x0]
  410dd4:	sxtw	x0, w19
  410dd8:	ldr	x1, [sp, #48]
  410ddc:	add	x0, x1, x0
  410de0:	ldrb	w0, [x0]
  410de4:	mov	w2, w0
  410de8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410dec:	add	x1, x0, #0x630
  410df0:	mov	x0, x3
  410df4:	bl	402860 <fprintf@plt>
  410df8:	add	w19, w19, #0x1
  410dfc:	ldr	w0, [sp, #56]
  410e00:	cmp	w19, w0
  410e04:	b.lt	410dc8 <ferror@plt+0xe528>  // b.tstop
  410e08:	b	410e84 <ferror@plt+0xe5e4>
  410e0c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410e10:	add	x0, x0, #0x198
  410e14:	ldr	x3, [x0]
  410e18:	ldr	x0, [sp, #48]
  410e1c:	add	x0, x0, #0x2
  410e20:	ldrb	w0, [x0]
  410e24:	mov	w2, w0
  410e28:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410e2c:	add	x1, x0, #0x638
  410e30:	mov	x0, x3
  410e34:	bl	402860 <fprintf@plt>
  410e38:	mov	w19, #0x3                   	// #3
  410e3c:	b	410e74 <ferror@plt+0xe5d4>
  410e40:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410e44:	add	x0, x0, #0x198
  410e48:	ldr	x3, [x0]
  410e4c:	sxtw	x0, w19
  410e50:	ldr	x1, [sp, #48]
  410e54:	add	x0, x1, x0
  410e58:	ldrb	w0, [x0]
  410e5c:	mov	w2, w0
  410e60:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410e64:	add	x1, x0, #0x648
  410e68:	mov	x0, x3
  410e6c:	bl	402860 <fprintf@plt>
  410e70:	add	w19, w19, #0x1
  410e74:	ldr	w0, [sp, #56]
  410e78:	cmp	w19, w0
  410e7c:	b.lt	410e40 <ferror@plt+0xe5a0>  // b.tstop
  410e80:	nop
  410e84:	b	4114b4 <ferror@plt+0xec14>
  410e88:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410e8c:	add	x0, x0, #0x198
  410e90:	ldr	x0, [x0]
  410e94:	mov	x3, x0
  410e98:	mov	x2, #0x3                   	// #3
  410e9c:	mov	x1, #0x1                   	// #1
  410ea0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410ea4:	add	x0, x0, #0x650
  410ea8:	bl	4026c0 <fwrite@plt>
  410eac:	mov	w19, #0x2                   	// #2
  410eb0:	b	4111c8 <ferror@plt+0xe928>
  410eb4:	sxtw	x0, w19
  410eb8:	ldr	x1, [sp, #48]
  410ebc:	add	x0, x1, x0
  410ec0:	ldrb	w0, [x0]
  410ec4:	cmp	w0, #0x12
  410ec8:	b.hi	410f14 <ferror@plt+0xe674>  // b.pmore
  410ecc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410ed0:	add	x0, x0, #0x198
  410ed4:	ldr	x3, [x0]
  410ed8:	sxtw	x0, w19
  410edc:	ldr	x1, [sp, #48]
  410ee0:	add	x0, x1, x0
  410ee4:	ldrb	w0, [x0]
  410ee8:	mov	w1, w0
  410eec:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  410ef0:	add	x0, x0, #0xe08
  410ef4:	sxtw	x1, w1
  410ef8:	ldr	x0, [x0, x1, lsl #3]
  410efc:	mov	x2, x0
  410f00:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410f04:	add	x1, x0, #0x658
  410f08:	mov	x0, x3
  410f0c:	bl	402860 <fprintf@plt>
  410f10:	b	410f44 <ferror@plt+0xe6a4>
  410f14:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410f18:	add	x0, x0, #0x198
  410f1c:	ldr	x3, [x0]
  410f20:	sxtw	x0, w19
  410f24:	ldr	x1, [sp, #48]
  410f28:	add	x0, x1, x0
  410f2c:	ldrb	w0, [x0]
  410f30:	mov	w2, w0
  410f34:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410f38:	add	x1, x0, #0x648
  410f3c:	mov	x0, x3
  410f40:	bl	402860 <fprintf@plt>
  410f44:	sxtw	x0, w19
  410f48:	add	x0, x0, #0x1
  410f4c:	ldr	x1, [sp, #48]
  410f50:	add	x0, x1, x0
  410f54:	ldrb	w0, [x0]
  410f58:	and	w0, w0, #0x3
  410f5c:	cmp	w0, #0x3
  410f60:	b.eq	411008 <ferror@plt+0xe768>  // b.none
  410f64:	cmp	w0, #0x3
  410f68:	b.gt	411030 <ferror@plt+0xe790>
  410f6c:	cmp	w0, #0x2
  410f70:	b.eq	410fe0 <ferror@plt+0xe740>  // b.none
  410f74:	cmp	w0, #0x2
  410f78:	b.gt	411030 <ferror@plt+0xe790>
  410f7c:	cmp	w0, #0x0
  410f80:	b.eq	410f90 <ferror@plt+0xe6f0>  // b.none
  410f84:	cmp	w0, #0x1
  410f88:	b.eq	410fb8 <ferror@plt+0xe718>  // b.none
  410f8c:	b	411030 <ferror@plt+0xe790>
  410f90:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410f94:	add	x0, x0, #0x198
  410f98:	ldr	x0, [x0]
  410f9c:	mov	x3, x0
  410fa0:	mov	x2, #0xa                   	// #10
  410fa4:	mov	x1, #0x1                   	// #1
  410fa8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410fac:	add	x0, x0, #0x660
  410fb0:	bl	4026c0 <fwrite@plt>
  410fb4:	b	411030 <ferror@plt+0xe790>
  410fb8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410fbc:	add	x0, x0, #0x198
  410fc0:	ldr	x0, [x0]
  410fc4:	mov	x3, x0
  410fc8:	mov	x2, #0xb                   	// #11
  410fcc:	mov	x1, #0x1                   	// #1
  410fd0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410fd4:	add	x0, x0, #0x670
  410fd8:	bl	4026c0 <fwrite@plt>
  410fdc:	b	411030 <ferror@plt+0xe790>
  410fe0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  410fe4:	add	x0, x0, #0x198
  410fe8:	ldr	x0, [x0]
  410fec:	mov	x3, x0
  410ff0:	mov	x2, #0x9                   	// #9
  410ff4:	mov	x1, #0x1                   	// #1
  410ff8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  410ffc:	add	x0, x0, #0x680
  411000:	bl	4026c0 <fwrite@plt>
  411004:	b	411030 <ferror@plt+0xe790>
  411008:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41100c:	add	x0, x0, #0x198
  411010:	ldr	x0, [x0]
  411014:	mov	x3, x0
  411018:	mov	x2, #0x8                   	// #8
  41101c:	mov	x1, #0x1                   	// #1
  411020:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411024:	add	x0, x0, #0x690
  411028:	bl	4026c0 <fwrite@plt>
  41102c:	nop
  411030:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411034:	add	x0, x0, #0x198
  411038:	ldr	x5, [x0]
  41103c:	sxtw	x0, w19
  411040:	add	x0, x0, #0x1
  411044:	ldr	x1, [sp, #48]
  411048:	add	x0, x1, x0
  41104c:	ldrb	w0, [x0]
  411050:	sxtb	w0, w0
  411054:	cmp	w0, #0x0
  411058:	b.ge	411068 <ferror@plt+0xe7c8>  // b.tcont
  41105c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411060:	add	x0, x0, #0x6a0
  411064:	b	411070 <ferror@plt+0xe7d0>
  411068:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41106c:	add	x0, x0, #0x6a8
  411070:	sxtw	x1, w19
  411074:	add	x1, x1, #0x1
  411078:	ldr	x2, [sp, #48]
  41107c:	add	x1, x2, x1
  411080:	ldrb	w1, [x1]
  411084:	and	w1, w1, #0x40
  411088:	cmp	w1, #0x0
  41108c:	b.eq	41109c <ferror@plt+0xe7fc>  // b.none
  411090:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  411094:	add	x1, x1, #0x6b0
  411098:	b	4110a4 <ferror@plt+0xe804>
  41109c:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  4110a0:	add	x1, x1, #0x6a8
  4110a4:	sxtw	x2, w19
  4110a8:	add	x2, x2, #0x1
  4110ac:	ldr	x3, [sp, #48]
  4110b0:	add	x2, x3, x2
  4110b4:	ldrb	w2, [x2]
  4110b8:	and	w2, w2, #0x20
  4110bc:	cmp	w2, #0x0
  4110c0:	b.eq	4110d0 <ferror@plt+0xe830>  // b.none
  4110c4:	adrp	x2, 41e000 <argp_failure@@Base+0x57b0>
  4110c8:	add	x2, x2, #0x6c0
  4110cc:	b	4110d8 <ferror@plt+0xe838>
  4110d0:	adrp	x2, 41e000 <argp_failure@@Base+0x57b0>
  4110d4:	add	x2, x2, #0x6a8
  4110d8:	mov	x4, x2
  4110dc:	mov	x3, x1
  4110e0:	mov	x2, x0
  4110e4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4110e8:	add	x1, x0, #0x6d0
  4110ec:	mov	x0, x5
  4110f0:	bl	402860 <fprintf@plt>
  4110f4:	sxtw	x0, w19
  4110f8:	add	x0, x0, #0x1
  4110fc:	ldr	x1, [sp, #48]
  411100:	add	x0, x1, x0
  411104:	ldrb	w0, [x0]
  411108:	mov	w1, w0
  41110c:	mov	w0, #0xffffff1c            	// #-228
  411110:	and	w0, w1, w0
  411114:	cmp	w0, #0x0
  411118:	b.eq	411150 <ferror@plt+0xe8b0>  // b.none
  41111c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411120:	add	x0, x0, #0x198
  411124:	ldr	x3, [x0]
  411128:	sxtw	x0, w19
  41112c:	add	x0, x0, #0x1
  411130:	ldr	x1, [sp, #48]
  411134:	add	x0, x1, x0
  411138:	ldrb	w0, [x0]
  41113c:	mov	w2, w0
  411140:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411144:	add	x1, x0, #0x6d8
  411148:	mov	x0, x3
  41114c:	bl	402860 <fprintf@plt>
  411150:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411154:	add	x0, x0, #0x198
  411158:	ldr	x3, [x0]
  41115c:	sxtw	x0, w19
  411160:	add	x0, x0, #0x2
  411164:	ldr	x1, [sp, #48]
  411168:	add	x0, x1, x0
  41116c:	ldrb	w0, [x0]
  411170:	mov	w2, w0
  411174:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411178:	add	x1, x0, #0x6e0
  41117c:	mov	x0, x3
  411180:	bl	402860 <fprintf@plt>
  411184:	sxtw	x0, w19
  411188:	add	x0, x0, #0x2
  41118c:	ldr	x1, [sp, #48]
  411190:	add	x0, x1, x0
  411194:	ldrb	w0, [x0]
  411198:	cmp	w0, #0xff
  41119c:	b.ne	4111c4 <ferror@plt+0xe924>  // b.any
  4111a0:	add	w0, w19, #0x2
  4111a4:	sxtw	x0, w0
  4111a8:	add	x0, x0, #0x1
  4111ac:	ldr	x1, [sp, #48]
  4111b0:	add	x0, x1, x0
  4111b4:	ldrb	w0, [x0]
  4111b8:	cmp	w0, #0xff
  4111bc:	b.ne	4111c4 <ferror@plt+0xe924>  // b.any
  4111c0:	add	w19, w19, #0x1
  4111c4:	add	w19, w19, #0x3
  4111c8:	ldr	w0, [sp, #56]
  4111cc:	sub	w0, w0, #0x2
  4111d0:	cmp	w19, w0
  4111d4:	b.lt	410eb4 <ferror@plt+0xe614>  // b.tstop
  4111d8:	b	411210 <ferror@plt+0xe970>
  4111dc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4111e0:	add	x0, x0, #0x198
  4111e4:	ldr	x3, [x0]
  4111e8:	sxtw	x0, w19
  4111ec:	ldr	x1, [sp, #48]
  4111f0:	add	x0, x1, x0
  4111f4:	ldrb	w0, [x0]
  4111f8:	mov	w2, w0
  4111fc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411200:	add	x1, x0, #0x580
  411204:	mov	x0, x3
  411208:	bl	402860 <fprintf@plt>
  41120c:	add	w19, w19, #0x1
  411210:	ldr	w0, [sp, #56]
  411214:	cmp	w19, w0
  411218:	b.lt	4111dc <ferror@plt+0xe93c>  // b.tstop
  41121c:	b	4114b4 <ferror@plt+0xec14>
  411220:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411224:	add	x0, x0, #0x198
  411228:	ldr	x0, [x0]
  41122c:	mov	x3, x0
  411230:	mov	x2, #0x5                   	// #5
  411234:	mov	x1, #0x1                   	// #1
  411238:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41123c:	add	x0, x0, #0x6e8
  411240:	bl	4026c0 <fwrite@plt>
  411244:	ldr	w0, [sp, #56]
  411248:	cmp	w0, #0x2
  41124c:	b.gt	411278 <ferror@plt+0xe9d8>
  411250:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411254:	add	x0, x0, #0x198
  411258:	ldr	x0, [x0]
  41125c:	mov	x3, x0
  411260:	mov	x2, #0xc                   	// #12
  411264:	mov	x1, #0x1                   	// #1
  411268:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41126c:	add	x0, x0, #0x6f0
  411270:	bl	4026c0 <fwrite@plt>
  411274:	b	4114b4 <ferror@plt+0xec14>
  411278:	ldr	x0, [sp, #48]
  41127c:	add	x0, x0, #0x2
  411280:	ldrb	w0, [x0]
  411284:	and	w0, w0, #0x1
  411288:	cmp	w0, #0x0
  41128c:	b.eq	41129c <ferror@plt+0xe9fc>  // b.none
  411290:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411294:	add	x0, x0, #0x700
  411298:	b	4112a4 <ferror@plt+0xea04>
  41129c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4112a0:	add	x0, x0, #0x6a8
  4112a4:	ldr	x1, [sp, #48]
  4112a8:	add	x1, x1, #0x2
  4112ac:	ldrb	w1, [x1]
  4112b0:	and	w1, w1, #0x2
  4112b4:	cmp	w1, #0x0
  4112b8:	b.eq	4112c8 <ferror@plt+0xea28>  // b.none
  4112bc:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  4112c0:	add	x1, x1, #0x708
  4112c4:	b	4112d0 <ferror@plt+0xea30>
  4112c8:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  4112cc:	add	x1, x1, #0x6a8
  4112d0:	ldr	x2, [sp, #48]
  4112d4:	add	x2, x2, #0x2
  4112d8:	ldrb	w2, [x2]
  4112dc:	and	w2, w2, #0x8
  4112e0:	cmp	w2, #0x0
  4112e4:	b.eq	4112f4 <ferror@plt+0xea54>  // b.none
  4112e8:	adrp	x2, 41e000 <argp_failure@@Base+0x57b0>
  4112ec:	add	x2, x2, #0x718
  4112f0:	b	4112fc <ferror@plt+0xea5c>
  4112f4:	adrp	x2, 41e000 <argp_failure@@Base+0x57b0>
  4112f8:	add	x2, x2, #0x6a8
  4112fc:	ldr	x3, [sp, #48]
  411300:	add	x3, x3, #0x2
  411304:	ldrb	w3, [x3]
  411308:	and	w3, w3, #0x10
  41130c:	cmp	w3, #0x0
  411310:	b.eq	411320 <ferror@plt+0xea80>  // b.none
  411314:	adrp	x3, 41e000 <argp_failure@@Base+0x57b0>
  411318:	add	x3, x3, #0x728
  41131c:	b	411328 <ferror@plt+0xea88>
  411320:	adrp	x3, 41e000 <argp_failure@@Base+0x57b0>
  411324:	add	x3, x3, #0x6a8
  411328:	ldr	x4, [sp, #48]
  41132c:	add	x4, x4, #0x2
  411330:	ldrb	w4, [x4]
  411334:	and	w4, w4, #0x4
  411338:	cmp	w4, #0x0
  41133c:	b.eq	41134c <ferror@plt+0xeaac>  // b.none
  411340:	adrp	x4, 41e000 <argp_failure@@Base+0x57b0>
  411344:	add	x4, x4, #0x6a0
  411348:	b	411354 <ferror@plt+0xeab4>
  41134c:	adrp	x4, 41e000 <argp_failure@@Base+0x57b0>
  411350:	add	x4, x4, #0x6a8
  411354:	add	x7, sp, #0x48
  411358:	mov	x6, x4
  41135c:	mov	x5, x3
  411360:	mov	x4, x2
  411364:	mov	x3, x1
  411368:	mov	x2, x0
  41136c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411370:	add	x1, x0, #0x738
  411374:	mov	x0, x7
  411378:	bl	402380 <sprintf@plt>
  41137c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411380:	add	x0, x0, #0x198
  411384:	ldr	x1, [x0]
  411388:	ldrb	w0, [sp, #72]
  41138c:	cmp	w0, #0x0
  411390:	b.eq	4113a0 <ferror@plt+0xeb00>  // b.none
  411394:	add	x0, sp, #0x48
  411398:	add	x0, x0, #0x1
  41139c:	b	4113a8 <ferror@plt+0xeb08>
  4113a0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4113a4:	add	x0, x0, #0x268
  4113a8:	bl	4022d0 <fputs@plt>
  4113ac:	ldr	x0, [sp, #48]
  4113b0:	add	x0, x0, #0x2
  4113b4:	ldrb	w0, [x0]
  4113b8:	and	w0, w0, #0xffffffe0
  4113bc:	cmp	w0, #0x0
  4113c0:	b.eq	4113f0 <ferror@plt+0xeb50>  // b.none
  4113c4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4113c8:	add	x0, x0, #0x198
  4113cc:	ldr	x3, [x0]
  4113d0:	ldr	x0, [sp, #48]
  4113d4:	add	x0, x0, #0x2
  4113d8:	ldrb	w0, [x0]
  4113dc:	mov	w2, w0
  4113e0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4113e4:	add	x1, x0, #0x748
  4113e8:	mov	x0, x3
  4113ec:	bl	402860 <fprintf@plt>
  4113f0:	mov	w19, #0x3                   	// #3
  4113f4:	b	41142c <ferror@plt+0xeb8c>
  4113f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4113fc:	add	x0, x0, #0x198
  411400:	ldr	x3, [x0]
  411404:	sxtw	x0, w19
  411408:	ldr	x1, [sp, #48]
  41140c:	add	x0, x1, x0
  411410:	ldrb	w0, [x0]
  411414:	mov	w2, w0
  411418:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41141c:	add	x1, x0, #0x750
  411420:	mov	x0, x3
  411424:	bl	402860 <fprintf@plt>
  411428:	add	w19, w19, #0x1
  41142c:	ldr	w0, [sp, #56]
  411430:	cmp	w19, w0
  411434:	b.lt	4113f8 <ferror@plt+0xeb58>  // b.tstop
  411438:	b	4114b4 <ferror@plt+0xec14>
  41143c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411440:	add	x0, x0, #0x198
  411444:	ldr	x3, [x0]
  411448:	ldr	x0, [sp, #48]
  41144c:	add	x0, x0, #0x1
  411450:	ldrb	w0, [x0]
  411454:	mov	w2, w0
  411458:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41145c:	add	x1, x0, #0x638
  411460:	mov	x0, x3
  411464:	bl	402860 <fprintf@plt>
  411468:	mov	w19, #0x2                   	// #2
  41146c:	b	4114a4 <ferror@plt+0xec04>
  411470:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411474:	add	x0, x0, #0x198
  411478:	ldr	x3, [x0]
  41147c:	sxtw	x0, w19
  411480:	ldr	x1, [sp, #48]
  411484:	add	x0, x1, x0
  411488:	ldrb	w0, [x0]
  41148c:	mov	w2, w0
  411490:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411494:	add	x1, x0, #0x648
  411498:	mov	x0, x3
  41149c:	bl	402860 <fprintf@plt>
  4114a0:	add	w19, w19, #0x1
  4114a4:	ldr	w0, [sp, #56]
  4114a8:	cmp	w19, w0
  4114ac:	b.lt	411470 <ferror@plt+0xebd0>  // b.tstop
  4114b0:	b	411e70 <ferror@plt+0xf5d0>
  4114b4:	b	411e70 <ferror@plt+0xf5d0>
  4114b8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4114bc:	add	x0, x0, #0x198
  4114c0:	ldr	x0, [x0]
  4114c4:	mov	x3, x0
  4114c8:	mov	x2, #0x6                   	// #6
  4114cc:	mov	x1, #0x1                   	// #1
  4114d0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4114d4:	add	x0, x0, #0xc8
  4114d8:	bl	4026c0 <fwrite@plt>
  4114dc:	ldr	x0, [sp, #48]
  4114e0:	add	x0, x0, #0x1
  4114e4:	ldrb	w0, [x0]
  4114e8:	cmp	w0, #0x0
  4114ec:	b.eq	4115a4 <ferror@plt+0xed04>  // b.none
  4114f0:	ldr	x0, [sp, #48]
  4114f4:	add	x0, x0, #0x1
  4114f8:	ldrb	w0, [x0]
  4114fc:	cmp	w0, #0x1
  411500:	b.ne	41152c <ferror@plt+0xec8c>  // b.any
  411504:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411508:	add	x0, x0, #0x198
  41150c:	ldr	x0, [x0]
  411510:	mov	x3, x0
  411514:	mov	x2, #0x5                   	// #5
  411518:	mov	x1, #0x1                   	// #1
  41151c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411520:	add	x0, x0, #0x568
  411524:	bl	4026c0 <fwrite@plt>
  411528:	b	411558 <ferror@plt+0xecb8>
  41152c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411530:	add	x0, x0, #0x198
  411534:	ldr	x3, [x0]
  411538:	ldr	x0, [sp, #48]
  41153c:	add	x0, x0, #0x1
  411540:	ldrb	w0, [x0]
  411544:	mov	w2, w0
  411548:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41154c:	add	x1, x0, #0x570
  411550:	mov	x0, x3
  411554:	bl	402860 <fprintf@plt>
  411558:	mov	w19, #0x2                   	// #2
  41155c:	b	411594 <ferror@plt+0xecf4>
  411560:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411564:	add	x0, x0, #0x198
  411568:	ldr	x3, [x0]
  41156c:	sxtw	x0, w19
  411570:	ldr	x1, [sp, #48]
  411574:	add	x0, x1, x0
  411578:	ldrb	w0, [x0]
  41157c:	mov	w2, w0
  411580:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411584:	add	x1, x0, #0x580
  411588:	mov	x0, x3
  41158c:	bl	402860 <fprintf@plt>
  411590:	add	w19, w19, #0x1
  411594:	ldr	w0, [sp, #56]
  411598:	cmp	w19, w0
  41159c:	b.lt	411560 <ferror@plt+0xecc0>  // b.tstop
  4115a0:	b	4119a8 <ferror@plt+0xf108>
  4115a4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4115a8:	add	x0, x0, #0x50
  4115ac:	ldr	w0, [x0]
  4115b0:	sub	w1, w0, #0x1
  4115b4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4115b8:	add	x0, x0, #0x50
  4115bc:	str	w1, [x0]
  4115c0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4115c4:	add	x0, x0, #0x50
  4115c8:	ldr	w0, [x0]
  4115cc:	cmp	w0, #0x0
  4115d0:	b.ge	4115e0 <ferror@plt+0xed40>  // b.tcont
  4115d4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4115d8:	add	x0, x0, #0x50
  4115dc:	str	wzr, [x0]
  4115e0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4115e4:	add	x0, x0, #0x198
  4115e8:	ldr	x1, [x0]
  4115ec:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4115f0:	add	x0, x0, #0x8
  4115f4:	ldr	x0, [x0]
  4115f8:	cmp	x1, x0
  4115fc:	b.ne	411628 <ferror@plt+0xed88>  // b.any
  411600:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411604:	add	x0, x0, #0x198
  411608:	ldr	x0, [x0]
  41160c:	mov	x3, x0
  411610:	mov	x2, #0x5                   	// #5
  411614:	mov	x1, #0x1                   	// #1
  411618:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41161c:	add	x0, x0, #0x758
  411620:	bl	4026c0 <fwrite@plt>
  411624:	b	41164c <ferror@plt+0xedac>
  411628:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41162c:	add	x0, x0, #0x198
  411630:	ldr	x0, [x0]
  411634:	mov	x3, x0
  411638:	mov	x2, #0x4                   	// #4
  41163c:	mov	x1, #0x1                   	// #1
  411640:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411644:	add	x0, x0, #0x760
  411648:	bl	4026c0 <fwrite@plt>
  41164c:	mov	w19, #0x2                   	// #2
  411650:	b	411998 <ferror@plt+0xf0f8>
  411654:	sxtw	x0, w19
  411658:	ldr	x1, [sp, #48]
  41165c:	add	x0, x1, x0
  411660:	ldrb	w0, [x0]
  411664:	cmp	w0, #0xfe
  411668:	b.eq	4116b4 <ferror@plt+0xee14>  // b.none
  41166c:	cmp	w0, #0xfe
  411670:	b.gt	411960 <ferror@plt+0xf0c0>
  411674:	cmp	w0, #0xfd
  411678:	b.eq	4116a8 <ferror@plt+0xee08>  // b.none
  41167c:	cmp	w0, #0xfd
  411680:	b.gt	411960 <ferror@plt+0xf0c0>
  411684:	cmp	w0, #0xfc
  411688:	b.eq	4116cc <ferror@plt+0xee2c>  // b.none
  41168c:	cmp	w0, #0xfc
  411690:	b.gt	411960 <ferror@plt+0xf0c0>
  411694:	cmp	w0, #0xfa
  411698:	b.eq	4117d8 <ferror@plt+0xef38>  // b.none
  41169c:	cmp	w0, #0xfb
  4116a0:	b.eq	4116c0 <ferror@plt+0xee20>  // b.none
  4116a4:	b	411960 <ferror@plt+0xf0c0>
  4116a8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4116ac:	add	x20, x0, #0x78
  4116b0:	b	4116d8 <ferror@plt+0xee38>
  4116b4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4116b8:	add	x20, x0, #0x80
  4116bc:	b	4116d8 <ferror@plt+0xee38>
  4116c0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4116c4:	add	x20, x0, #0x68
  4116c8:	b	4116d8 <ferror@plt+0xee38>
  4116cc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4116d0:	add	x20, x0, #0x70
  4116d4:	nop
  4116d8:	add	w19, w19, #0x1
  4116dc:	sxtw	x0, w19
  4116e0:	ldr	x1, [sp, #48]
  4116e4:	add	x0, x1, x0
  4116e8:	ldrb	w0, [x0]
  4116ec:	cmp	w0, #0x27
  4116f0:	b.hi	411740 <ferror@plt+0xeea0>  // b.pmore
  4116f4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4116f8:	add	x0, x0, #0x198
  4116fc:	ldr	x4, [x0]
  411700:	sxtw	x0, w19
  411704:	ldr	x1, [sp, #48]
  411708:	add	x0, x1, x0
  41170c:	ldrb	w0, [x0]
  411710:	mov	w1, w0
  411714:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  411718:	add	x0, x0, #0xcc0
  41171c:	sxtw	x1, w1
  411720:	ldr	x0, [x0, x1, lsl #3]
  411724:	mov	x3, x0
  411728:	mov	x2, x20
  41172c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411730:	add	x1, x0, #0x768
  411734:	mov	x0, x4
  411738:	bl	402860 <fprintf@plt>
  41173c:	b	411774 <ferror@plt+0xeed4>
  411740:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411744:	add	x0, x0, #0x198
  411748:	ldr	x4, [x0]
  41174c:	sxtw	x0, w19
  411750:	ldr	x1, [sp, #48]
  411754:	add	x0, x1, x0
  411758:	ldrb	w0, [x0]
  41175c:	mov	w3, w0
  411760:	mov	x2, x20
  411764:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411768:	add	x1, x0, #0x770
  41176c:	mov	x0, x4
  411770:	bl	402860 <fprintf@plt>
  411774:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411778:	add	x0, x0, #0x198
  41177c:	ldr	x1, [x0]
  411780:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  411784:	add	x0, x0, #0x8
  411788:	ldr	x0, [x0]
  41178c:	cmp	x1, x0
  411790:	b.ne	4117bc <ferror@plt+0xef1c>  // b.any
  411794:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411798:	add	x0, x0, #0x198
  41179c:	ldr	x0, [x0]
  4117a0:	mov	x3, x0
  4117a4:	mov	x2, #0x2                   	// #2
  4117a8:	mov	x1, #0x1                   	// #1
  4117ac:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4117b0:	add	x0, x0, #0x310
  4117b4:	bl	4026c0 <fwrite@plt>
  4117b8:	b	411994 <ferror@plt+0xf0f4>
  4117bc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4117c0:	add	x0, x0, #0x198
  4117c4:	ldr	x0, [x0]
  4117c8:	mov	x1, x0
  4117cc:	mov	w0, #0xa                   	// #10
  4117d0:	bl	4023b0 <fputc@plt>
  4117d4:	b	411994 <ferror@plt+0xf0f4>
  4117d8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4117dc:	add	x0, x0, #0x198
  4117e0:	ldr	x0, [x0]
  4117e4:	mov	x3, x0
  4117e8:	mov	x2, #0x4                   	// #4
  4117ec:	mov	x1, #0x1                   	// #1
  4117f0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4117f4:	add	x0, x0, #0x778
  4117f8:	bl	4026c0 <fwrite@plt>
  4117fc:	add	w19, w19, #0x1
  411800:	mov	w21, w19
  411804:	mov	w20, w21
  411808:	b	411884 <ferror@plt+0xefe4>
  41180c:	sxtw	x0, w20
  411810:	ldr	x1, [sp, #48]
  411814:	add	x0, x1, x0
  411818:	ldrb	w0, [x0]
  41181c:	cmp	w0, #0xf0
  411820:	b.ne	411854 <ferror@plt+0xefb4>  // b.any
  411824:	add	w0, w20, #0x1
  411828:	ldr	w1, [sp, #56]
  41182c:	cmp	w1, w0
  411830:	b.eq	411894 <ferror@plt+0xeff4>  // b.none
  411834:	sxtw	x0, w20
  411838:	add	x0, x0, #0x1
  41183c:	ldr	x1, [sp, #48]
  411840:	add	x0, x1, x0
  411844:	ldrb	w0, [x0]
  411848:	cmp	w0, #0xf0
  41184c:	b.ne	41189c <ferror@plt+0xeffc>  // b.any
  411850:	add	w20, w20, #0x1
  411854:	mov	w0, w20
  411858:	add	w20, w0, #0x1
  41185c:	sxtw	x0, w0
  411860:	ldr	x1, [sp, #48]
  411864:	add	x1, x1, x0
  411868:	mov	w0, w21
  41186c:	add	w21, w0, #0x1
  411870:	sxtw	x0, w0
  411874:	ldr	x2, [sp, #48]
  411878:	add	x0, x2, x0
  41187c:	ldrb	w1, [x1]
  411880:	strb	w1, [x0]
  411884:	ldr	w0, [sp, #56]
  411888:	cmp	w20, w0
  41188c:	b.lt	41180c <ferror@plt+0xef6c>  // b.tstop
  411890:	b	4118a0 <ferror@plt+0xf000>
  411894:	nop
  411898:	b	4118a0 <ferror@plt+0xf000>
  41189c:	nop
  4118a0:	sxtw	x0, w19
  4118a4:	ldr	x1, [sp, #48]
  4118a8:	add	x0, x1, x0
  4118ac:	sub	w1, w21, w19
  4118b0:	mov	w2, w1
  4118b4:	mov	x1, x0
  4118b8:	mov	w0, #0x0                   	// #0
  4118bc:	bl	410298 <ferror@plt+0xd9f8>
  4118c0:	ldr	w0, [sp, #56]
  4118c4:	cmp	w19, w0
  4118c8:	b.ge	4118f8 <ferror@plt+0xf058>  // b.tcont
  4118cc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4118d0:	add	x0, x0, #0x198
  4118d4:	ldr	x0, [x0]
  4118d8:	mov	x3, x0
  4118dc:	mov	x2, #0x3                   	// #3
  4118e0:	mov	x1, #0x1                   	// #1
  4118e4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4118e8:	add	x0, x0, #0x780
  4118ec:	bl	4026c0 <fwrite@plt>
  4118f0:	mov	w19, w20
  4118f4:	b	4118fc <ferror@plt+0xf05c>
  4118f8:	sub	w19, w20, #0x1
  4118fc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411900:	add	x0, x0, #0x198
  411904:	ldr	x1, [x0]
  411908:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41190c:	add	x0, x0, #0x8
  411910:	ldr	x0, [x0]
  411914:	cmp	x1, x0
  411918:	b.ne	411944 <ferror@plt+0xf0a4>  // b.any
  41191c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411920:	add	x0, x0, #0x198
  411924:	ldr	x0, [x0]
  411928:	mov	x3, x0
  41192c:	mov	x2, #0x2                   	// #2
  411930:	mov	x1, #0x1                   	// #1
  411934:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411938:	add	x0, x0, #0x310
  41193c:	bl	4026c0 <fwrite@plt>
  411940:	b	411994 <ferror@plt+0xf0f4>
  411944:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411948:	add	x0, x0, #0x198
  41194c:	ldr	x0, [x0]
  411950:	mov	x1, x0
  411954:	mov	w0, #0xa                   	// #10
  411958:	bl	4023b0 <fputc@plt>
  41195c:	b	411994 <ferror@plt+0xf0f4>
  411960:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411964:	add	x0, x0, #0x198
  411968:	ldr	x3, [x0]
  41196c:	sxtw	x0, w19
  411970:	ldr	x1, [sp, #48]
  411974:	add	x0, x1, x0
  411978:	ldrb	w0, [x0]
  41197c:	mov	w2, w0
  411980:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411984:	add	x1, x0, #0x648
  411988:	mov	x0, x3
  41198c:	bl	402860 <fprintf@plt>
  411990:	nop
  411994:	add	w19, w19, #0x1
  411998:	ldr	w0, [sp, #56]
  41199c:	cmp	w19, w0
  4119a0:	b.lt	411654 <ferror@plt+0xedb4>  // b.tstop
  4119a4:	nop
  4119a8:	b	411e70 <ferror@plt+0xf5d0>
  4119ac:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4119b0:	add	x0, x0, #0x198
  4119b4:	ldr	x0, [x0]
  4119b8:	mov	x3, x0
  4119bc:	mov	x2, #0x13                  	// #19
  4119c0:	mov	x1, #0x1                   	// #1
  4119c4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4119c8:	add	x0, x0, #0x788
  4119cc:	bl	4026c0 <fwrite@plt>
  4119d0:	ldr	x0, [sp, #48]
  4119d4:	add	x0, x0, #0x1
  4119d8:	ldrb	w0, [x0]
  4119dc:	cmp	w0, #0x0
  4119e0:	b.eq	4119f0 <ferror@plt+0xf150>  // b.none
  4119e4:	cmp	w0, #0x1
  4119e8:	b.eq	411a28 <ferror@plt+0xf188>  // b.none
  4119ec:	b	411a50 <ferror@plt+0xf1b0>
  4119f0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4119f4:	add	x0, x0, #0x198
  4119f8:	ldr	x4, [x0]
  4119fc:	ldr	w0, [sp, #56]
  411a00:	sub	w1, w0, #0x2
  411a04:	ldr	x0, [sp, #48]
  411a08:	add	x0, x0, #0x2
  411a0c:	mov	x3, x0
  411a10:	mov	w2, w1
  411a14:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411a18:	add	x1, x0, #0x4f8
  411a1c:	mov	x0, x4
  411a20:	bl	402860 <fprintf@plt>
  411a24:	b	411a94 <ferror@plt+0xf1f4>
  411a28:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411a2c:	add	x0, x0, #0x198
  411a30:	ldr	x0, [x0]
  411a34:	mov	x3, x0
  411a38:	mov	x2, #0x4                   	// #4
  411a3c:	mov	x1, #0x1                   	// #1
  411a40:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411a44:	add	x0, x0, #0x508
  411a48:	bl	4026c0 <fwrite@plt>
  411a4c:	b	411a94 <ferror@plt+0xf1f4>
  411a50:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411a54:	add	x0, x0, #0x198
  411a58:	ldr	x4, [x0]
  411a5c:	ldr	x0, [sp, #48]
  411a60:	add	x0, x0, #0x1
  411a64:	ldrb	w0, [x0]
  411a68:	mov	w1, w0
  411a6c:	ldr	x0, [sp, #48]
  411a70:	add	x0, x0, #0x1
  411a74:	ldrb	w0, [x0]
  411a78:	mov	w3, w0
  411a7c:	mov	w2, w1
  411a80:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411a84:	add	x1, x0, #0x510
  411a88:	mov	x0, x4
  411a8c:	bl	402860 <fprintf@plt>
  411a90:	b	411e70 <ferror@plt+0xf5d0>
  411a94:	b	411e70 <ferror@plt+0xf5d0>
  411a98:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411a9c:	add	x0, x0, #0x198
  411aa0:	ldr	x0, [x0]
  411aa4:	mov	x3, x0
  411aa8:	mov	x2, #0xc                   	// #12
  411aac:	mov	x1, #0x1                   	// #1
  411ab0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411ab4:	add	x0, x0, #0x7a0
  411ab8:	bl	4026c0 <fwrite@plt>
  411abc:	ldr	x0, [sp, #48]
  411ac0:	add	x0, x0, #0x1
  411ac4:	ldrb	w0, [x0]
  411ac8:	cmp	w0, #0x2
  411acc:	b.eq	411b3c <ferror@plt+0xf29c>  // b.none
  411ad0:	cmp	w0, #0x2
  411ad4:	b.gt	411e6c <ferror@plt+0xf5cc>
  411ad8:	cmp	w0, #0x0
  411adc:	b.eq	411aec <ferror@plt+0xf24c>  // b.none
  411ae0:	cmp	w0, #0x1
  411ae4:	b.eq	411b14 <ferror@plt+0xf274>  // b.none
  411ae8:	b	411e6c <ferror@plt+0xf5cc>
  411aec:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411af0:	add	x0, x0, #0x198
  411af4:	ldr	x0, [x0]
  411af8:	mov	x3, x0
  411afc:	mov	x2, #0x3                   	// #3
  411b00:	mov	x1, #0x1                   	// #1
  411b04:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411b08:	add	x0, x0, #0x7b0
  411b0c:	bl	4026c0 <fwrite@plt>
  411b10:	b	411b60 <ferror@plt+0xf2c0>
  411b14:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411b18:	add	x0, x0, #0x198
  411b1c:	ldr	x0, [x0]
  411b20:	mov	x3, x0
  411b24:	mov	x2, #0x5                   	// #5
  411b28:	mov	x1, #0x1                   	// #1
  411b2c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411b30:	add	x0, x0, #0x7b8
  411b34:	bl	4026c0 <fwrite@plt>
  411b38:	b	411b60 <ferror@plt+0xf2c0>
  411b3c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411b40:	add	x0, x0, #0x198
  411b44:	ldr	x0, [x0]
  411b48:	mov	x3, x0
  411b4c:	mov	x2, #0x5                   	// #5
  411b50:	mov	x1, #0x1                   	// #1
  411b54:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411b58:	add	x0, x0, #0x7c0
  411b5c:	bl	4026c0 <fwrite@plt>
  411b60:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411b64:	add	x0, x0, #0x6a8
  411b68:	str	x0, [sp, #136]
  411b6c:	mov	w19, #0x2                   	// #2
  411b70:	b	411d6c <ferror@plt+0xf4cc>
  411b74:	sxtw	x0, w19
  411b78:	ldr	x1, [sp, #48]
  411b7c:	add	x0, x1, x0
  411b80:	ldrb	w0, [x0]
  411b84:	cmp	w0, #0x3
  411b88:	b.eq	411c44 <ferror@plt+0xf3a4>  // b.none
  411b8c:	cmp	w0, #0x3
  411b90:	b.gt	411c74 <ferror@plt+0xf3d4>
  411b94:	cmp	w0, #0x2
  411b98:	b.eq	411c14 <ferror@plt+0xf374>  // b.none
  411b9c:	cmp	w0, #0x2
  411ba0:	b.gt	411c74 <ferror@plt+0xf3d4>
  411ba4:	cmp	w0, #0x0
  411ba8:	b.eq	411be4 <ferror@plt+0xf344>  // b.none
  411bac:	cmp	w0, #0x1
  411bb0:	b.ne	411c74 <ferror@plt+0xf3d4>  // b.any
  411bb4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411bb8:	add	x0, x0, #0x198
  411bbc:	ldr	x3, [x0]
  411bc0:	ldr	x2, [sp, #136]
  411bc4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411bc8:	add	x1, x0, #0x7c8
  411bcc:	mov	x0, x3
  411bd0:	bl	402860 <fprintf@plt>
  411bd4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411bd8:	add	x0, x0, #0x6a8
  411bdc:	str	x0, [sp, #136]
  411be0:	b	411d68 <ferror@plt+0xf4c8>
  411be4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411be8:	add	x0, x0, #0x198
  411bec:	ldr	x3, [x0]
  411bf0:	ldr	x2, [sp, #136]
  411bf4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411bf8:	add	x1, x0, #0x7d8
  411bfc:	mov	x0, x3
  411c00:	bl	402860 <fprintf@plt>
  411c04:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411c08:	add	x0, x0, #0x6a8
  411c0c:	str	x0, [sp, #136]
  411c10:	b	411d68 <ferror@plt+0xf4c8>
  411c14:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411c18:	add	x0, x0, #0x198
  411c1c:	ldr	x3, [x0]
  411c20:	ldr	x2, [sp, #136]
  411c24:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411c28:	add	x1, x0, #0x7e0
  411c2c:	mov	x0, x3
  411c30:	bl	402860 <fprintf@plt>
  411c34:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411c38:	add	x0, x0, #0x6a8
  411c3c:	str	x0, [sp, #136]
  411c40:	b	411d68 <ferror@plt+0xf4c8>
  411c44:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411c48:	add	x0, x0, #0x198
  411c4c:	ldr	x3, [x0]
  411c50:	ldr	x2, [sp, #136]
  411c54:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411c58:	add	x1, x0, #0x7e8
  411c5c:	mov	x0, x3
  411c60:	bl	402860 <fprintf@plt>
  411c64:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411c68:	add	x0, x0, #0x6a8
  411c6c:	str	x0, [sp, #136]
  411c70:	b	411d68 <ferror@plt+0xf4c8>
  411c74:	bl	402630 <__ctype_b_loc@plt>
  411c78:	ldr	x1, [x0]
  411c7c:	sxtw	x0, w19
  411c80:	ldr	x2, [sp, #48]
  411c84:	add	x0, x2, x0
  411c88:	ldrb	w0, [x0]
  411c8c:	and	x0, x0, #0xff
  411c90:	lsl	x0, x0, #1
  411c94:	add	x0, x1, x0
  411c98:	ldrh	w0, [x0]
  411c9c:	and	w0, w0, #0x4000
  411ca0:	cmp	w0, #0x0
  411ca4:	b.eq	411d24 <ferror@plt+0xf484>  // b.none
  411ca8:	sxtw	x0, w19
  411cac:	ldr	x1, [sp, #48]
  411cb0:	add	x0, x1, x0
  411cb4:	ldrb	w0, [x0]
  411cb8:	cmp	w0, #0x22
  411cbc:	b.eq	411d24 <ferror@plt+0xf484>  // b.none
  411cc0:	ldr	x0, [sp, #136]
  411cc4:	ldrb	w0, [x0]
  411cc8:	cmp	w0, #0x0
  411ccc:	b.ne	411cf4 <ferror@plt+0xf454>  // b.any
  411cd0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411cd4:	add	x0, x0, #0x198
  411cd8:	ldr	x0, [x0]
  411cdc:	mov	x1, x0
  411ce0:	mov	w0, #0x22                  	// #34
  411ce4:	bl	4023a0 <putc@plt>
  411ce8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411cec:	add	x0, x0, #0x7f8
  411cf0:	str	x0, [sp, #136]
  411cf4:	sxtw	x0, w19
  411cf8:	ldr	x1, [sp, #48]
  411cfc:	add	x0, x1, x0
  411d00:	ldrb	w0, [x0]
  411d04:	mov	w2, w0
  411d08:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411d0c:	add	x0, x0, #0x198
  411d10:	ldr	x0, [x0]
  411d14:	mov	x1, x0
  411d18:	mov	w0, w2
  411d1c:	bl	4023a0 <putc@plt>
  411d20:	b	411d64 <ferror@plt+0xf4c4>
  411d24:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411d28:	add	x0, x0, #0x198
  411d2c:	ldr	x4, [x0]
  411d30:	sxtw	x0, w19
  411d34:	ldr	x1, [sp, #48]
  411d38:	add	x0, x1, x0
  411d3c:	ldrb	w0, [x0]
  411d40:	mov	w3, w0
  411d44:	ldr	x2, [sp, #136]
  411d48:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411d4c:	add	x1, x0, #0x800
  411d50:	mov	x0, x4
  411d54:	bl	402860 <fprintf@plt>
  411d58:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411d5c:	add	x0, x0, #0x6a8
  411d60:	str	x0, [sp, #136]
  411d64:	nop
  411d68:	add	w19, w19, #0x1
  411d6c:	ldr	w0, [sp, #56]
  411d70:	cmp	w19, w0
  411d74:	b.lt	411b74 <ferror@plt+0xf2d4>  // b.tstop
  411d78:	ldr	x0, [sp, #136]
  411d7c:	ldrb	w0, [x0]
  411d80:	cmp	w0, #0x0
  411d84:	b.eq	411da0 <ferror@plt+0xf500>  // b.none
  411d88:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411d8c:	add	x0, x0, #0x198
  411d90:	ldr	x0, [x0]
  411d94:	mov	x1, x0
  411d98:	mov	w0, #0x22                  	// #34
  411d9c:	bl	4023a0 <putc@plt>
  411da0:	nop
  411da4:	b	411e6c <ferror@plt+0xf5cc>
  411da8:	ldr	x0, [sp, #48]
  411dac:	ldrb	w0, [x0]
  411db0:	cmp	w0, #0x27
  411db4:	b.hi	411df8 <ferror@plt+0xf558>  // b.pmore
  411db8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411dbc:	add	x0, x0, #0x198
  411dc0:	ldr	x3, [x0]
  411dc4:	ldr	x0, [sp, #48]
  411dc8:	ldrb	w0, [x0]
  411dcc:	mov	w1, w0
  411dd0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  411dd4:	add	x0, x0, #0xcc0
  411dd8:	sxtw	x1, w1
  411ddc:	ldr	x0, [x0, x1, lsl #3]
  411de0:	mov	x2, x0
  411de4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411de8:	add	x1, x0, #0x808
  411dec:	mov	x0, x3
  411df0:	bl	402860 <fprintf@plt>
  411df4:	b	411e20 <ferror@plt+0xf580>
  411df8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411dfc:	add	x0, x0, #0x198
  411e00:	ldr	x3, [x0]
  411e04:	ldr	x0, [sp, #48]
  411e08:	ldrb	w0, [x0]
  411e0c:	mov	w2, w0
  411e10:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411e14:	add	x1, x0, #0x638
  411e18:	mov	x0, x3
  411e1c:	bl	402860 <fprintf@plt>
  411e20:	mov	w19, #0x1                   	// #1
  411e24:	b	411e5c <ferror@plt+0xf5bc>
  411e28:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411e2c:	add	x0, x0, #0x198
  411e30:	ldr	x3, [x0]
  411e34:	sxtw	x0, w19
  411e38:	ldr	x1, [sp, #48]
  411e3c:	add	x0, x1, x0
  411e40:	ldrb	w0, [x0]
  411e44:	mov	w2, w0
  411e48:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411e4c:	add	x1, x0, #0x648
  411e50:	mov	x0, x3
  411e54:	bl	402860 <fprintf@plt>
  411e58:	add	w19, w19, #0x1
  411e5c:	ldr	w0, [sp, #56]
  411e60:	cmp	w19, w0
  411e64:	b.lt	411e28 <ferror@plt+0xf588>  // b.tstop
  411e68:	b	411e70 <ferror@plt+0xf5d0>
  411e6c:	nop
  411e70:	ldrb	w0, [sp, #63]
  411e74:	cmp	w0, #0x0
  411e78:	b.eq	411edc <ferror@plt+0xf63c>  // b.none
  411e7c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411e80:	add	x0, x0, #0x198
  411e84:	ldr	x1, [x0]
  411e88:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  411e8c:	add	x0, x0, #0x8
  411e90:	ldr	x0, [x0]
  411e94:	cmp	x1, x0
  411e98:	b.ne	411ec4 <ferror@plt+0xf624>  // b.any
  411e9c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411ea0:	add	x0, x0, #0x198
  411ea4:	ldr	x0, [x0]
  411ea8:	mov	x3, x0
  411eac:	mov	x2, #0x2                   	// #2
  411eb0:	mov	x1, #0x1                   	// #1
  411eb4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  411eb8:	add	x0, x0, #0x310
  411ebc:	bl	4026c0 <fwrite@plt>
  411ec0:	b	411edc <ferror@plt+0xf63c>
  411ec4:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411ec8:	add	x0, x0, #0x198
  411ecc:	ldr	x0, [x0]
  411ed0:	mov	x1, x0
  411ed4:	mov	w0, #0xa                   	// #10
  411ed8:	bl	4023b0 <fputc@plt>
  411edc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411ee0:	add	x0, x0, #0x198
  411ee4:	ldr	x1, [x0]
  411ee8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  411eec:	add	x0, x0, #0x8
  411ef0:	ldr	x0, [x0]
  411ef4:	cmp	x1, x0
  411ef8:	b.ne	411f14 <ferror@plt+0xf674>  // b.any
  411efc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  411f00:	add	x0, x0, #0x198
  411f04:	ldr	x0, [x0]
  411f08:	bl	4026f0 <fflush@plt>
  411f0c:	b	411f14 <ferror@plt+0xf674>
  411f10:	nop
  411f14:	ldp	x19, x20, [sp, #16]
  411f18:	ldr	x21, [sp, #32]
  411f1c:	ldp	x29, x30, [sp], #144
  411f20:	ret
  411f24:	stp	x29, x30, [sp, #-160]!
  411f28:	mov	x29, sp
  411f2c:	add	x0, sp, #0x10
  411f30:	str	x0, [sp, #144]
  411f34:	str	wzr, [sp, #156]
  411f38:	b	411f54 <ferror@plt+0xf6b4>
  411f3c:	ldr	x0, [sp, #144]
  411f40:	ldr	w1, [sp, #156]
  411f44:	str	xzr, [x0, x1, lsl #3]
  411f48:	ldr	w0, [sp, #156]
  411f4c:	add	w0, w0, #0x1
  411f50:	str	w0, [sp, #156]
  411f54:	ldr	w0, [sp, #156]
  411f58:	cmp	w0, #0xf
  411f5c:	b.ls	411f3c <ferror@plt+0xf69c>  // b.plast
  411f60:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  411f64:	add	x0, x0, #0x820
  411f68:	bl	407fe8 <ferror@plt+0x5748>
  411f6c:	cmp	w0, #0x0
  411f70:	b.ne	4120a0 <ferror@plt+0xf800>  // b.any
  411f74:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  411f78:	add	x0, x0, #0x2c0
  411f7c:	ldr	w0, [x0]
  411f80:	add	w1, w0, #0x3f
  411f84:	cmp	w0, #0x0
  411f88:	csel	w0, w1, w0, lt  // lt = tstop
  411f8c:	asr	w0, w0, #6
  411f90:	mov	w3, w0
  411f94:	sxtw	x0, w3
  411f98:	lsl	x0, x0, #3
  411f9c:	add	x1, sp, #0x10
  411fa0:	ldr	x1, [x1, x0]
  411fa4:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  411fa8:	add	x0, x0, #0x2c0
  411fac:	ldr	w0, [x0]
  411fb0:	negs	w2, w0
  411fb4:	and	w0, w0, #0x3f
  411fb8:	and	w2, w2, #0x3f
  411fbc:	csneg	w0, w0, w2, mi  // mi = first
  411fc0:	mov	x2, #0x1                   	// #1
  411fc4:	lsl	x0, x2, x0
  411fc8:	orr	x2, x1, x0
  411fcc:	sxtw	x0, w3
  411fd0:	lsl	x0, x0, #3
  411fd4:	add	x1, sp, #0x10
  411fd8:	str	x2, [x1, x0]
  411fdc:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  411fe0:	add	x0, x0, #0x2c0
  411fe4:	ldr	w0, [x0]
  411fe8:	add	w0, w0, #0x1
  411fec:	add	x1, sp, #0x10
  411ff0:	mov	x4, #0x0                   	// #0
  411ff4:	mov	x3, #0x0                   	// #0
  411ff8:	mov	x2, x1
  411ffc:	mov	x1, #0x0                   	// #0
  412000:	bl	402780 <select@plt>
  412004:	b	4120b4 <ferror@plt+0xf814>
  412008:	mov	w0, #0x0                   	// #0
  41200c:	bl	40f380 <ferror@plt+0xcae0>
  412010:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  412014:	add	x0, x0, #0x2c0
  412018:	ldr	w0, [x0]
  41201c:	add	w1, w0, #0x3f
  412020:	cmp	w0, #0x0
  412024:	csel	w0, w1, w0, lt  // lt = tstop
  412028:	asr	w0, w0, #6
  41202c:	mov	w3, w0
  412030:	sxtw	x0, w3
  412034:	lsl	x0, x0, #3
  412038:	add	x1, sp, #0x10
  41203c:	ldr	x1, [x1, x0]
  412040:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  412044:	add	x0, x0, #0x2c0
  412048:	ldr	w0, [x0]
  41204c:	negs	w2, w0
  412050:	and	w0, w0, #0x3f
  412054:	and	w2, w2, #0x3f
  412058:	csneg	w0, w0, w2, mi  // mi = first
  41205c:	mov	x2, #0x1                   	// #1
  412060:	lsl	x0, x2, x0
  412064:	orr	x2, x1, x0
  412068:	sxtw	x0, w3
  41206c:	lsl	x0, x0, #3
  412070:	add	x1, sp, #0x10
  412074:	str	x2, [x1, x0]
  412078:	adrp	x0, 43c000 <argp_program_version_hook@@Base+0x5e50>
  41207c:	add	x0, x0, #0x2c0
  412080:	ldr	w0, [x0]
  412084:	add	w0, w0, #0x1
  412088:	add	x1, sp, #0x10
  41208c:	mov	x4, #0x0                   	// #0
  412090:	mov	x3, #0x0                   	// #0
  412094:	mov	x2, x1
  412098:	mov	x1, #0x0                   	// #0
  41209c:	bl	402780 <select@plt>
  4120a0:	adrp	x0, 440000 <argp_program_version_hook@@Base+0x9e50>
  4120a4:	add	x0, x0, #0x820
  4120a8:	bl	407fe8 <ferror@plt+0x5748>
  4120ac:	cmp	w0, #0x0
  4120b0:	b.ne	412008 <ferror@plt+0xf768>  // b.any
  4120b4:	nop
  4120b8:	ldp	x29, x30, [sp], #160
  4120bc:	ret
  4120c0:	stp	x29, x30, [sp, #-16]!
  4120c4:	mov	x29, sp
  4120c8:	mov	w0, #0x0                   	// #0
  4120cc:	bl	40f634 <ferror@plt+0xcd94>
  4120d0:	bl	40d3ac <ferror@plt+0xab0c>
  4120d4:	bl	411f24 <ferror@plt+0xf684>
  4120d8:	adrp	x0, 43a000 <argp_program_version_hook@@Base+0x3e50>
  4120dc:	add	x0, x0, #0x280
  4120e0:	bl	407fe8 <ferror@plt+0x5748>
  4120e4:	cmp	w0, #0x0
  4120e8:	b.ne	4120d0 <ferror@plt+0xf830>  // b.any
  4120ec:	bl	40f680 <ferror@plt+0xcde0>
  4120f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4120f4:	add	x0, x0, #0x8
  4120f8:	ldr	x0, [x0]
  4120fc:	bl	4026f0 <fflush@plt>
  412100:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  412104:	add	x0, x0, #0x0
  412108:	ldr	x0, [x0]
  41210c:	bl	4026f0 <fflush@plt>
  412110:	mov	w0, #0x0                   	// #0
  412114:	bl	40f634 <ferror@plt+0xcd94>
  412118:	bl	411f24 <ferror@plt+0xf684>
  41211c:	bl	40f680 <ferror@plt+0xcde0>
  412120:	nop
  412124:	ldp	x29, x30, [sp], #16
  412128:	ret
  41212c:	stp	x29, x30, [sp, #-32]!
  412130:	mov	x29, sp
  412134:	str	w0, [sp, #28]
  412138:	bl	4120c0 <ferror@plt+0xf820>
  41213c:	ldr	w0, [sp, #28]
  412140:	bl	4022e0 <exit@plt>
  412144:	stp	x29, x30, [sp, #-32]!
  412148:	mov	x29, sp
  41214c:	str	x0, [sp, #24]
  412150:	str	w1, [sp, #20]
  412154:	bl	4120c0 <ferror@plt+0xf820>
  412158:	ldr	x0, [sp, #24]
  41215c:	bl	4022c0 <strlen@plt>
  412160:	mov	x1, x0
  412164:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  412168:	add	x0, x0, #0x0
  41216c:	ldr	x0, [x0]
  412170:	mov	x3, x0
  412174:	mov	x2, x1
  412178:	mov	x1, #0x1                   	// #1
  41217c:	ldr	x0, [sp, #24]
  412180:	bl	4026c0 <fwrite@plt>
  412184:	ldr	w0, [sp, #20]
  412188:	bl	4022e0 <exit@plt>
  41218c:	stp	x29, x30, [sp, #-80]!
  412190:	mov	x29, sp
  412194:	stp	x19, x20, [sp, #16]
  412198:	stp	x21, x22, [sp, #32]
  41219c:	str	x23, [sp, #48]
  4121a0:	mov	x19, x0
  4121a4:	mov	x20, x1
  4121a8:	ldrb	w0, [x19]
  4121ac:	cmp	w0, #0x0
  4121b0:	b.ne	4121bc <ferror@plt+0xf91c>  // b.any
  4121b4:	mov	w0, #0xffffffff            	// #-1
  4121b8:	b	412294 <ferror@plt+0xf9f4>
  4121bc:	str	x19, [sp, #72]
  4121c0:	ldrb	w21, [x19]
  4121c4:	ldrb	w22, [x20]
  4121c8:	b	4121e4 <ferror@plt+0xf944>
  4121cc:	cmp	w21, #0x0
  4121d0:	b.eq	41225c <ferror@plt+0xf9bc>  // b.none
  4121d4:	add	x19, x19, #0x1
  4121d8:	ldrb	w21, [x19]
  4121dc:	add	x20, x20, #0x1
  4121e0:	ldrb	w22, [x20]
  4121e4:	bl	402630 <__ctype_b_loc@plt>
  4121e8:	ldr	x1, [x0]
  4121ec:	and	x0, x21, #0xff
  4121f0:	lsl	x0, x0, #1
  4121f4:	add	x0, x1, x0
  4121f8:	ldrh	w0, [x0]
  4121fc:	and	w0, w0, #0x100
  412200:	cmp	w0, #0x0
  412204:	b.eq	412218 <ferror@plt+0xf978>  // b.none
  412208:	mov	w0, w21
  41220c:	bl	402830 <tolower@plt>
  412210:	mov	w23, w0
  412214:	b	41221c <ferror@plt+0xf97c>
  412218:	mov	w23, w21
  41221c:	bl	402630 <__ctype_b_loc@plt>
  412220:	ldr	x1, [x0]
  412224:	and	x0, x22, #0xff
  412228:	lsl	x0, x0, #1
  41222c:	add	x0, x1, x0
  412230:	ldrh	w0, [x0]
  412234:	and	w0, w0, #0x100
  412238:	cmp	w0, #0x0
  41223c:	b.eq	41224c <ferror@plt+0xf9ac>  // b.none
  412240:	mov	w0, w22
  412244:	bl	402830 <tolower@plt>
  412248:	b	412250 <ferror@plt+0xf9b0>
  41224c:	mov	w0, w22
  412250:	cmp	w23, w0
  412254:	b.eq	4121cc <ferror@plt+0xf92c>  // b.none
  412258:	b	412260 <ferror@plt+0xf9c0>
  41225c:	nop
  412260:	ldrb	w0, [x19]
  412264:	cmp	w0, #0x0
  412268:	b.ne	412290 <ferror@plt+0xf9f0>  // b.any
  41226c:	ldrb	w0, [x20]
  412270:	cmp	w0, #0x0
  412274:	b.eq	412284 <ferror@plt+0xf9e4>  // b.none
  412278:	ldr	x0, [sp, #72]
  41227c:	sub	x0, x19, x0
  412280:	b	412294 <ferror@plt+0xf9f4>
  412284:	ldr	x0, [sp, #72]
  412288:	sub	x0, x0, x19
  41228c:	b	412294 <ferror@plt+0xf9f4>
  412290:	mov	w0, #0x0                   	// #0
  412294:	ldp	x19, x20, [sp, #16]
  412298:	ldp	x21, x22, [sp, #32]
  41229c:	ldr	x23, [sp, #48]
  4122a0:	ldp	x29, x30, [sp], #80
  4122a4:	ret
  4122a8:	stp	x29, x30, [sp, #-80]!
  4122ac:	mov	x29, sp
  4122b0:	stp	x19, x20, [sp, #16]
  4122b4:	str	x21, [sp, #32]
  4122b8:	str	x0, [sp, #72]
  4122bc:	str	x1, [sp, #64]
  4122c0:	str	w2, [sp, #60]
  4122c4:	ldr	x0, [sp, #72]
  4122c8:	cmp	x0, #0x0
  4122cc:	b.ne	4122d8 <ferror@plt+0xfa38>  // b.any
  4122d0:	mov	x0, #0x0                   	// #0
  4122d4:	b	412348 <ferror@plt+0xfaa8>
  4122d8:	mov	x21, #0x0                   	// #0
  4122dc:	ldr	x19, [sp, #64]
  4122e0:	b	412338 <ferror@plt+0xfa98>
  4122e4:	ldr	x0, [x19]
  4122e8:	mov	x1, x0
  4122ec:	ldr	x0, [sp, #72]
  4122f0:	bl	41218c <ferror@plt+0xf8ec>
  4122f4:	mov	w20, w0
  4122f8:	cmp	w20, #0x0
  4122fc:	b.eq	41232c <ferror@plt+0xfa8c>  // b.none
  412300:	cmp	w20, #0x0
  412304:	b.ge	412310 <ferror@plt+0xfa70>  // b.tcont
  412308:	mov	x0, x19
  41230c:	b	412348 <ferror@plt+0xfaa8>
  412310:	cmp	x21, #0x0
  412314:	b.eq	412324 <ferror@plt+0xfa84>  // b.none
  412318:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41231c:	add	x0, x0, #0x1a0
  412320:	b	412348 <ferror@plt+0xfaa8>
  412324:	mov	x21, x19
  412328:	b	412330 <ferror@plt+0xfa90>
  41232c:	nop
  412330:	ldrsw	x0, [sp, #60]
  412334:	add	x19, x19, x0
  412338:	ldr	x0, [x19]
  41233c:	cmp	x0, #0x0
  412340:	b.ne	4122e4 <ferror@plt+0xfa44>  // b.any
  412344:	mov	x0, x21
  412348:	ldp	x19, x20, [sp, #16]
  41234c:	ldr	x21, [sp, #32]
  412350:	ldp	x29, x30, [sp], #80
  412354:	ret
  412358:	sub	sp, sp, #0x10
  41235c:	str	x0, [sp, #8]
  412360:	ldr	x1, [sp, #8]
  412364:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  412368:	add	x0, x0, #0x1a0
  41236c:	cmp	x1, x0
  412370:	cset	w0, eq  // eq = none
  412374:	and	w0, w0, #0xff
  412378:	add	sp, sp, #0x10
  41237c:	ret
  412380:	sub	sp, sp, #0x480
  412384:	stp	x29, x30, [sp]
  412388:	mov	x29, sp
  41238c:	str	xzr, [sp, #1144]
  412390:	str	xzr, [sp, #1136]
  412394:	str	wzr, [sp, #1132]
  412398:	bl	402820 <__errno_location@plt>
  41239c:	str	wzr, [x0]
  4123a0:	ldr	x0, [sp, #1136]
  4123a4:	add	x0, x0, #0x100
  4123a8:	str	x0, [sp, #1136]
  4123ac:	ldr	x1, [sp, #1136]
  4123b0:	ldr	x0, [sp, #1144]
  4123b4:	bl	402540 <realloc@plt>
  4123b8:	str	x0, [sp, #1120]
  4123bc:	ldr	x0, [sp, #1120]
  4123c0:	cmp	x0, #0x0
  4123c4:	b.ne	4123e8 <ferror@plt+0xfb48>  // b.any
  4123c8:	bl	402820 <__errno_location@plt>
  4123cc:	mov	x1, x0
  4123d0:	mov	w0, #0xc                   	// #12
  4123d4:	str	w0, [x1]
  4123d8:	ldr	x0, [sp, #1144]
  4123dc:	bl	402640 <free@plt>
  4123e0:	mov	x0, #0x0                   	// #0
  4123e4:	b	412508 <ferror@plt+0xfc68>
  4123e8:	ldr	x0, [sp, #1120]
  4123ec:	str	x0, [sp, #1144]
  4123f0:	ldr	x1, [sp, #1136]
  4123f4:	ldr	x0, [sp, #1144]
  4123f8:	bl	402760 <gethostname@plt>
  4123fc:	str	w0, [sp, #1132]
  412400:	ldr	w0, [sp, #1132]
  412404:	cmp	w0, #0x0
  412408:	b.ne	412424 <ferror@plt+0xfb84>  // b.any
  41240c:	ldr	x2, [sp, #1136]
  412410:	mov	w1, #0x0                   	// #0
  412414:	ldr	x0, [sp, #1144]
  412418:	bl	402730 <memchr@plt>
  41241c:	cmp	x0, #0x0
  412420:	b.eq	412398 <ferror@plt+0xfaf8>  // b.none
  412424:	bl	402820 <__errno_location@plt>
  412428:	ldr	w0, [x0]
  41242c:	cmp	w0, #0x24
  412430:	b.eq	412398 <ferror@plt+0xfaf8>  // b.none
  412434:	ldr	w0, [sp, #1132]
  412438:	cmp	w0, #0x0
  41243c:	b.eq	412460 <ferror@plt+0xfbc0>  // b.none
  412440:	bl	402820 <__errno_location@plt>
  412444:	ldr	w0, [x0]
  412448:	cmp	w0, #0x0
  41244c:	b.eq	412460 <ferror@plt+0xfbc0>  // b.none
  412450:	ldr	x0, [sp, #1144]
  412454:	bl	402640 <free@plt>
  412458:	str	xzr, [sp, #1144]
  41245c:	b	412504 <ferror@plt+0xfc64>
  412460:	add	x0, sp, #0x18
  412464:	mov	x2, #0x30                  	// #48
  412468:	mov	w1, #0x0                   	// #0
  41246c:	bl	4024c0 <memset@plt>
  412470:	mov	w0, #0x2                   	// #2
  412474:	str	w0, [sp, #28]
  412478:	add	x1, sp, #0x450
  41247c:	add	x0, sp, #0x18
  412480:	mov	x3, x1
  412484:	mov	x2, x0
  412488:	mov	x1, #0x0                   	// #0
  41248c:	ldr	x0, [sp, #1144]
  412490:	bl	402710 <getaddrinfo@plt>
  412494:	str	w0, [sp, #1116]
  412498:	ldr	w0, [sp, #1116]
  41249c:	cmp	w0, #0x0
  4124a0:	b.ne	412504 <ferror@plt+0xfc64>  // b.any
  4124a4:	ldr	x0, [sp, #1104]
  4124a8:	ldr	x7, [x0, #24]
  4124ac:	ldr	x0, [sp, #1104]
  4124b0:	ldr	w0, [x0, #16]
  4124b4:	add	x1, sp, #0x48
  4124b8:	mov	w6, #0x8                   	// #8
  4124bc:	mov	w5, #0x0                   	// #0
  4124c0:	mov	x4, #0x0                   	// #0
  4124c4:	mov	w3, #0x401                 	// #1025
  4124c8:	mov	x2, x1
  4124cc:	mov	w1, w0
  4124d0:	mov	x0, x7
  4124d4:	bl	402350 <getnameinfo@plt>
  4124d8:	str	w0, [sp, #1116]
  4124dc:	ldr	w0, [sp, #1116]
  4124e0:	cmp	w0, #0x0
  4124e4:	b.ne	4124fc <ferror@plt+0xfc5c>  // b.any
  4124e8:	ldr	x0, [sp, #1144]
  4124ec:	bl	402640 <free@plt>
  4124f0:	add	x0, sp, #0x48
  4124f4:	bl	402560 <strdup@plt>
  4124f8:	str	x0, [sp, #1144]
  4124fc:	ldr	x0, [sp, #1104]
  412500:	bl	4022a0 <freeaddrinfo@plt>
  412504:	ldr	x0, [sp, #1144]
  412508:	ldp	x29, x30, [sp]
  41250c:	add	sp, sp, #0x480
  412510:	ret
  412514:	stp	x29, x30, [sp, #-48]!
  412518:	mov	x29, sp
  41251c:	str	w0, [sp, #44]
  412520:	str	x1, [sp, #32]
  412524:	str	x2, [sp, #24]
  412528:	ldr	w0, [sp, #44]
  41252c:	cmp	w0, #0x3f
  412530:	b.eq	412574 <ferror@plt+0xfcd4>  // b.none
  412534:	ldr	w0, [sp, #44]
  412538:	cmp	w0, #0x3f
  41253c:	b.gt	412670 <ferror@plt+0xfdd0>
  412540:	ldr	w0, [sp, #44]
  412544:	cmn	w0, #0x2
  412548:	b.eq	4125ac <ferror@plt+0xfd0c>  // b.none
  41254c:	ldr	w0, [sp, #44]
  412550:	cmn	w0, #0x2
  412554:	b.gt	412670 <ferror@plt+0xfdd0>
  412558:	ldr	w0, [sp, #44]
  41255c:	cmn	w0, #0x4
  412560:	b.eq	41260c <ferror@plt+0xfd6c>  // b.none
  412564:	ldr	w0, [sp, #44]
  412568:	cmn	w0, #0x3
  41256c:	b.eq	412590 <ferror@plt+0xfcf0>  // b.none
  412570:	b	412670 <ferror@plt+0xfdd0>
  412574:	ldr	x0, [sp, #24]
  412578:	ldr	x0, [x0, #80]
  41257c:	mov	w2, #0x27a                 	// #634
  412580:	mov	x1, x0
  412584:	ldr	x0, [sp, #24]
  412588:	bl	4185bc <argp_state_help@@Base>
  41258c:	b	41267c <ferror@plt+0xfddc>
  412590:	ldr	x0, [sp, #24]
  412594:	ldr	x0, [x0, #80]
  412598:	mov	w2, #0x201                 	// #513
  41259c:	mov	x1, x0
  4125a0:	ldr	x0, [sp, #24]
  4125a4:	bl	4185bc <argp_state_help@@Base>
  4125a8:	b	41267c <ferror@plt+0xfddc>
  4125ac:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4125b0:	add	x0, x0, #0xff8
  4125b4:	ldr	x1, [sp, #32]
  4125b8:	str	x1, [x0]
  4125bc:	ldr	x0, [sp, #32]
  4125c0:	bl	41410c <argp_usage@@Base+0x1b0>
  4125c4:	mov	x1, x0
  4125c8:	ldr	x0, [sp, #24]
  4125cc:	str	x1, [x0, #64]
  4125d0:	ldr	x0, [sp, #24]
  4125d4:	ldr	x1, [x0, #64]
  4125d8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4125dc:	add	x0, x0, #0x20
  4125e0:	str	x1, [x0]
  4125e4:	ldr	x0, [sp, #24]
  4125e8:	ldr	w0, [x0, #28]
  4125ec:	and	w0, w0, #0x3
  4125f0:	cmp	w0, #0x1
  4125f4:	b.ne	412678 <ferror@plt+0xfdd8>  // b.any
  4125f8:	ldr	x0, [sp, #24]
  4125fc:	ldr	x0, [x0, #16]
  412600:	ldr	x1, [sp, #32]
  412604:	str	x1, [x0]
  412608:	b	412678 <ferror@plt+0xfdd8>
  41260c:	ldr	x0, [sp, #32]
  412610:	cmp	x0, #0x0
  412614:	b.eq	412620 <ferror@plt+0xfd80>  // b.none
  412618:	ldr	x0, [sp, #32]
  41261c:	b	412628 <ferror@plt+0xfd88>
  412620:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  412624:	add	x0, x0, #0x9c8
  412628:	bl	402430 <atoi@plt>
  41262c:	mov	w1, w0
  412630:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  412634:	add	x0, x0, #0x1a8
  412638:	str	w1, [x0]
  41263c:	b	412648 <ferror@plt+0xfda8>
  412640:	mov	w0, #0x1                   	// #1
  412644:	bl	4024f0 <sleep@plt>
  412648:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41264c:	add	x0, x0, #0x1a8
  412650:	ldr	w0, [x0]
  412654:	sub	w2, w0, #0x1
  412658:	adrp	x1, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41265c:	add	x1, x1, #0x1a8
  412660:	str	w2, [x1]
  412664:	cmp	w0, #0x0
  412668:	b.gt	412640 <ferror@plt+0xfda0>
  41266c:	b	41267c <ferror@plt+0xfddc>
  412670:	mov	w0, #0x7                   	// #7
  412674:	b	412680 <ferror@plt+0xfde0>
  412678:	nop
  41267c:	mov	w0, #0x0                   	// #0
  412680:	ldp	x29, x30, [sp], #48
  412684:	ret
  412688:	stp	x29, x30, [sp, #-48]!
  41268c:	mov	x29, sp
  412690:	str	w0, [sp, #44]
  412694:	str	x1, [sp, #32]
  412698:	str	x2, [sp, #24]
  41269c:	ldr	w0, [sp, #44]
  4126a0:	cmp	w0, #0x56
  4126a4:	b.ne	412750 <ferror@plt+0xfeb0>  // b.any
  4126a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4126ac:	add	x0, x0, #0x1b0
  4126b0:	ldr	x0, [x0]
  4126b4:	cmp	x0, #0x0
  4126b8:	b.eq	4126dc <ferror@plt+0xfe3c>  // b.none
  4126bc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4126c0:	add	x0, x0, #0x1b0
  4126c4:	ldr	x2, [x0]
  4126c8:	ldr	x0, [sp, #24]
  4126cc:	ldr	x0, [x0, #80]
  4126d0:	ldr	x1, [sp, #24]
  4126d4:	blr	x2
  4126d8:	b	412734 <ferror@plt+0xfe94>
  4126dc:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4126e0:	add	x0, x0, #0x8b8
  4126e4:	ldr	x0, [x0]
  4126e8:	cmp	x0, #0x0
  4126ec:	b.eq	41271c <ferror@plt+0xfe7c>  // b.none
  4126f0:	ldr	x0, [sp, #24]
  4126f4:	ldr	x3, [x0, #80]
  4126f8:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4126fc:	add	x0, x0, #0x8b8
  412700:	ldr	x0, [x0]
  412704:	mov	x2, x0
  412708:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41270c:	add	x1, x0, #0xa90
  412710:	mov	x0, x3
  412714:	bl	402860 <fprintf@plt>
  412718:	b	412734 <ferror@plt+0xfe94>
  41271c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  412720:	add	x2, x0, #0xa98
  412724:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  412728:	add	x1, x0, #0xac0
  41272c:	ldr	x0, [sp, #24]
  412730:	bl	4186e4 <argp_error@@Base>
  412734:	ldr	x0, [sp, #24]
  412738:	ldr	w0, [x0, #28]
  41273c:	and	w0, w0, #0x20
  412740:	cmp	w0, #0x0
  412744:	b.ne	412758 <ferror@plt+0xfeb8>  // b.any
  412748:	mov	w0, #0x0                   	// #0
  41274c:	bl	4022e0 <exit@plt>
  412750:	mov	w0, #0x7                   	// #7
  412754:	b	412760 <ferror@plt+0xfec0>
  412758:	nop
  41275c:	mov	w0, #0x0                   	// #0
  412760:	ldp	x29, x30, [sp], #48
  412764:	ret
  412768:	stp	x29, x30, [sp, #-48]!
  41276c:	mov	x29, sp
  412770:	str	x0, [sp, #24]
  412774:	str	x1, [sp, #16]
  412778:	ldr	x0, [sp, #24]
  41277c:	str	x0, [sp, #40]
  412780:	b	4127c8 <ferror@plt+0xff28>
  412784:	ldr	x0, [sp, #16]
  412788:	cmp	x0, #0x0
  41278c:	b.eq	4127bc <ferror@plt+0xff1c>  // b.none
  412790:	ldr	x0, [sp, #40]
  412794:	ldr	x0, [x0]
  412798:	ldr	x1, [sp, #16]
  41279c:	bl	402610 <strcmp@plt>
  4127a0:	cmp	w0, #0x0
  4127a4:	b.ne	4127bc <ferror@plt+0xff1c>  // b.any
  4127a8:	ldr	x1, [sp, #40]
  4127ac:	ldr	x0, [sp, #24]
  4127b0:	sub	x0, x1, x0
  4127b4:	asr	x0, x0, #5
  4127b8:	b	4127fc <ferror@plt+0xff5c>
  4127bc:	ldr	x0, [sp, #40]
  4127c0:	add	x0, x0, #0x20
  4127c4:	str	x0, [sp, #40]
  4127c8:	ldr	x0, [sp, #40]
  4127cc:	ldr	x0, [x0]
  4127d0:	cmp	x0, #0x0
  4127d4:	b.ne	412784 <ferror@plt+0xfee4>  // b.any
  4127d8:	ldr	x0, [sp, #16]
  4127dc:	cmp	x0, #0x0
  4127e0:	b.ne	4127f8 <ferror@plt+0xff58>  // b.any
  4127e4:	ldr	x1, [sp, #40]
  4127e8:	ldr	x0, [sp, #24]
  4127ec:	sub	x0, x1, x0
  4127f0:	asr	x0, x0, #5
  4127f4:	b	4127fc <ferror@plt+0xff5c>
  4127f8:	mov	w0, #0xffffffff            	// #-1
  4127fc:	ldp	x29, x30, [sp], #48
  412800:	ret
  412804:	stp	x29, x30, [sp, #-64]!
  412808:	mov	x29, sp
  41280c:	str	x0, [sp, #40]
  412810:	str	x1, [sp, #32]
  412814:	str	w2, [sp, #28]
  412818:	str	x3, [sp, #16]
  41281c:	ldr	x0, [sp, #40]
  412820:	ldr	x0, [x0]
  412824:	cmp	x0, #0x0
  412828:	b.eq	4128a0 <ferror@plt+0x10000>  // b.none
  41282c:	ldr	x0, [sp, #40]
  412830:	ldr	x1, [x0, #64]
  412834:	ldr	x0, [sp, #32]
  412838:	str	x1, [x0, #56]
  41283c:	ldr	x0, [sp, #40]
  412840:	ldr	x1, [x0, #48]
  412844:	ldr	x0, [sp, #32]
  412848:	str	x1, [x0, #40]
  41284c:	ldr	x0, [sp, #40]
  412850:	ldr	x1, [x0, #56]
  412854:	ldr	x0, [sp, #32]
  412858:	str	x1, [x0, #48]
  41285c:	ldr	x0, [sp, #40]
  412860:	ldr	w1, [x0, #24]
  412864:	ldr	x0, [sp, #32]
  412868:	str	w1, [x0, #32]
  41286c:	ldr	x0, [sp, #40]
  412870:	ldr	x3, [x0]
  412874:	ldr	x2, [sp, #32]
  412878:	ldr	x1, [sp, #16]
  41287c:	ldr	w0, [sp, #28]
  412880:	blr	x3
  412884:	str	w0, [sp, #60]
  412888:	ldr	x0, [sp, #32]
  41288c:	ldr	x1, [x0, #56]
  412890:	ldr	x0, [sp, #40]
  412894:	str	x1, [x0, #64]
  412898:	ldr	w0, [sp, #60]
  41289c:	b	4128a4 <ferror@plt+0x10004>
  4128a0:	mov	w0, #0x7                   	// #7
  4128a4:	ldp	x29, x30, [sp], #64
  4128a8:	ret
  4128ac:	stp	x29, x30, [sp, #-96]!
  4128b0:	mov	x29, sp
  4128b4:	str	x0, [sp, #56]
  4128b8:	str	x1, [sp, #48]
  4128bc:	str	w2, [sp, #44]
  4128c0:	str	x3, [sp, #32]
  4128c4:	str	x4, [sp, #24]
  4128c8:	ldr	x0, [sp, #56]
  4128cc:	ldr	x0, [x0]
  4128d0:	str	x0, [sp, #88]
  4128d4:	ldr	x0, [sp, #56]
  4128d8:	ldr	x0, [x0, #32]
  4128dc:	str	x0, [sp, #80]
  4128e0:	ldr	x0, [sp, #88]
  4128e4:	cmp	x0, #0x0
  4128e8:	b.ne	4128fc <ferror@plt+0x1005c>  // b.any
  4128ec:	ldr	x0, [sp, #56]
  4128f0:	ldr	x0, [x0, #8]
  4128f4:	cmp	x0, #0x0
  4128f8:	b.eq	412c08 <ferror@plt+0x10368>  // b.none
  4128fc:	ldr	x0, [sp, #88]
  412900:	cmp	x0, #0x0
  412904:	b.eq	412b28 <ferror@plt+0x10288>  // b.none
  412908:	ldr	x0, [sp, #88]
  41290c:	str	x0, [sp, #72]
  412910:	b	412b18 <ferror@plt+0x10278>
  412914:	ldr	x0, [sp, #72]
  412918:	ldr	w0, [x0, #24]
  41291c:	and	w0, w0, #0x4
  412920:	cmp	w0, #0x0
  412924:	b.ne	412930 <ferror@plt+0x10090>  // b.any
  412928:	ldr	x0, [sp, #72]
  41292c:	str	x0, [sp, #88]
  412930:	ldr	x0, [sp, #88]
  412934:	ldr	w0, [x0, #24]
  412938:	and	w0, w0, #0x8
  41293c:	cmp	w0, #0x0
  412940:	b.ne	412b0c <ferror@plt+0x1026c>  // b.any
  412944:	ldr	x0, [sp, #72]
  412948:	bl	413f90 <argp_usage@@Base+0x34>
  41294c:	cmp	w0, #0x0
  412950:	b.eq	4129e0 <ferror@plt+0x10140>  // b.none
  412954:	ldr	x0, [sp, #72]
  412958:	ldr	w3, [x0, #8]
  41295c:	ldr	x0, [sp, #24]
  412960:	ldr	x0, [x0, #8]
  412964:	add	x2, x0, #0x1
  412968:	ldr	x1, [sp, #24]
  41296c:	str	x2, [x1, #8]
  412970:	and	w1, w3, #0xff
  412974:	strb	w1, [x0]
  412978:	ldr	x0, [sp, #88]
  41297c:	ldr	x0, [x0, #16]
  412980:	cmp	x0, #0x0
  412984:	b.eq	4129d4 <ferror@plt+0x10134>  // b.none
  412988:	ldr	x0, [sp, #24]
  41298c:	ldr	x0, [x0, #8]
  412990:	add	x2, x0, #0x1
  412994:	ldr	x1, [sp, #24]
  412998:	str	x2, [x1, #8]
  41299c:	mov	w1, #0x3a                  	// #58
  4129a0:	strb	w1, [x0]
  4129a4:	ldr	x0, [sp, #88]
  4129a8:	ldr	w0, [x0, #24]
  4129ac:	and	w0, w0, #0x1
  4129b0:	cmp	w0, #0x0
  4129b4:	b.eq	4129d4 <ferror@plt+0x10134>  // b.none
  4129b8:	ldr	x0, [sp, #24]
  4129bc:	ldr	x0, [x0, #8]
  4129c0:	add	x2, x0, #0x1
  4129c4:	ldr	x1, [sp, #24]
  4129c8:	str	x2, [x1, #8]
  4129cc:	mov	w1, #0x3a                  	// #58
  4129d0:	strb	w1, [x0]
  4129d4:	ldr	x0, [sp, #24]
  4129d8:	ldr	x0, [x0, #8]
  4129dc:	strb	wzr, [x0]
  4129e0:	ldr	x0, [sp, #72]
  4129e4:	ldr	x0, [x0]
  4129e8:	cmp	x0, #0x0
  4129ec:	b.eq	412b0c <ferror@plt+0x1026c>  // b.none
  4129f0:	ldr	x0, [sp, #24]
  4129f4:	ldr	x0, [x0]
  4129f8:	ldr	x2, [x0, #16]
  4129fc:	ldr	x0, [sp, #72]
  412a00:	ldr	x0, [x0]
  412a04:	mov	x1, x0
  412a08:	mov	x0, x2
  412a0c:	bl	412768 <ferror@plt+0xfec8>
  412a10:	cmp	w0, #0x0
  412a14:	b.ge	412b0c <ferror@plt+0x1026c>  // b.tcont
  412a18:	ldr	x0, [sp, #24]
  412a1c:	ldr	x0, [x0, #16]
  412a20:	ldr	x1, [sp, #72]
  412a24:	ldr	x1, [x1]
  412a28:	str	x1, [x0]
  412a2c:	ldr	x0, [sp, #88]
  412a30:	ldr	x0, [x0, #16]
  412a34:	cmp	x0, #0x0
  412a38:	b.eq	412a60 <ferror@plt+0x101c0>  // b.none
  412a3c:	ldr	x0, [sp, #88]
  412a40:	ldr	w0, [x0, #24]
  412a44:	and	w0, w0, #0x1
  412a48:	cmp	w0, #0x0
  412a4c:	b.eq	412a58 <ferror@plt+0x101b8>  // b.none
  412a50:	mov	w0, #0x2                   	// #2
  412a54:	b	412a64 <ferror@plt+0x101c4>
  412a58:	mov	w0, #0x1                   	// #1
  412a5c:	b	412a64 <ferror@plt+0x101c4>
  412a60:	mov	w0, #0x0                   	// #0
  412a64:	ldr	x1, [sp, #24]
  412a68:	ldr	x1, [x1, #16]
  412a6c:	str	w0, [x1, #8]
  412a70:	ldr	x0, [sp, #24]
  412a74:	ldr	x0, [x0, #16]
  412a78:	str	xzr, [x0, #16]
  412a7c:	ldr	x0, [sp, #72]
  412a80:	ldr	w0, [x0, #8]
  412a84:	cmp	w0, #0x0
  412a88:	b.eq	412a9c <ferror@plt+0x101fc>  // b.none
  412a8c:	ldr	x0, [sp, #72]
  412a90:	ldr	w0, [x0, #8]
  412a94:	and	w0, w0, #0xffffff
  412a98:	b	412aa8 <ferror@plt+0x10208>
  412a9c:	ldr	x0, [sp, #88]
  412aa0:	ldr	w0, [x0, #8]
  412aa4:	and	w0, w0, #0xffffff
  412aa8:	ldr	x1, [sp, #24]
  412aac:	ldr	x1, [x1]
  412ab0:	ldr	x1, [x1, #80]
  412ab4:	ldr	x2, [sp, #32]
  412ab8:	sub	x1, x2, x1
  412abc:	asr	x2, x1, #3
  412ac0:	mov	x1, #0x8e39                	// #36409
  412ac4:	movk	x1, #0x38e3, lsl #16
  412ac8:	movk	x1, #0xe38e, lsl #32
  412acc:	movk	x1, #0x8e38, lsl #48
  412ad0:	mul	x1, x2, x1
  412ad4:	add	w1, w1, #0x1
  412ad8:	lsl	w1, w1, #24
  412adc:	add	w1, w0, w1
  412ae0:	ldr	x0, [sp, #24]
  412ae4:	ldr	x0, [x0, #16]
  412ae8:	str	w1, [x0, #24]
  412aec:	ldr	x0, [sp, #24]
  412af0:	ldr	x0, [x0, #16]
  412af4:	add	x1, x0, #0x20
  412af8:	ldr	x0, [sp, #24]
  412afc:	str	x1, [x0, #16]
  412b00:	ldr	x0, [sp, #24]
  412b04:	ldr	x0, [x0, #16]
  412b08:	str	xzr, [x0]
  412b0c:	ldr	x0, [sp, #72]
  412b10:	add	x0, x0, #0x30
  412b14:	str	x0, [sp, #72]
  412b18:	ldr	x0, [sp, #72]
  412b1c:	bl	414014 <argp_usage@@Base+0xb8>
  412b20:	cmp	w0, #0x0
  412b24:	b.eq	412914 <ferror@plt+0x10074>  // b.none
  412b28:	ldr	x0, [sp, #56]
  412b2c:	ldr	x1, [x0, #8]
  412b30:	ldr	x0, [sp, #32]
  412b34:	str	x1, [x0]
  412b38:	ldr	x0, [sp, #32]
  412b3c:	ldr	x1, [sp, #56]
  412b40:	str	x1, [x0, #8]
  412b44:	ldr	x0, [sp, #24]
  412b48:	ldr	x1, [x0, #8]
  412b4c:	ldr	x0, [sp, #32]
  412b50:	str	x1, [x0, #16]
  412b54:	ldr	x0, [sp, #32]
  412b58:	str	wzr, [x0, #24]
  412b5c:	ldr	x0, [sp, #32]
  412b60:	ldr	x1, [sp, #48]
  412b64:	str	x1, [x0, #32]
  412b68:	ldr	x0, [sp, #32]
  412b6c:	ldr	w1, [sp, #44]
  412b70:	str	w1, [x0, #40]
  412b74:	ldr	x0, [sp, #32]
  412b78:	str	xzr, [x0, #48]
  412b7c:	ldr	x0, [sp, #32]
  412b80:	str	xzr, [x0, #64]
  412b84:	ldr	x0, [sp, #32]
  412b88:	str	xzr, [x0, #56]
  412b8c:	ldr	x0, [sp, #80]
  412b90:	cmp	x0, #0x0
  412b94:	b.eq	412bf4 <ferror@plt+0x10354>  // b.none
  412b98:	str	wzr, [sp, #68]
  412b9c:	b	412bac <ferror@plt+0x1030c>
  412ba0:	ldr	w0, [sp, #68]
  412ba4:	add	w0, w0, #0x1
  412ba8:	str	w0, [sp, #68]
  412bac:	ldr	w0, [sp, #68]
  412bb0:	lsl	x0, x0, #5
  412bb4:	ldr	x1, [sp, #80]
  412bb8:	add	x0, x1, x0
  412bbc:	ldr	x0, [x0]
  412bc0:	cmp	x0, #0x0
  412bc4:	b.ne	412ba0 <ferror@plt+0x10300>  // b.any
  412bc8:	ldr	x0, [sp, #24]
  412bcc:	ldr	x1, [x0, #24]
  412bd0:	ldr	x0, [sp, #32]
  412bd4:	str	x1, [x0, #56]
  412bd8:	ldr	x0, [sp, #24]
  412bdc:	ldr	x1, [x0, #24]
  412be0:	ldr	w0, [sp, #68]
  412be4:	lsl	x0, x0, #3
  412be8:	add	x1, x1, x0
  412bec:	ldr	x0, [sp, #24]
  412bf0:	str	x1, [x0, #24]
  412bf4:	ldr	x0, [sp, #32]
  412bf8:	add	x1, x0, #0x48
  412bfc:	str	x1, [sp, #32]
  412c00:	str	x0, [sp, #48]
  412c04:	b	412c0c <ferror@plt+0x1036c>
  412c08:	str	xzr, [sp, #48]
  412c0c:	ldr	x0, [sp, #80]
  412c10:	cmp	x0, #0x0
  412c14:	b.eq	412c68 <ferror@plt+0x103c8>  // b.none
  412c18:	str	wzr, [sp, #64]
  412c1c:	b	412c58 <ferror@plt+0x103b8>
  412c20:	ldr	x0, [sp, #80]
  412c24:	add	x1, x0, #0x20
  412c28:	str	x1, [sp, #80]
  412c2c:	ldr	x5, [x0]
  412c30:	ldr	w0, [sp, #64]
  412c34:	add	w1, w0, #0x1
  412c38:	str	w1, [sp, #64]
  412c3c:	ldr	x4, [sp, #24]
  412c40:	ldr	x3, [sp, #32]
  412c44:	mov	w2, w0
  412c48:	ldr	x1, [sp, #48]
  412c4c:	mov	x0, x5
  412c50:	bl	4128ac <ferror@plt+0x1000c>
  412c54:	str	x0, [sp, #32]
  412c58:	ldr	x0, [sp, #80]
  412c5c:	ldr	x0, [x0]
  412c60:	cmp	x0, #0x0
  412c64:	b.ne	412c20 <ferror@plt+0x10380>  // b.any
  412c68:	ldr	x0, [sp, #32]
  412c6c:	ldp	x29, x30, [sp], #96
  412c70:	ret
  412c74:	stp	x29, x30, [sp, #-80]!
  412c78:	mov	x29, sp
  412c7c:	str	x0, [sp, #40]
  412c80:	str	x1, [sp, #32]
  412c84:	str	w2, [sp, #28]
  412c88:	ldr	x0, [sp, #40]
  412c8c:	str	x0, [sp, #48]
  412c90:	ldr	x0, [sp, #40]
  412c94:	ldr	x0, [x0, #8]
  412c98:	str	x0, [sp, #56]
  412c9c:	ldr	x0, [sp, #40]
  412ca0:	ldr	x0, [x0, #16]
  412ca4:	str	x0, [sp, #64]
  412ca8:	ldr	x0, [sp, #40]
  412cac:	ldr	x0, [x0, #96]
  412cb0:	str	x0, [sp, #72]
  412cb4:	ldr	w0, [sp, #28]
  412cb8:	and	w0, w0, #0x8
  412cbc:	cmp	w0, #0x0
  412cc0:	b.eq	412cdc <ferror@plt+0x1043c>  // b.none
  412cc4:	ldr	x0, [sp, #56]
  412cc8:	add	x1, x0, #0x1
  412ccc:	str	x1, [sp, #56]
  412cd0:	mov	w1, #0x2d                  	// #45
  412cd4:	strb	w1, [x0]
  412cd8:	b	412d00 <ferror@plt+0x10460>
  412cdc:	ldr	w0, [sp, #28]
  412ce0:	and	w0, w0, #0x4
  412ce4:	cmp	w0, #0x0
  412ce8:	b.eq	412d00 <ferror@plt+0x10460>  // b.none
  412cec:	ldr	x0, [sp, #56]
  412cf0:	add	x1, x0, #0x1
  412cf4:	str	x1, [sp, #56]
  412cf8:	mov	w1, #0x2b                  	// #43
  412cfc:	strb	w1, [x0]
  412d00:	ldr	x0, [sp, #56]
  412d04:	strb	wzr, [x0]
  412d08:	ldr	x0, [sp, #64]
  412d0c:	str	xzr, [x0]
  412d10:	ldr	x0, [sp, #40]
  412d14:	ldr	x1, [sp, #32]
  412d18:	str	x1, [x0]
  412d1c:	ldr	x0, [sp, #32]
  412d20:	cmp	x0, #0x0
  412d24:	b.eq	412d5c <ferror@plt+0x104bc>  // b.none
  412d28:	ldr	x0, [sp, #40]
  412d2c:	ldr	x0, [x0, #80]
  412d30:	add	x1, sp, #0x30
  412d34:	mov	x4, x1
  412d38:	mov	x3, x0
  412d3c:	mov	w2, #0x0                   	// #0
  412d40:	mov	x1, #0x0                   	// #0
  412d44:	ldr	x0, [sp, #32]
  412d48:	bl	4128ac <ferror@plt+0x1000c>
  412d4c:	mov	x1, x0
  412d50:	ldr	x0, [sp, #40]
  412d54:	str	x1, [x0, #88]
  412d58:	b	412d6c <ferror@plt+0x104cc>
  412d5c:	ldr	x0, [sp, #40]
  412d60:	ldr	x1, [x0, #80]
  412d64:	ldr	x0, [sp, #40]
  412d68:	str	x1, [x0, #88]
  412d6c:	nop
  412d70:	ldp	x29, x30, [sp], #80
  412d74:	ret
  412d78:	stp	x29, x30, [sp, #-64]!
  412d7c:	mov	x29, sp
  412d80:	str	x0, [sp, #24]
  412d84:	str	x1, [sp, #16]
  412d88:	ldr	x0, [sp, #24]
  412d8c:	ldr	x0, [x0, #32]
  412d90:	str	x0, [sp, #56]
  412d94:	ldr	x0, [sp, #24]
  412d98:	ldr	x0, [x0]
  412d9c:	str	x0, [sp, #48]
  412da0:	ldr	x0, [sp, #48]
  412da4:	cmp	x0, #0x0
  412da8:	b.ne	412dbc <ferror@plt+0x1051c>  // b.any
  412dac:	ldr	x0, [sp, #24]
  412db0:	ldr	x0, [x0, #8]
  412db4:	cmp	x0, #0x0
  412db8:	b.eq	412e48 <ferror@plt+0x105a8>  // b.none
  412dbc:	ldr	x0, [sp, #16]
  412dc0:	ldr	x0, [x0, #16]
  412dc4:	add	x1, x0, #0x1
  412dc8:	ldr	x0, [sp, #16]
  412dcc:	str	x1, [x0, #16]
  412dd0:	ldr	x0, [sp, #48]
  412dd4:	cmp	x0, #0x0
  412dd8:	b.eq	412e48 <ferror@plt+0x105a8>  // b.none
  412ddc:	str	wzr, [sp, #44]
  412de0:	b	412df0 <ferror@plt+0x10550>
  412de4:	ldr	w0, [sp, #44]
  412de8:	add	w0, w0, #0x1
  412dec:	str	w0, [sp, #44]
  412df0:	ldr	x0, [sp, #48]
  412df4:	add	x1, x0, #0x30
  412df8:	str	x1, [sp, #48]
  412dfc:	bl	414014 <argp_usage@@Base+0xb8>
  412e00:	cmp	w0, #0x0
  412e04:	b.eq	412de4 <ferror@plt+0x10544>  // b.none
  412e08:	ldr	x0, [sp, #16]
  412e0c:	ldr	x2, [x0]
  412e10:	ldr	w1, [sp, #44]
  412e14:	mov	w0, w1
  412e18:	lsl	w0, w0, #1
  412e1c:	add	w0, w0, w1
  412e20:	sxtw	x0, w0
  412e24:	add	x1, x2, x0
  412e28:	ldr	x0, [sp, #16]
  412e2c:	str	x1, [x0]
  412e30:	ldr	x0, [sp, #16]
  412e34:	ldr	x1, [x0, #8]
  412e38:	ldrsw	x0, [sp, #44]
  412e3c:	add	x1, x1, x0
  412e40:	ldr	x0, [sp, #16]
  412e44:	str	x1, [x0, #8]
  412e48:	ldr	x0, [sp, #56]
  412e4c:	cmp	x0, #0x0
  412e50:	b.eq	412e94 <ferror@plt+0x105f4>  // b.none
  412e54:	b	412e84 <ferror@plt+0x105e4>
  412e58:	ldr	x0, [sp, #56]
  412e5c:	add	x1, x0, #0x20
  412e60:	str	x1, [sp, #56]
  412e64:	ldr	x0, [x0]
  412e68:	ldr	x1, [sp, #16]
  412e6c:	bl	412d78 <ferror@plt+0x104d8>
  412e70:	ldr	x0, [sp, #16]
  412e74:	ldr	x0, [x0, #24]
  412e78:	add	x1, x0, #0x1
  412e7c:	ldr	x0, [sp, #16]
  412e80:	str	x1, [x0, #24]
  412e84:	ldr	x0, [sp, #56]
  412e88:	ldr	x0, [x0]
  412e8c:	cmp	x0, #0x0
  412e90:	b.ne	412e58 <ferror@plt+0x105b8>  // b.any
  412e94:	nop
  412e98:	ldp	x29, x30, [sp], #64
  412e9c:	ret
  412ea0:	stp	x29, x30, [sp, #-240]!
  412ea4:	mov	x29, sp
  412ea8:	str	x0, [sp, #56]
  412eac:	str	x1, [sp, #48]
  412eb0:	str	w2, [sp, #44]
  412eb4:	str	x3, [sp, #32]
  412eb8:	str	w4, [sp, #40]
  412ebc:	str	x5, [sp, #24]
  412ec0:	str	wzr, [sp, #236]
  412ec4:	stp	xzr, xzr, [sp, #64]
  412ec8:	stp	xzr, xzr, [sp, #80]
  412ecc:	stp	xzr, xzr, [sp, #96]
  412ed0:	str	xzr, [sp, #112]
  412ed4:	mov	w0, #0x1                   	// #1
  412ed8:	str	w0, [sp, #64]
  412edc:	mov	w0, #0x1                   	// #1
  412ee0:	str	w0, [sp, #68]
  412ee4:	ldr	w0, [sp, #40]
  412ee8:	and	w0, w0, #0x4
  412eec:	cmp	w0, #0x0
  412ef0:	cset	w0, eq  // eq = none
  412ef4:	and	w0, w0, #0xff
  412ef8:	and	x0, x0, #0xff
  412efc:	str	x0, [sp, #120]
  412f00:	str	xzr, [sp, #128]
  412f04:	str	xzr, [sp, #136]
  412f08:	str	xzr, [sp, #144]
  412f0c:	ldr	x0, [sp, #48]
  412f10:	cmp	x0, #0x0
  412f14:	b.eq	412f28 <ferror@plt+0x10688>  // b.none
  412f18:	add	x0, sp, #0x78
  412f1c:	mov	x1, x0
  412f20:	ldr	x0, [sp, #48]
  412f24:	bl	412d78 <ferror@plt+0x104d8>
  412f28:	ldr	x0, [sp, #136]
  412f2c:	add	x1, x0, #0x1
  412f30:	mov	x0, x1
  412f34:	lsl	x0, x0, #3
  412f38:	add	x0, x0, x1
  412f3c:	lsl	x0, x0, #3
  412f40:	str	x0, [sp, #216]
  412f44:	ldr	x0, [sp, #144]
  412f48:	lsl	x0, x0, #3
  412f4c:	str	x0, [sp, #208]
  412f50:	ldr	x0, [sp, #128]
  412f54:	add	x0, x0, #0x1
  412f58:	lsl	x0, x0, #5
  412f5c:	str	x0, [sp, #200]
  412f60:	ldr	x0, [sp, #120]
  412f64:	add	x0, x0, #0x1
  412f68:	str	x0, [sp, #192]
  412f6c:	ldr	x0, [sp, #216]
  412f70:	str	x0, [sp, #184]
  412f74:	ldr	x1, [sp, #184]
  412f78:	ldr	x0, [sp, #208]
  412f7c:	add	x0, x1, x0
  412f80:	add	x0, x0, #0x7
  412f84:	and	x0, x0, #0xfffffffffffffff8
  412f88:	str	x0, [sp, #176]
  412f8c:	ldr	x1, [sp, #176]
  412f90:	ldr	x0, [sp, #200]
  412f94:	add	x0, x1, x0
  412f98:	str	x0, [sp, #168]
  412f9c:	ldr	x1, [sp, #168]
  412fa0:	ldr	x0, [sp, #192]
  412fa4:	add	x0, x1, x0
  412fa8:	str	x0, [sp, #160]
  412fac:	ldr	x0, [sp, #160]
  412fb0:	bl	402450 <malloc@plt>
  412fb4:	mov	x1, x0
  412fb8:	ldr	x0, [sp, #56]
  412fbc:	str	x1, [x0, #208]
  412fc0:	ldr	x0, [sp, #56]
  412fc4:	ldr	x0, [x0, #208]
  412fc8:	cmp	x0, #0x0
  412fcc:	b.ne	412fd8 <ferror@plt+0x10738>  // b.any
  412fd0:	mov	w0, #0xc                   	// #12
  412fd4:	b	413318 <ferror@plt+0x10a78>
  412fd8:	ldr	x0, [sp, #56]
  412fdc:	ldr	x0, [x0, #208]
  412fe0:	str	x0, [sp, #152]
  412fe4:	ldr	x0, [sp, #56]
  412fe8:	ldr	x1, [x0, #208]
  412fec:	ldr	x0, [sp, #56]
  412ff0:	str	x1, [x0, #80]
  412ff4:	ldr	x1, [sp, #152]
  412ff8:	ldr	x0, [sp, #184]
  412ffc:	add	x1, x1, x0
  413000:	ldr	x0, [sp, #56]
  413004:	str	x1, [x0, #96]
  413008:	ldr	x1, [sp, #152]
  41300c:	ldr	x0, [sp, #176]
  413010:	add	x1, x1, x0
  413014:	ldr	x0, [sp, #56]
  413018:	str	x1, [x0, #16]
  41301c:	ldr	x1, [sp, #152]
  413020:	ldr	x0, [sp, #168]
  413024:	add	x1, x1, x0
  413028:	ldr	x0, [sp, #56]
  41302c:	str	x1, [x0, #8]
  413030:	ldr	x0, [sp, #56]
  413034:	add	x0, x0, #0x18
  413038:	mov	x1, x0
  41303c:	add	x0, sp, #0x40
  413040:	ldp	x2, x3, [x0]
  413044:	stp	x2, x3, [x1]
  413048:	ldp	x2, x3, [x0, #16]
  41304c:	stp	x2, x3, [x1, #16]
  413050:	ldp	x2, x3, [x0, #32]
  413054:	stp	x2, x3, [x1, #32]
  413058:	ldr	x0, [x0, #48]
  41305c:	str	x0, [x1, #48]
  413060:	ldr	x0, [sp, #56]
  413064:	ldr	x0, [x0, #96]
  413068:	ldr	x2, [sp, #208]
  41306c:	mov	w1, #0x0                   	// #0
  413070:	bl	4024c0 <memset@plt>
  413074:	ldr	w2, [sp, #40]
  413078:	ldr	x1, [sp, #48]
  41307c:	ldr	x0, [sp, #56]
  413080:	bl	412c74 <ferror@plt+0x103d4>
  413084:	ldr	x0, [sp, #56]
  413088:	add	x0, x0, #0x70
  41308c:	mov	x2, #0x60                  	// #96
  413090:	mov	w1, #0x0                   	// #0
  413094:	bl	4024c0 <memset@plt>
  413098:	ldr	x0, [sp, #56]
  41309c:	ldr	x1, [x0]
  4130a0:	ldr	x0, [sp, #56]
  4130a4:	str	x1, [x0, #112]
  4130a8:	ldr	x0, [sp, #56]
  4130ac:	ldr	w1, [sp, #44]
  4130b0:	str	w1, [x0, #120]
  4130b4:	ldr	x0, [sp, #56]
  4130b8:	ldr	x1, [sp, #32]
  4130bc:	str	x1, [x0, #128]
  4130c0:	ldr	w1, [sp, #40]
  4130c4:	ldr	x0, [sp, #56]
  4130c8:	str	w1, [x0, #140]
  4130cc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4130d0:	add	x0, x0, #0x0
  4130d4:	ldr	x1, [x0]
  4130d8:	ldr	x0, [sp, #56]
  4130dc:	str	x1, [x0, #184]
  4130e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4130e4:	add	x0, x0, #0x8
  4130e8:	ldr	x1, [x0]
  4130ec:	ldr	x0, [sp, #56]
  4130f0:	str	x1, [x0, #192]
  4130f4:	ldr	x0, [sp, #56]
  4130f8:	str	wzr, [x0, #136]
  4130fc:	ldr	x0, [sp, #56]
  413100:	ldr	x1, [sp, #56]
  413104:	str	x1, [x0, #200]
  413108:	ldr	x0, [sp, #56]
  41310c:	mov	w1, #0x1                   	// #1
  413110:	str	w1, [x0, #104]
  413114:	ldr	x0, [sp, #56]
  413118:	ldr	x1, [x0, #80]
  41311c:	ldr	x0, [sp, #56]
  413120:	ldr	x0, [x0, #88]
  413124:	cmp	x1, x0
  413128:	b.cs	41313c <ferror@plt+0x1089c>  // b.hs, b.nlast
  41312c:	ldr	x0, [sp, #56]
  413130:	ldr	x0, [x0, #80]
  413134:	ldr	x1, [sp, #24]
  413138:	str	x1, [x0, #48]
  41313c:	ldr	x0, [sp, #56]
  413140:	ldr	x0, [x0, #80]
  413144:	str	x0, [sp, #224]
  413148:	b	413208 <ferror@plt+0x10968>
  41314c:	ldr	x0, [sp, #224]
  413150:	ldr	x0, [x0, #32]
  413154:	cmp	x0, #0x0
  413158:	b.eq	413188 <ferror@plt+0x108e8>  // b.none
  41315c:	ldr	x0, [sp, #224]
  413160:	ldr	x0, [x0, #32]
  413164:	ldr	x1, [x0, #56]
  413168:	ldr	x0, [sp, #224]
  41316c:	ldr	w0, [x0, #40]
  413170:	mov	w0, w0
  413174:	lsl	x0, x0, #3
  413178:	add	x0, x1, x0
  41317c:	ldr	x1, [x0]
  413180:	ldr	x0, [sp, #224]
  413184:	str	x1, [x0, #48]
  413188:	ldr	x0, [sp, #224]
  41318c:	ldr	x0, [x0]
  413190:	cmp	x0, #0x0
  413194:	b.ne	4131d8 <ferror@plt+0x10938>  // b.any
  413198:	ldr	x0, [sp, #224]
  41319c:	ldr	x0, [x0, #8]
  4131a0:	ldr	x0, [x0, #32]
  4131a4:	cmp	x0, #0x0
  4131a8:	b.eq	4131d8 <ferror@plt+0x10938>  // b.none
  4131ac:	ldr	x0, [sp, #224]
  4131b0:	ldr	x0, [x0, #8]
  4131b4:	ldr	x0, [x0, #32]
  4131b8:	ldr	x0, [x0]
  4131bc:	cmp	x0, #0x0
  4131c0:	b.eq	4131d8 <ferror@plt+0x10938>  // b.none
  4131c4:	ldr	x0, [sp, #224]
  4131c8:	ldr	x0, [x0, #56]
  4131cc:	ldr	x1, [sp, #224]
  4131d0:	ldr	x1, [x1, #48]
  4131d4:	str	x1, [x0]
  4131d8:	ldr	x0, [sp, #56]
  4131dc:	add	x0, x0, #0x70
  4131e0:	mov	x3, #0x0                   	// #0
  4131e4:	mov	w2, #0x3                   	// #3
  4131e8:	movk	w2, #0x100, lsl #16
  4131ec:	mov	x1, x0
  4131f0:	ldr	x0, [sp, #224]
  4131f4:	bl	412804 <ferror@plt+0xff64>
  4131f8:	str	w0, [sp, #236]
  4131fc:	ldr	x0, [sp, #224]
  413200:	add	x0, x0, #0x48
  413204:	str	x0, [sp, #224]
  413208:	ldr	x0, [sp, #56]
  41320c:	ldr	x0, [x0, #88]
  413210:	ldr	x1, [sp, #224]
  413214:	cmp	x1, x0
  413218:	b.cs	413234 <ferror@plt+0x10994>  // b.hs, b.nlast
  41321c:	ldr	w0, [sp, #236]
  413220:	cmp	w0, #0x0
  413224:	b.eq	41314c <ferror@plt+0x108ac>  // b.none
  413228:	ldr	w0, [sp, #236]
  41322c:	cmp	w0, #0x7
  413230:	b.eq	41314c <ferror@plt+0x108ac>  // b.none
  413234:	ldr	w0, [sp, #236]
  413238:	cmp	w0, #0x7
  41323c:	b.ne	413244 <ferror@plt+0x109a4>  // b.any
  413240:	str	wzr, [sp, #236]
  413244:	ldr	w0, [sp, #236]
  413248:	cmp	w0, #0x0
  41324c:	b.eq	413258 <ferror@plt+0x109b8>  // b.none
  413250:	ldr	w0, [sp, #236]
  413254:	b	413318 <ferror@plt+0x10a78>
  413258:	ldr	x0, [sp, #56]
  41325c:	ldr	w0, [x0, #140]
  413260:	and	w0, w0, #0x2
  413264:	cmp	w0, #0x0
  413268:	b.eq	4132b4 <ferror@plt+0x10a14>  // b.none
  41326c:	ldr	x0, [sp, #56]
  413270:	str	wzr, [x0, #28]
  413274:	ldr	x0, [sp, #56]
  413278:	ldr	w0, [x0, #140]
  41327c:	and	w0, w0, #0x1
  413280:	cmp	w0, #0x0
  413284:	b.eq	4132c0 <ferror@plt+0x10a20>  // b.none
  413288:	ldr	x0, [sp, #56]
  41328c:	ldr	x0, [x0, #128]
  413290:	sub	x1, x0, #0x8
  413294:	ldr	x0, [sp, #56]
  413298:	str	x1, [x0, #128]
  41329c:	ldr	x0, [sp, #56]
  4132a0:	ldr	w0, [x0, #120]
  4132a4:	add	w1, w0, #0x1
  4132a8:	ldr	x0, [sp, #56]
  4132ac:	str	w1, [x0, #120]
  4132b0:	b	4132c0 <ferror@plt+0x10a20>
  4132b4:	ldr	x0, [sp, #56]
  4132b8:	mov	w1, #0x1                   	// #1
  4132bc:	str	w1, [x0, #28]
  4132c0:	ldr	x0, [sp, #56]
  4132c4:	ldr	x0, [x0, #128]
  4132c8:	ldr	x1, [sp, #32]
  4132cc:	cmp	x1, x0
  4132d0:	b.ne	413300 <ferror@plt+0x10a60>  // b.any
  4132d4:	ldr	x0, [sp, #32]
  4132d8:	ldr	x0, [x0]
  4132dc:	cmp	x0, #0x0
  4132e0:	b.eq	413300 <ferror@plt+0x10a60>  // b.none
  4132e4:	ldr	x0, [sp, #32]
  4132e8:	ldr	x0, [x0]
  4132ec:	bl	41410c <argp_usage@@Base+0x1b0>
  4132f0:	mov	x1, x0
  4132f4:	ldr	x0, [sp, #56]
  4132f8:	str	x1, [x0, #176]
  4132fc:	b	413314 <ferror@plt+0x10a74>
  413300:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  413304:	add	x0, x0, #0x20
  413308:	ldr	x1, [x0]
  41330c:	ldr	x0, [sp, #56]
  413310:	str	x1, [x0, #176]
  413314:	mov	w0, #0x0                   	// #0
  413318:	ldp	x29, x30, [sp], #240
  41331c:	ret
  413320:	stp	x29, x30, [sp, #-64]!
  413324:	mov	x29, sp
  413328:	str	x0, [sp, #40]
  41332c:	str	w1, [sp, #36]
  413330:	str	w2, [sp, #32]
  413334:	str	x3, [sp, #24]
  413338:	ldr	w0, [sp, #36]
  41333c:	cmp	w0, #0x7
  413340:	b.ne	413354 <ferror@plt+0x10ab4>  // b.any
  413344:	ldr	w0, [sp, #32]
  413348:	cmp	w0, #0x0
  41334c:	b.eq	413354 <ferror@plt+0x10ab4>  // b.none
  413350:	str	wzr, [sp, #36]
  413354:	ldr	w0, [sp, #36]
  413358:	cmp	w0, #0x0
  41335c:	b.ne	413504 <ferror@plt+0x10c64>  // b.any
  413360:	ldr	x0, [sp, #40]
  413364:	ldr	w1, [x0, #136]
  413368:	ldr	x0, [sp, #40]
  41336c:	ldr	w0, [x0, #120]
  413370:	cmp	w1, w0
  413374:	b.ne	413494 <ferror@plt+0x10bf4>  // b.any
  413378:	ldr	x0, [sp, #40]
  41337c:	ldr	x0, [x0, #80]
  413380:	str	x0, [sp, #56]
  413384:	b	4133c8 <ferror@plt+0x10b28>
  413388:	ldr	x0, [sp, #56]
  41338c:	ldr	w0, [x0, #24]
  413390:	cmp	w0, #0x0
  413394:	b.ne	4133bc <ferror@plt+0x10b1c>  // b.any
  413398:	ldr	x0, [sp, #40]
  41339c:	add	x0, x0, #0x70
  4133a0:	mov	x3, #0x0                   	// #0
  4133a4:	mov	w2, #0x2                   	// #2
  4133a8:	movk	w2, #0x100, lsl #16
  4133ac:	mov	x1, x0
  4133b0:	ldr	x0, [sp, #56]
  4133b4:	bl	412804 <ferror@plt+0xff64>
  4133b8:	str	w0, [sp, #36]
  4133bc:	ldr	x0, [sp, #56]
  4133c0:	add	x0, x0, #0x48
  4133c4:	str	x0, [sp, #56]
  4133c8:	ldr	x0, [sp, #40]
  4133cc:	ldr	x0, [x0, #88]
  4133d0:	ldr	x1, [sp, #56]
  4133d4:	cmp	x1, x0
  4133d8:	b.cs	4133f4 <ferror@plt+0x10b54>  // b.hs, b.nlast
  4133dc:	ldr	w0, [sp, #36]
  4133e0:	cmp	w0, #0x0
  4133e4:	b.eq	413388 <ferror@plt+0x10ae8>  // b.none
  4133e8:	ldr	w0, [sp, #36]
  4133ec:	cmp	w0, #0x7
  4133f0:	b.eq	413388 <ferror@plt+0x10ae8>  // b.none
  4133f4:	ldr	x0, [sp, #40]
  4133f8:	ldr	x0, [x0, #88]
  4133fc:	sub	x0, x0, #0x48
  413400:	str	x0, [sp, #56]
  413404:	b	413438 <ferror@plt+0x10b98>
  413408:	ldr	x0, [sp, #40]
  41340c:	add	x0, x0, #0x70
  413410:	mov	x3, #0x0                   	// #0
  413414:	mov	w2, #0x1                   	// #1
  413418:	movk	w2, #0x100, lsl #16
  41341c:	mov	x1, x0
  413420:	ldr	x0, [sp, #56]
  413424:	bl	412804 <ferror@plt+0xff64>
  413428:	str	w0, [sp, #36]
  41342c:	ldr	x0, [sp, #56]
  413430:	sub	x0, x0, #0x48
  413434:	str	x0, [sp, #56]
  413438:	ldr	x0, [sp, #40]
  41343c:	ldr	x0, [x0, #80]
  413440:	ldr	x1, [sp, #56]
  413444:	cmp	x1, x0
  413448:	b.cc	413464 <ferror@plt+0x10bc4>  // b.lo, b.ul, b.last
  41344c:	ldr	w0, [sp, #36]
  413450:	cmp	w0, #0x0
  413454:	b.eq	413408 <ferror@plt+0x10b68>  // b.none
  413458:	ldr	w0, [sp, #36]
  41345c:	cmp	w0, #0x7
  413460:	b.eq	413408 <ferror@plt+0x10b68>  // b.none
  413464:	ldr	w0, [sp, #36]
  413468:	cmp	w0, #0x7
  41346c:	b.ne	413474 <ferror@plt+0x10bd4>  // b.any
  413470:	str	wzr, [sp, #36]
  413474:	ldr	x0, [sp, #24]
  413478:	cmp	x0, #0x0
  41347c:	b.eq	413504 <ferror@plt+0x10c64>  // b.none
  413480:	ldr	x0, [sp, #40]
  413484:	ldr	w1, [x0, #136]
  413488:	ldr	x0, [sp, #24]
  41348c:	str	w1, [x0]
  413490:	b	413504 <ferror@plt+0x10c64>
  413494:	ldr	x0, [sp, #24]
  413498:	cmp	x0, #0x0
  41349c:	b.eq	4134b4 <ferror@plt+0x10c14>  // b.none
  4134a0:	ldr	x0, [sp, #40]
  4134a4:	ldr	w1, [x0, #136]
  4134a8:	ldr	x0, [sp, #24]
  4134ac:	str	w1, [x0]
  4134b0:	b	413504 <ferror@plt+0x10c64>
  4134b4:	ldr	x0, [sp, #40]
  4134b8:	ldr	w0, [x0, #140]
  4134bc:	and	w0, w0, #0x2
  4134c0:	cmp	w0, #0x0
  4134c4:	b.ne	4134fc <ferror@plt+0x10c5c>  // b.any
  4134c8:	ldr	x0, [sp, #40]
  4134cc:	ldr	x0, [x0, #184]
  4134d0:	cmp	x0, #0x0
  4134d4:	b.eq	4134fc <ferror@plt+0x10c5c>  // b.none
  4134d8:	ldr	x0, [sp, #40]
  4134dc:	ldr	x3, [x0, #184]
  4134e0:	ldr	x0, [sp, #40]
  4134e4:	ldr	x0, [x0, #176]
  4134e8:	mov	x2, x0
  4134ec:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4134f0:	add	x1, x0, #0xb00
  4134f4:	mov	x0, x3
  4134f8:	bl	402860 <fprintf@plt>
  4134fc:	mov	w0, #0x7                   	// #7
  413500:	str	w0, [sp, #36]
  413504:	ldr	w0, [sp, #36]
  413508:	cmp	w0, #0x0
  41350c:	b.eq	413590 <ferror@plt+0x10cf0>  // b.none
  413510:	ldr	w0, [sp, #36]
  413514:	cmp	w0, #0x7
  413518:	b.ne	41353c <ferror@plt+0x10c9c>  // b.any
  41351c:	ldr	x0, [sp, #40]
  413520:	add	x3, x0, #0x70
  413524:	ldr	x0, [sp, #40]
  413528:	ldr	x0, [x0, #184]
  41352c:	mov	w2, #0x104                 	// #260
  413530:	mov	x1, x0
  413534:	mov	x0, x3
  413538:	bl	4185bc <argp_state_help@@Base>
  41353c:	ldr	x0, [sp, #40]
  413540:	ldr	x0, [x0, #80]
  413544:	str	x0, [sp, #56]
  413548:	b	413578 <ferror@plt+0x10cd8>
  41354c:	ldr	x0, [sp, #40]
  413550:	add	x0, x0, #0x70
  413554:	mov	x3, #0x0                   	// #0
  413558:	mov	w2, #0x5                   	// #5
  41355c:	movk	w2, #0x100, lsl #16
  413560:	mov	x1, x0
  413564:	ldr	x0, [sp, #56]
  413568:	bl	412804 <ferror@plt+0xff64>
  41356c:	ldr	x0, [sp, #56]
  413570:	add	x0, x0, #0x48
  413574:	str	x0, [sp, #56]
  413578:	ldr	x0, [sp, #40]
  41357c:	ldr	x0, [x0, #88]
  413580:	ldr	x1, [sp, #56]
  413584:	cmp	x1, x0
  413588:	b.cc	41354c <ferror@plt+0x10cac>  // b.lo, b.ul, b.last
  41358c:	b	413610 <ferror@plt+0x10d70>
  413590:	ldr	x0, [sp, #40]
  413594:	ldr	x0, [x0, #88]
  413598:	sub	x0, x0, #0x48
  41359c:	str	x0, [sp, #56]
  4135a0:	b	4135d4 <ferror@plt+0x10d34>
  4135a4:	ldr	x0, [sp, #40]
  4135a8:	add	x0, x0, #0x70
  4135ac:	mov	x3, #0x0                   	// #0
  4135b0:	mov	w2, #0x4                   	// #4
  4135b4:	movk	w2, #0x100, lsl #16
  4135b8:	mov	x1, x0
  4135bc:	ldr	x0, [sp, #56]
  4135c0:	bl	412804 <ferror@plt+0xff64>
  4135c4:	str	w0, [sp, #36]
  4135c8:	ldr	x0, [sp, #56]
  4135cc:	sub	x0, x0, #0x48
  4135d0:	str	x0, [sp, #56]
  4135d4:	ldr	x0, [sp, #40]
  4135d8:	ldr	x0, [x0, #80]
  4135dc:	ldr	x1, [sp, #56]
  4135e0:	cmp	x1, x0
  4135e4:	b.cc	413600 <ferror@plt+0x10d60>  // b.lo, b.ul, b.last
  4135e8:	ldr	w0, [sp, #36]
  4135ec:	cmp	w0, #0x0
  4135f0:	b.eq	4135a4 <ferror@plt+0x10d04>  // b.none
  4135f4:	ldr	w0, [sp, #36]
  4135f8:	cmp	w0, #0x7
  4135fc:	b.eq	4135a4 <ferror@plt+0x10d04>  // b.none
  413600:	ldr	w0, [sp, #36]
  413604:	cmp	w0, #0x7
  413608:	b.ne	413610 <ferror@plt+0x10d70>  // b.any
  41360c:	str	wzr, [sp, #36]
  413610:	ldr	x0, [sp, #40]
  413614:	ldr	x0, [x0, #88]
  413618:	sub	x0, x0, #0x48
  41361c:	str	x0, [sp, #56]
  413620:	b	413650 <ferror@plt+0x10db0>
  413624:	ldr	x0, [sp, #40]
  413628:	add	x0, x0, #0x70
  41362c:	mov	x3, #0x0                   	// #0
  413630:	mov	w2, #0x7                   	// #7
  413634:	movk	w2, #0x100, lsl #16
  413638:	mov	x1, x0
  41363c:	ldr	x0, [sp, #56]
  413640:	bl	412804 <ferror@plt+0xff64>
  413644:	ldr	x0, [sp, #56]
  413648:	sub	x0, x0, #0x48
  41364c:	str	x0, [sp, #56]
  413650:	ldr	x0, [sp, #40]
  413654:	ldr	x0, [x0, #80]
  413658:	ldr	x1, [sp, #56]
  41365c:	cmp	x1, x0
  413660:	b.cs	413624 <ferror@plt+0x10d84>  // b.hs, b.nlast
  413664:	ldr	w0, [sp, #36]
  413668:	cmp	w0, #0x7
  41366c:	b.ne	413678 <ferror@plt+0x10dd8>  // b.any
  413670:	mov	w0, #0x16                  	// #22
  413674:	str	w0, [sp, #36]
  413678:	ldr	x0, [sp, #40]
  41367c:	ldr	x0, [x0, #208]
  413680:	bl	402640 <free@plt>
  413684:	ldr	w0, [sp, #36]
  413688:	ldp	x29, x30, [sp], #64
  41368c:	ret
  413690:	stp	x29, x30, [sp, #-64]!
  413694:	mov	x29, sp
  413698:	str	x0, [sp, #24]
  41369c:	str	x1, [sp, #16]
  4136a0:	ldr	x0, [sp, #24]
  4136a4:	ldr	w0, [x0, #136]
  4136a8:	sub	w1, w0, #0x1
  4136ac:	ldr	x0, [sp, #24]
  4136b0:	str	w1, [x0, #136]
  4136b4:	ldr	x0, [sp, #24]
  4136b8:	ldr	w0, [x0, #136]
  4136bc:	str	w0, [sp, #40]
  4136c0:	mov	w0, #0x7                   	// #7
  4136c4:	str	w0, [sp, #60]
  4136c8:	str	wzr, [sp, #44]
  4136cc:	ldr	x0, [sp, #24]
  4136d0:	ldr	x0, [x0, #80]
  4136d4:	str	x0, [sp, #48]
  4136d8:	b	41376c <ferror@plt+0x10ecc>
  4136dc:	ldr	x0, [sp, #24]
  4136e0:	ldr	w0, [x0, #136]
  4136e4:	add	w1, w0, #0x1
  4136e8:	ldr	x0, [sp, #24]
  4136ec:	str	w1, [x0, #136]
  4136f0:	str	wzr, [sp, #44]
  4136f4:	ldr	x0, [sp, #24]
  4136f8:	add	x0, x0, #0x70
  4136fc:	ldr	x3, [sp, #16]
  413700:	ldr	w2, [sp, #44]
  413704:	mov	x1, x0
  413708:	ldr	x0, [sp, #48]
  41370c:	bl	412804 <ferror@plt+0xff64>
  413710:	str	w0, [sp, #60]
  413714:	ldr	w0, [sp, #60]
  413718:	cmp	w0, #0x7
  41371c:	b.ne	413760 <ferror@plt+0x10ec0>  // b.any
  413720:	ldr	x0, [sp, #24]
  413724:	ldr	w0, [x0, #136]
  413728:	sub	w1, w0, #0x1
  41372c:	ldr	x0, [sp, #24]
  413730:	str	w1, [x0, #136]
  413734:	mov	w0, #0x6                   	// #6
  413738:	movk	w0, #0x100, lsl #16
  41373c:	str	w0, [sp, #44]
  413740:	ldr	x0, [sp, #24]
  413744:	add	x0, x0, #0x70
  413748:	mov	x3, #0x0                   	// #0
  41374c:	ldr	w2, [sp, #44]
  413750:	mov	x1, x0
  413754:	ldr	x0, [sp, #48]
  413758:	bl	412804 <ferror@plt+0xff64>
  41375c:	str	w0, [sp, #60]
  413760:	ldr	x0, [sp, #48]
  413764:	add	x0, x0, #0x48
  413768:	str	x0, [sp, #48]
  41376c:	ldr	x0, [sp, #24]
  413770:	ldr	x0, [x0, #88]
  413774:	ldr	x1, [sp, #48]
  413778:	cmp	x1, x0
  41377c:	b.cs	41378c <ferror@plt+0x10eec>  // b.hs, b.nlast
  413780:	ldr	w0, [sp, #60]
  413784:	cmp	w0, #0x7
  413788:	b.eq	4136dc <ferror@plt+0x10e3c>  // b.none
  41378c:	ldr	w0, [sp, #60]
  413790:	cmp	w0, #0x0
  413794:	b.ne	41380c <ferror@plt+0x10f6c>  // b.any
  413798:	ldr	w1, [sp, #44]
  41379c:	mov	w0, #0x6                   	// #6
  4137a0:	movk	w0, #0x100, lsl #16
  4137a4:	cmp	w1, w0
  4137a8:	b.ne	4137bc <ferror@plt+0x10f1c>  // b.any
  4137ac:	ldr	x0, [sp, #24]
  4137b0:	ldr	w1, [x0, #120]
  4137b4:	ldr	x0, [sp, #24]
  4137b8:	str	w1, [x0, #136]
  4137bc:	ldr	x0, [sp, #24]
  4137c0:	ldr	w0, [x0, #136]
  4137c4:	ldr	w1, [sp, #40]
  4137c8:	cmp	w1, w0
  4137cc:	b.ge	413800 <ferror@plt+0x10f60>  // b.tcont
  4137d0:	ldr	x0, [sp, #48]
  4137d4:	sub	x0, x0, #0x48
  4137d8:	str	x0, [sp, #48]
  4137dc:	ldr	x0, [sp, #48]
  4137e0:	ldr	w1, [x0, #24]
  4137e4:	ldr	x2, [sp, #24]
  4137e8:	ldr	w3, [x2, #136]
  4137ec:	ldr	w2, [sp, #40]
  4137f0:	sub	w2, w3, w2
  4137f4:	add	w1, w1, w2
  4137f8:	str	w1, [x0, #24]
  4137fc:	b	41380c <ferror@plt+0x10f6c>
  413800:	ldr	x0, [sp, #24]
  413804:	mov	w1, #0x1                   	// #1
  413808:	str	w1, [x0, #104]
  41380c:	ldr	w0, [sp, #60]
  413810:	ldp	x29, x30, [sp], #64
  413814:	ret
  413818:	stp	x29, x30, [sp, #-96]!
  41381c:	mov	x29, sp
  413820:	str	x0, [sp, #40]
  413824:	str	w1, [sp, #36]
  413828:	str	x2, [sp, #24]
  41382c:	ldr	w0, [sp, #36]
  413830:	asr	w0, w0, #24
  413834:	str	w0, [sp, #68]
  413838:	mov	w0, #0x7                   	// #7
  41383c:	str	w0, [sp, #92]
  413840:	ldr	w0, [sp, #68]
  413844:	cmp	w0, #0x0
  413848:	b.ne	4138dc <ferror@plt+0x1103c>  // b.any
  41384c:	ldr	x0, [sp, #40]
  413850:	ldr	x0, [x0, #8]
  413854:	ldr	w1, [sp, #36]
  413858:	bl	4026b0 <strchr@plt>
  41385c:	str	x0, [sp, #56]
  413860:	ldr	x0, [sp, #56]
  413864:	cmp	x0, #0x0
  413868:	b.eq	41392c <ferror@plt+0x1108c>  // b.none
  41386c:	ldr	x0, [sp, #40]
  413870:	ldr	x0, [x0, #80]
  413874:	str	x0, [sp, #80]
  413878:	b	4138c4 <ferror@plt+0x11024>
  41387c:	ldr	x0, [sp, #80]
  413880:	ldr	x0, [x0, #16]
  413884:	ldr	x1, [sp, #56]
  413888:	cmp	x1, x0
  41388c:	b.cs	4138b8 <ferror@plt+0x11018>  // b.hs, b.nlast
  413890:	ldr	x0, [sp, #40]
  413894:	add	x1, x0, #0x70
  413898:	ldr	x0, [sp, #40]
  41389c:	ldr	x0, [x0, #40]
  4138a0:	mov	x3, x0
  4138a4:	ldr	w2, [sp, #36]
  4138a8:	ldr	x0, [sp, #80]
  4138ac:	bl	412804 <ferror@plt+0xff64>
  4138b0:	str	w0, [sp, #92]
  4138b4:	b	41392c <ferror@plt+0x1108c>
  4138b8:	ldr	x0, [sp, #80]
  4138bc:	add	x0, x0, #0x48
  4138c0:	str	x0, [sp, #80]
  4138c4:	ldr	x0, [sp, #40]
  4138c8:	ldr	x0, [x0, #88]
  4138cc:	ldr	x1, [sp, #80]
  4138d0:	cmp	x1, x0
  4138d4:	b.cc	41387c <ferror@plt+0x10fdc>  // b.lo, b.ul, b.last
  4138d8:	b	41392c <ferror@plt+0x1108c>
  4138dc:	ldr	x0, [sp, #40]
  4138e0:	ldr	x2, [x0, #80]
  4138e4:	ldrsw	x1, [sp, #68]
  4138e8:	mov	x0, x1
  4138ec:	lsl	x0, x0, #3
  4138f0:	add	x0, x0, x1
  4138f4:	lsl	x0, x0, #3
  4138f8:	sub	x0, x0, #0x48
  4138fc:	add	x4, x2, x0
  413900:	ldr	x0, [sp, #40]
  413904:	add	x1, x0, #0x70
  413908:	ldr	w0, [sp, #36]
  41390c:	lsl	w0, w0, #8
  413910:	asr	w2, w0, #8
  413914:	ldr	x0, [sp, #40]
  413918:	ldr	x0, [x0, #40]
  41391c:	mov	x3, x0
  413920:	mov	x0, x4
  413924:	bl	412804 <ferror@plt+0xff64>
  413928:	str	w0, [sp, #92]
  41392c:	ldr	w0, [sp, #92]
  413930:	cmp	w0, #0x7
  413934:	b.ne	4139f4 <ferror@plt+0x11154>  // b.any
  413938:	ldr	w0, [sp, #68]
  41393c:	cmp	w0, #0x0
  413940:	b.ne	41396c <ferror@plt+0x110cc>  // b.any
  413944:	ldr	x0, [sp, #40]
  413948:	add	x4, x0, #0x70
  41394c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  413950:	add	x3, x0, #0xb40
  413954:	ldr	w2, [sp, #36]
  413958:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41395c:	add	x1, x0, #0xb18
  413960:	mov	x0, x4
  413964:	bl	4186e4 <argp_error@@Base>
  413968:	b	4139f4 <ferror@plt+0x11154>
  41396c:	ldr	x0, [sp, #40]
  413970:	ldr	x0, [x0, #16]
  413974:	str	x0, [sp, #72]
  413978:	b	413988 <ferror@plt+0x110e8>
  41397c:	ldr	x0, [sp, #72]
  413980:	add	x0, x0, #0x20
  413984:	str	x0, [sp, #72]
  413988:	ldr	x0, [sp, #72]
  41398c:	ldr	w0, [x0, #24]
  413990:	ldr	w1, [sp, #36]
  413994:	cmp	w1, w0
  413998:	b.eq	4139ac <ferror@plt+0x1110c>  // b.none
  41399c:	ldr	x0, [sp, #72]
  4139a0:	ldr	x0, [x0]
  4139a4:	cmp	x0, #0x0
  4139a8:	b.ne	41397c <ferror@plt+0x110dc>  // b.any
  4139ac:	ldr	x0, [sp, #40]
  4139b0:	add	x4, x0, #0x70
  4139b4:	ldr	x0, [sp, #72]
  4139b8:	ldr	x0, [x0]
  4139bc:	cmp	x0, #0x0
  4139c0:	b.eq	4139d0 <ferror@plt+0x11130>  // b.none
  4139c4:	ldr	x0, [sp, #72]
  4139c8:	ldr	x0, [x0]
  4139cc:	b	4139d8 <ferror@plt+0x11138>
  4139d0:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4139d4:	add	x0, x0, #0xb20
  4139d8:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  4139dc:	add	x3, x1, #0xb40
  4139e0:	mov	x2, x0
  4139e4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4139e8:	add	x1, x0, #0xb28
  4139ec:	mov	x0, x4
  4139f0:	bl	4186e4 <argp_error@@Base>
  4139f4:	ldr	w0, [sp, #92]
  4139f8:	ldp	x29, x30, [sp], #96
  4139fc:	ret
  413a00:	stp	x29, x30, [sp, #-48]!
  413a04:	mov	x29, sp
  413a08:	str	x0, [sp, #24]
  413a0c:	str	x1, [sp, #16]
  413a10:	str	wzr, [sp, #40]
  413a14:	ldr	x0, [sp, #24]
  413a18:	ldr	w0, [x0, #148]
  413a1c:	cmp	w0, #0x0
  413a20:	b.eq	413a44 <ferror@plt+0x111a4>  // b.none
  413a24:	ldr	x0, [sp, #24]
  413a28:	ldr	w1, [x0, #136]
  413a2c:	ldr	x0, [sp, #24]
  413a30:	ldr	w0, [x0, #148]
  413a34:	cmp	w1, w0
  413a38:	b.ge	413a44 <ferror@plt+0x111a4>  // b.tcont
  413a3c:	ldr	x0, [sp, #24]
  413a40:	str	wzr, [x0, #148]
  413a44:	ldr	x0, [sp, #24]
  413a48:	ldr	w0, [x0, #104]
  413a4c:	cmp	w0, #0x0
  413a50:	b.eq	413bc0 <ferror@plt+0x11320>  // b.none
  413a54:	ldr	x0, [sp, #24]
  413a58:	ldr	w0, [x0, #148]
  413a5c:	cmp	w0, #0x0
  413a60:	b.ne	413bc0 <ferror@plt+0x11320>  // b.any
  413a64:	ldr	x0, [sp, #24]
  413a68:	ldr	w1, [x0, #136]
  413a6c:	ldr	x0, [sp, #24]
  413a70:	str	w1, [x0, #24]
  413a74:	ldr	x0, [sp, #24]
  413a78:	mov	w1, #0xffffffff            	// #-1
  413a7c:	str	w1, [x0, #32]
  413a80:	ldr	x0, [sp, #24]
  413a84:	ldr	w0, [x0, #140]
  413a88:	and	w0, w0, #0x40
  413a8c:	cmp	w0, #0x0
  413a90:	b.eq	413ad4 <ferror@plt+0x11234>  // b.none
  413a94:	ldr	x0, [sp, #24]
  413a98:	ldr	w6, [x0, #120]
  413a9c:	ldr	x0, [sp, #24]
  413aa0:	ldr	x1, [x0, #128]
  413aa4:	ldr	x0, [sp, #24]
  413aa8:	ldr	x2, [x0, #8]
  413aac:	ldr	x0, [sp, #24]
  413ab0:	ldr	x3, [x0, #16]
  413ab4:	ldr	x0, [sp, #24]
  413ab8:	add	x0, x0, #0x18
  413abc:	mov	x5, x0
  413ac0:	mov	x4, #0x0                   	// #0
  413ac4:	mov	w0, w6
  413ac8:	bl	414fc0 <argp_usage@@Base+0x1064>
  413acc:	str	w0, [sp, #44]
  413ad0:	b	413b10 <ferror@plt+0x11270>
  413ad4:	ldr	x0, [sp, #24]
  413ad8:	ldr	w6, [x0, #120]
  413adc:	ldr	x0, [sp, #24]
  413ae0:	ldr	x1, [x0, #128]
  413ae4:	ldr	x0, [sp, #24]
  413ae8:	ldr	x2, [x0, #8]
  413aec:	ldr	x0, [sp, #24]
  413af0:	ldr	x3, [x0, #16]
  413af4:	ldr	x0, [sp, #24]
  413af8:	add	x0, x0, #0x18
  413afc:	mov	x5, x0
  413b00:	mov	x4, #0x0                   	// #0
  413b04:	mov	w0, w6
  413b08:	bl	414f30 <argp_usage@@Base+0xfd4>
  413b0c:	str	w0, [sp, #44]
  413b10:	ldr	x0, [sp, #24]
  413b14:	ldr	w1, [x0, #24]
  413b18:	ldr	x0, [sp, #24]
  413b1c:	str	w1, [x0, #136]
  413b20:	ldr	w0, [sp, #44]
  413b24:	cmn	w0, #0x1
  413b28:	b.ne	413b94 <ferror@plt+0x112f4>  // b.any
  413b2c:	ldr	x0, [sp, #24]
  413b30:	str	wzr, [x0, #104]
  413b34:	ldr	x0, [sp, #24]
  413b38:	ldr	w0, [x0, #136]
  413b3c:	cmp	w0, #0x1
  413b40:	b.le	413bcc <ferror@plt+0x1132c>
  413b44:	ldr	x0, [sp, #24]
  413b48:	ldr	x1, [x0, #128]
  413b4c:	ldr	x0, [sp, #24]
  413b50:	ldr	w0, [x0, #136]
  413b54:	sxtw	x0, w0
  413b58:	lsl	x0, x0, #3
  413b5c:	sub	x0, x0, #0x8
  413b60:	add	x0, x1, x0
  413b64:	ldr	x2, [x0]
  413b68:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  413b6c:	add	x1, x0, #0xb38
  413b70:	mov	x0, x2
  413b74:	bl	402610 <strcmp@plt>
  413b78:	cmp	w0, #0x0
  413b7c:	b.ne	413bcc <ferror@plt+0x1132c>  // b.any
  413b80:	ldr	x0, [sp, #24]
  413b84:	ldr	w1, [x0, #136]
  413b88:	ldr	x0, [sp, #24]
  413b8c:	str	w1, [x0, #148]
  413b90:	b	413bcc <ferror@plt+0x1132c>
  413b94:	ldr	w0, [sp, #44]
  413b98:	cmp	w0, #0x3f
  413b9c:	b.ne	413bcc <ferror@plt+0x1132c>  // b.any
  413ba0:	ldr	x0, [sp, #24]
  413ba4:	ldr	w0, [x0, #32]
  413ba8:	cmn	w0, #0x1
  413bac:	b.eq	413bcc <ferror@plt+0x1132c>  // b.none
  413bb0:	ldr	x0, [sp, #16]
  413bb4:	str	wzr, [x0]
  413bb8:	mov	w0, #0x7                   	// #7
  413bbc:	b	413cd8 <ferror@plt+0x11438>
  413bc0:	mov	w0, #0xffffffff            	// #-1
  413bc4:	str	w0, [sp, #44]
  413bc8:	b	413bd0 <ferror@plt+0x11330>
  413bcc:	nop
  413bd0:	ldr	w0, [sp, #44]
  413bd4:	cmn	w0, #0x1
  413bd8:	b.ne	413c58 <ferror@plt+0x113b8>  // b.any
  413bdc:	ldr	x0, [sp, #24]
  413be0:	ldr	w1, [x0, #136]
  413be4:	ldr	x0, [sp, #24]
  413be8:	ldr	w0, [x0, #120]
  413bec:	cmp	w1, w0
  413bf0:	b.ge	413c08 <ferror@plt+0x11368>  // b.tcont
  413bf4:	ldr	x0, [sp, #24]
  413bf8:	ldr	w0, [x0, #140]
  413bfc:	and	w0, w0, #0x4
  413c00:	cmp	w0, #0x0
  413c04:	b.eq	413c1c <ferror@plt+0x1137c>  // b.none
  413c08:	ldr	x0, [sp, #16]
  413c0c:	mov	w1, #0x1                   	// #1
  413c10:	str	w1, [x0]
  413c14:	mov	w0, #0x7                   	// #7
  413c18:	b	413cd8 <ferror@plt+0x11438>
  413c1c:	mov	w0, #0x1                   	// #1
  413c20:	str	w0, [sp, #44]
  413c24:	ldr	x0, [sp, #24]
  413c28:	ldr	x1, [x0, #128]
  413c2c:	ldr	x0, [sp, #24]
  413c30:	ldr	w0, [x0, #136]
  413c34:	add	w3, w0, #0x1
  413c38:	ldr	x2, [sp, #24]
  413c3c:	str	w3, [x2, #136]
  413c40:	sxtw	x0, w0
  413c44:	lsl	x0, x0, #3
  413c48:	add	x0, x1, x0
  413c4c:	ldr	x1, [x0]
  413c50:	ldr	x0, [sp, #24]
  413c54:	str	x1, [x0, #40]
  413c58:	ldr	w0, [sp, #44]
  413c5c:	cmp	w0, #0x1
  413c60:	b.ne	413c80 <ferror@plt+0x113e0>  // b.any
  413c64:	ldr	x0, [sp, #24]
  413c68:	ldr	x0, [x0, #40]
  413c6c:	mov	x1, x0
  413c70:	ldr	x0, [sp, #24]
  413c74:	bl	413690 <ferror@plt+0x10df0>
  413c78:	str	w0, [sp, #40]
  413c7c:	b	413c9c <ferror@plt+0x113fc>
  413c80:	ldr	x0, [sp, #24]
  413c84:	ldr	x0, [x0, #40]
  413c88:	mov	x2, x0
  413c8c:	ldr	w1, [sp, #44]
  413c90:	ldr	x0, [sp, #24]
  413c94:	bl	413818 <ferror@plt+0x10f78>
  413c98:	str	w0, [sp, #40]
  413c9c:	ldr	w0, [sp, #40]
  413ca0:	cmp	w0, #0x7
  413ca4:	b.ne	413cd4 <ferror@plt+0x11434>  // b.any
  413ca8:	ldr	w0, [sp, #44]
  413cac:	cmn	w0, #0x1
  413cb0:	b.eq	413cc0 <ferror@plt+0x11420>  // b.none
  413cb4:	ldr	w0, [sp, #44]
  413cb8:	cmp	w0, #0x1
  413cbc:	b.ne	413cc8 <ferror@plt+0x11428>  // b.any
  413cc0:	mov	w0, #0x1                   	// #1
  413cc4:	b	413ccc <ferror@plt+0x1142c>
  413cc8:	mov	w0, #0x0                   	// #0
  413ccc:	ldr	x1, [sp, #16]
  413cd0:	str	w0, [x1]
  413cd4:	ldr	w0, [sp, #40]
  413cd8:	ldp	x29, x30, [sp], #48
  413cdc:	ret

0000000000413ce0 <argp_parse@@Base>:
  413ce0:	stp	x29, x30, [sp, #-320]!
  413ce4:	mov	x29, sp
  413ce8:	str	x0, [x29, #56]
  413cec:	str	w1, [x29, #52]
  413cf0:	str	x2, [x29, #40]
  413cf4:	str	w3, [x29, #48]
  413cf8:	str	x4, [x29, #32]
  413cfc:	str	x5, [x29, #24]
  413d00:	str	wzr, [x29, #76]
  413d04:	ldr	w0, [x29, #48]
  413d08:	and	w0, w0, #0x1
  413d0c:	cmp	w0, #0x0
  413d10:	b.ne	413d6c <argp_parse@@Base+0x8c>  // b.any
  413d14:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  413d18:	add	x0, x0, #0xff8
  413d1c:	ldr	x0, [x0]
  413d20:	cmp	x0, #0x0
  413d24:	b.ne	413d3c <argp_parse@@Base+0x5c>  // b.any
  413d28:	ldr	x0, [x29, #40]
  413d2c:	ldr	x1, [x0]
  413d30:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  413d34:	add	x0, x0, #0xff8
  413d38:	str	x1, [x0]
  413d3c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  413d40:	add	x0, x0, #0x20
  413d44:	ldr	x0, [x0]
  413d48:	cmp	x0, #0x0
  413d4c:	b.ne	413d6c <argp_parse@@Base+0x8c>  // b.any
  413d50:	ldr	x0, [x29, #40]
  413d54:	ldr	x0, [x0]
  413d58:	bl	41410c <argp_usage@@Base+0x1b0>
  413d5c:	mov	x1, x0
  413d60:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  413d64:	add	x0, x0, #0x20
  413d68:	str	x1, [x0]
  413d6c:	ldr	w0, [x29, #48]
  413d70:	and	w0, w0, #0x10
  413d74:	cmp	w0, #0x0
  413d78:	b.ne	413e60 <argp_parse@@Base+0x180>  // b.any
  413d7c:	sub	sp, sp, #0x80
  413d80:	mov	x0, sp
  413d84:	add	x0, x0, #0xf
  413d88:	lsr	x0, x0, #4
  413d8c:	lsl	x0, x0, #4
  413d90:	str	x0, [x29, #304]
  413d94:	sub	sp, sp, #0x40
  413d98:	mov	x0, sp
  413d9c:	add	x0, x0, #0xf
  413da0:	lsr	x0, x0, #4
  413da4:	lsl	x0, x0, #4
  413da8:	str	x0, [x29, #296]
  413dac:	mov	x2, #0x38                  	// #56
  413db0:	mov	w1, #0x0                   	// #0
  413db4:	ldr	x0, [x29, #296]
  413db8:	bl	4024c0 <memset@plt>
  413dbc:	ldr	x0, [x29, #296]
  413dc0:	ldr	x1, [x29, #304]
  413dc4:	str	x1, [x0, #32]
  413dc8:	mov	x2, #0x80                  	// #128
  413dcc:	mov	w1, #0x0                   	// #0
  413dd0:	ldr	x0, [x29, #304]
  413dd4:	bl	4024c0 <memset@plt>
  413dd8:	ldr	x0, [x29, #56]
  413ddc:	cmp	x0, #0x0
  413de0:	b.eq	413df8 <argp_parse@@Base+0x118>  // b.none
  413de4:	ldr	x0, [x29, #304]
  413de8:	add	x1, x0, #0x20
  413dec:	str	x1, [x29, #304]
  413df0:	ldr	x1, [x29, #56]
  413df4:	str	x1, [x0]
  413df8:	ldr	x0, [x29, #304]
  413dfc:	add	x1, x0, #0x20
  413e00:	str	x1, [x29, #304]
  413e04:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  413e08:	add	x1, x1, #0x9d8
  413e0c:	str	x1, [x0]
  413e10:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  413e14:	add	x0, x0, #0x8b8
  413e18:	ldr	x0, [x0]
  413e1c:	cmp	x0, #0x0
  413e20:	b.ne	413e38 <argp_parse@@Base+0x158>  // b.any
  413e24:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  413e28:	add	x0, x0, #0x1b0
  413e2c:	ldr	x0, [x0]
  413e30:	cmp	x0, #0x0
  413e34:	b.eq	413e50 <argp_parse@@Base+0x170>  // b.none
  413e38:	ldr	x0, [x29, #304]
  413e3c:	add	x1, x0, #0x20
  413e40:	str	x1, [x29, #304]
  413e44:	adrp	x1, 41e000 <argp_failure@@Base+0x57b0>
  413e48:	add	x1, x1, #0xac8
  413e4c:	str	x1, [x0]
  413e50:	ldr	x0, [x29, #304]
  413e54:	str	xzr, [x0]
  413e58:	ldr	x0, [x29, #296]
  413e5c:	str	x0, [x29, #56]
  413e60:	ldr	w1, [x29, #48]
  413e64:	add	x0, x29, #0x50
  413e68:	ldr	x5, [x29, #24]
  413e6c:	mov	w4, w1
  413e70:	ldr	x3, [x29, #40]
  413e74:	ldr	w2, [x29, #52]
  413e78:	ldr	x1, [x29, #56]
  413e7c:	bl	412ea0 <ferror@plt+0x10600>
  413e80:	str	w0, [x29, #316]
  413e84:	ldr	w0, [x29, #316]
  413e88:	cmp	w0, #0x0
  413e8c:	b.ne	413ecc <argp_parse@@Base+0x1ec>  // b.any
  413e90:	b	413ea4 <argp_parse@@Base+0x1c4>
  413e94:	add	x1, x29, #0x4c
  413e98:	add	x0, x29, #0x50
  413e9c:	bl	413a00 <ferror@plt+0x11160>
  413ea0:	str	w0, [x29, #316]
  413ea4:	ldr	w0, [x29, #316]
  413ea8:	cmp	w0, #0x0
  413eac:	b.eq	413e94 <argp_parse@@Base+0x1b4>  // b.none
  413eb0:	ldr	w1, [x29, #76]
  413eb4:	add	x0, x29, #0x50
  413eb8:	ldr	x3, [x29, #32]
  413ebc:	mov	w2, w1
  413ec0:	ldr	w1, [x29, #316]
  413ec4:	bl	413320 <ferror@plt+0x10a80>
  413ec8:	str	w0, [x29, #316]
  413ecc:	ldr	w0, [x29, #316]
  413ed0:	mov	sp, x29
  413ed4:	ldp	x29, x30, [sp], #320
  413ed8:	ret
  413edc:	sub	sp, sp, #0x20
  413ee0:	str	x0, [sp, #8]
  413ee4:	str	x1, [sp]
  413ee8:	ldr	x0, [sp]
  413eec:	cmp	x0, #0x0
  413ef0:	b.eq	413f50 <argp_parse@@Base+0x270>  // b.none
  413ef4:	ldr	x0, [sp]
  413ef8:	ldr	x0, [x0, #88]
  413efc:	str	x0, [sp, #16]
  413f00:	ldr	x0, [sp, #16]
  413f04:	ldr	x0, [x0, #80]
  413f08:	str	x0, [sp, #24]
  413f0c:	b	413f3c <argp_parse@@Base+0x25c>
  413f10:	ldr	x0, [sp, #24]
  413f14:	ldr	x0, [x0, #8]
  413f18:	ldr	x1, [sp, #8]
  413f1c:	cmp	x1, x0
  413f20:	b.ne	413f30 <argp_parse@@Base+0x250>  // b.any
  413f24:	ldr	x0, [sp, #24]
  413f28:	ldr	x0, [x0, #48]
  413f2c:	b	413f54 <argp_parse@@Base+0x274>
  413f30:	ldr	x0, [sp, #24]
  413f34:	add	x0, x0, #0x48
  413f38:	str	x0, [sp, #24]
  413f3c:	ldr	x0, [sp, #16]
  413f40:	ldr	x0, [x0, #88]
  413f44:	ldr	x1, [sp, #24]
  413f48:	cmp	x1, x0
  413f4c:	b.cc	413f10 <argp_parse@@Base+0x230>  // b.lo, b.ul, b.last
  413f50:	mov	x0, #0x0                   	// #0
  413f54:	add	sp, sp, #0x20
  413f58:	ret

0000000000413f5c <argp_usage@@Base>:
  413f5c:	stp	x29, x30, [sp, #-32]!
  413f60:	mov	x29, sp
  413f64:	str	x0, [sp, #24]
  413f68:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  413f6c:	add	x0, x0, #0x0
  413f70:	ldr	x0, [x0]
  413f74:	mov	w2, #0x106                 	// #262
  413f78:	mov	x1, x0
  413f7c:	ldr	x0, [sp, #24]
  413f80:	bl	4185bc <argp_state_help@@Base>
  413f84:	nop
  413f88:	ldp	x29, x30, [sp], #32
  413f8c:	ret
  413f90:	stp	x29, x30, [sp, #-48]!
  413f94:	mov	x29, sp
  413f98:	str	x0, [sp, #24]
  413f9c:	ldr	x0, [sp, #24]
  413fa0:	ldr	w0, [x0, #24]
  413fa4:	and	w0, w0, #0x8
  413fa8:	cmp	w0, #0x0
  413fac:	b.eq	413fb8 <argp_usage@@Base+0x5c>  // b.none
  413fb0:	mov	w0, #0x0                   	// #0
  413fb4:	b	41400c <argp_usage@@Base+0xb0>
  413fb8:	ldr	x0, [sp, #24]
  413fbc:	ldr	w0, [x0, #8]
  413fc0:	str	w0, [sp, #44]
  413fc4:	ldr	w0, [sp, #44]
  413fc8:	cmp	w0, #0x0
  413fcc:	b.le	414008 <argp_usage@@Base+0xac>
  413fd0:	ldr	w0, [sp, #44]
  413fd4:	cmp	w0, #0xff
  413fd8:	b.gt	414008 <argp_usage@@Base+0xac>
  413fdc:	bl	402630 <__ctype_b_loc@plt>
  413fe0:	ldr	x1, [x0]
  413fe4:	ldrsw	x0, [sp, #44]
  413fe8:	lsl	x0, x0, #1
  413fec:	add	x0, x1, x0
  413ff0:	ldrh	w0, [x0]
  413ff4:	and	w0, w0, #0x4000
  413ff8:	cmp	w0, #0x0
  413ffc:	b.eq	414008 <argp_usage@@Base+0xac>  // b.none
  414000:	mov	w0, #0x1                   	// #1
  414004:	b	41400c <argp_usage@@Base+0xb0>
  414008:	mov	w0, #0x0                   	// #0
  41400c:	ldp	x29, x30, [sp], #48
  414010:	ret
  414014:	sub	sp, sp, #0x10
  414018:	str	x0, [sp, #8]
  41401c:	ldr	x0, [sp, #8]
  414020:	ldr	w0, [x0, #8]
  414024:	cmp	w0, #0x0
  414028:	b.ne	414064 <argp_usage@@Base+0x108>  // b.any
  41402c:	ldr	x0, [sp, #8]
  414030:	ldr	x0, [x0]
  414034:	cmp	x0, #0x0
  414038:	b.ne	414064 <argp_usage@@Base+0x108>  // b.any
  41403c:	ldr	x0, [sp, #8]
  414040:	ldr	x0, [x0, #32]
  414044:	cmp	x0, #0x0
  414048:	b.ne	414064 <argp_usage@@Base+0x108>  // b.any
  41404c:	ldr	x0, [sp, #8]
  414050:	ldr	w0, [x0, #40]
  414054:	cmp	w0, #0x0
  414058:	b.ne	414064 <argp_usage@@Base+0x108>  // b.any
  41405c:	mov	w0, #0x1                   	// #1
  414060:	b	414068 <argp_usage@@Base+0x10c>
  414064:	mov	w0, #0x0                   	// #0
  414068:	add	sp, sp, #0x10
  41406c:	ret
  414070:	stp	x29, x30, [sp, #-32]!
  414074:	mov	x29, sp
  414078:	str	x0, [sp, #24]
  41407c:	str	x1, [sp, #16]
  414080:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  414084:	add	x0, x0, #0x1b8
  414088:	ldr	x1, [x0]
  41408c:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  414090:	add	x0, x0, #0x1c0
  414094:	ldr	x0, [x0]
  414098:	mov	x4, x0
  41409c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4140a0:	add	x3, x0, #0xb78
  4140a4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4140a8:	add	x2, x0, #0xb80
  4140ac:	ldr	x0, [sp, #24]
  4140b0:	bl	414868 <argp_usage@@Base+0x90c>
  4140b4:	nop
  4140b8:	ldp	x29, x30, [sp], #32
  4140bc:	ret
  4140c0:	sub	sp, sp, #0x10
  4140c4:	str	x0, [sp, #8]
  4140c8:	str	x1, [sp]
  4140cc:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4140d0:	add	x0, x0, #0x1b0
  4140d4:	adrp	x1, 414000 <argp_usage@@Base+0xa4>
  4140d8:	add	x1, x1, #0x70
  4140dc:	str	x1, [x0]
  4140e0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4140e4:	add	x0, x0, #0x1b8
  4140e8:	ldr	x1, [sp, #8]
  4140ec:	str	x1, [x0]
  4140f0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4140f4:	add	x0, x0, #0x1c0
  4140f8:	ldr	x1, [sp]
  4140fc:	str	x1, [x0]
  414100:	nop
  414104:	add	sp, sp, #0x10
  414108:	ret
  41410c:	sub	sp, sp, #0x30
  414110:	str	x0, [sp, #8]
  414114:	ldr	x0, [sp, #8]
  414118:	str	x0, [sp, #40]
  41411c:	strb	wzr, [sp, #31]
  414120:	b	414130 <argp_usage@@Base+0x1d4>
  414124:	ldr	x0, [sp, #40]
  414128:	add	x0, x0, #0x1
  41412c:	str	x0, [sp, #40]
  414130:	ldr	x0, [sp, #40]
  414134:	ldrb	w0, [x0]
  414138:	cmp	w0, #0x2f
  41413c:	b.eq	414124 <argp_usage@@Base+0x1c8>  // b.none
  414140:	ldr	x0, [sp, #40]
  414144:	str	x0, [sp, #32]
  414148:	b	41418c <argp_usage@@Base+0x230>
  41414c:	ldr	x0, [sp, #32]
  414150:	ldrb	w0, [x0]
  414154:	cmp	w0, #0x2f
  414158:	b.ne	414168 <argp_usage@@Base+0x20c>  // b.any
  41415c:	mov	w0, #0x1                   	// #1
  414160:	strb	w0, [sp, #31]
  414164:	b	414180 <argp_usage@@Base+0x224>
  414168:	ldrb	w0, [sp, #31]
  41416c:	cmp	w0, #0x0
  414170:	b.eq	414180 <argp_usage@@Base+0x224>  // b.none
  414174:	ldr	x0, [sp, #32]
  414178:	str	x0, [sp, #40]
  41417c:	strb	wzr, [sp, #31]
  414180:	ldr	x0, [sp, #32]
  414184:	add	x0, x0, #0x1
  414188:	str	x0, [sp, #32]
  41418c:	ldr	x0, [sp, #32]
  414190:	ldrb	w0, [x0]
  414194:	cmp	w0, #0x0
  414198:	b.ne	41414c <argp_usage@@Base+0x1f0>  // b.any
  41419c:	ldr	x0, [sp, #40]
  4141a0:	add	sp, sp, #0x30
  4141a4:	ret
  4141a8:	stp	x29, x30, [sp, #-48]!
  4141ac:	mov	x29, sp
  4141b0:	str	x0, [sp, #24]
  4141b4:	str	xzr, [sp, #32]
  4141b8:	ldr	x0, [sp, #24]
  4141bc:	bl	4022c0 <strlen@plt>
  4141c0:	str	x0, [sp, #40]
  4141c4:	b	4141d4 <argp_usage@@Base+0x278>
  4141c8:	ldr	x0, [sp, #40]
  4141cc:	sub	x0, x0, #0x1
  4141d0:	str	x0, [sp, #40]
  4141d4:	ldr	x0, [sp, #40]
  4141d8:	cmp	x0, #0x1
  4141dc:	b.ls	4141fc <argp_usage@@Base+0x2a0>  // b.plast
  4141e0:	ldr	x0, [sp, #40]
  4141e4:	sub	x0, x0, #0x1
  4141e8:	ldr	x1, [sp, #24]
  4141ec:	add	x0, x1, x0
  4141f0:	ldrb	w0, [x0]
  4141f4:	cmp	w0, #0x2f
  4141f8:	b.eq	4141c8 <argp_usage@@Base+0x26c>  // b.none
  4141fc:	ldr	x0, [sp, #40]
  414200:	ldp	x29, x30, [sp], #48
  414204:	ret
  414208:	stp	x29, x30, [sp, #-48]!
  41420c:	mov	x29, sp
  414210:	str	x0, [sp, #24]
  414214:	ldr	x0, [sp, #24]
  414218:	cmp	x0, #0x0
  41421c:	b.ne	414248 <argp_usage@@Base+0x2ec>  // b.any
  414220:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  414224:	add	x0, x0, #0x0
  414228:	ldr	x0, [x0]
  41422c:	mov	x3, x0
  414230:	mov	x2, #0x37                  	// #55
  414234:	mov	x1, #0x1                   	// #1
  414238:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41423c:	add	x0, x0, #0xb90
  414240:	bl	4026c0 <fwrite@plt>
  414244:	bl	4025e0 <abort@plt>
  414248:	mov	w1, #0x2f                  	// #47
  41424c:	ldr	x0, [sp, #24]
  414250:	bl	4025a0 <strrchr@plt>
  414254:	str	x0, [sp, #40]
  414258:	ldr	x0, [sp, #40]
  41425c:	cmp	x0, #0x0
  414260:	b.eq	414270 <argp_usage@@Base+0x314>  // b.none
  414264:	ldr	x0, [sp, #40]
  414268:	add	x0, x0, #0x1
  41426c:	b	414274 <argp_usage@@Base+0x318>
  414270:	ldr	x0, [sp, #24]
  414274:	str	x0, [sp, #32]
  414278:	ldr	x1, [sp, #32]
  41427c:	ldr	x0, [sp, #24]
  414280:	sub	x0, x1, x0
  414284:	cmp	x0, #0x6
  414288:	b.le	4142f0 <argp_usage@@Base+0x394>
  41428c:	ldr	x0, [sp, #32]
  414290:	sub	x3, x0, #0x7
  414294:	mov	x2, #0x7                   	// #7
  414298:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41429c:	add	x1, x0, #0xbc8
  4142a0:	mov	x0, x3
  4142a4:	bl	4024a0 <strncmp@plt>
  4142a8:	cmp	w0, #0x0
  4142ac:	b.ne	4142f0 <argp_usage@@Base+0x394>  // b.any
  4142b0:	ldr	x0, [sp, #32]
  4142b4:	str	x0, [sp, #24]
  4142b8:	mov	x2, #0x3                   	// #3
  4142bc:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4142c0:	add	x1, x0, #0xbd0
  4142c4:	ldr	x0, [sp, #32]
  4142c8:	bl	4024a0 <strncmp@plt>
  4142cc:	cmp	w0, #0x0
  4142d0:	b.ne	4142f0 <argp_usage@@Base+0x394>  // b.any
  4142d4:	ldr	x0, [sp, #32]
  4142d8:	add	x0, x0, #0x3
  4142dc:	str	x0, [sp, #24]
  4142e0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4142e4:	add	x0, x0, #0x20
  4142e8:	ldr	x1, [sp, #24]
  4142ec:	str	x1, [x0]
  4142f0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  4142f4:	add	x0, x0, #0x1c8
  4142f8:	ldr	x1, [sp, #24]
  4142fc:	str	x1, [x0]
  414300:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  414304:	add	x0, x0, #0xff8
  414308:	ldr	x1, [sp, #24]
  41430c:	str	x1, [x0]
  414310:	nop
  414314:	ldp	x29, x30, [sp], #48
  414318:	ret
  41431c:	sub	sp, sp, #0x60
  414320:	stp	x29, x30, [sp, #32]
  414324:	add	x29, sp, #0x20
  414328:	str	x0, [sp, #88]
  41432c:	str	x1, [sp, #80]
  414330:	str	x2, [sp, #72]
  414334:	str	x3, [sp, #64]
  414338:	str	x4, [sp, #56]
  41433c:	str	x5, [sp, #48]
  414340:	ldr	x0, [sp, #80]
  414344:	cmp	x0, #0x0
  414348:	b.eq	41436c <argp_usage@@Base+0x410>  // b.none
  41434c:	ldr	x4, [sp, #64]
  414350:	ldr	x3, [sp, #72]
  414354:	ldr	x2, [sp, #80]
  414358:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41435c:	add	x1, x0, #0xbd8
  414360:	ldr	x0, [sp, #88]
  414364:	bl	402860 <fprintf@plt>
  414368:	b	414384 <argp_usage@@Base+0x428>
  41436c:	ldr	x3, [sp, #64]
  414370:	ldr	x2, [sp, #72]
  414374:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414378:	add	x1, x0, #0xbe8
  41437c:	ldr	x0, [sp, #88]
  414380:	bl	402860 <fprintf@plt>
  414384:	mov	w3, #0x7df                 	// #2015
  414388:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  41438c:	add	x2, x0, #0xbf0
  414390:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414394:	add	x1, x0, #0xf18
  414398:	ldr	x0, [sp, #88]
  41439c:	bl	402860 <fprintf@plt>
  4143a0:	ldr	x3, [sp, #88]
  4143a4:	mov	x2, #0xca                  	// #202
  4143a8:	mov	x1, #0x1                   	// #1
  4143ac:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4143b0:	add	x0, x0, #0xbf8
  4143b4:	bl	4026c0 <fwrite@plt>
  4143b8:	ldr	x0, [sp, #48]
  4143bc:	cmp	x0, #0x9
  4143c0:	b.eq	414740 <argp_usage@@Base+0x7e4>  // b.none
  4143c4:	ldr	x0, [sp, #48]
  4143c8:	cmp	x0, #0x9
  4143cc:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  4143d0:	ldr	x0, [sp, #48]
  4143d4:	cmp	x0, #0x8
  4143d8:	b.eq	4146c8 <argp_usage@@Base+0x76c>  // b.none
  4143dc:	ldr	x0, [sp, #48]
  4143e0:	cmp	x0, #0x8
  4143e4:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  4143e8:	ldr	x0, [sp, #48]
  4143ec:	cmp	x0, #0x7
  4143f0:	b.eq	414648 <argp_usage@@Base+0x6ec>  // b.none
  4143f4:	ldr	x0, [sp, #48]
  4143f8:	cmp	x0, #0x7
  4143fc:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  414400:	ldr	x0, [sp, #48]
  414404:	cmp	x0, #0x6
  414408:	b.eq	4145d8 <argp_usage@@Base+0x67c>  // b.none
  41440c:	ldr	x0, [sp, #48]
  414410:	cmp	x0, #0x6
  414414:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  414418:	ldr	x0, [sp, #48]
  41441c:	cmp	x0, #0x5
  414420:	b.eq	414578 <argp_usage@@Base+0x61c>  // b.none
  414424:	ldr	x0, [sp, #48]
  414428:	cmp	x0, #0x5
  41442c:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  414430:	ldr	x0, [sp, #48]
  414434:	cmp	x0, #0x4
  414438:	b.eq	414528 <argp_usage@@Base+0x5cc>  // b.none
  41443c:	ldr	x0, [sp, #48]
  414440:	cmp	x0, #0x4
  414444:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  414448:	ldr	x0, [sp, #48]
  41444c:	cmp	x0, #0x3
  414450:	b.eq	4144e8 <argp_usage@@Base+0x58c>  // b.none
  414454:	ldr	x0, [sp, #48]
  414458:	cmp	x0, #0x3
  41445c:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  414460:	ldr	x0, [sp, #48]
  414464:	cmp	x0, #0x2
  414468:	b.eq	4144b8 <argp_usage@@Base+0x55c>  // b.none
  41446c:	ldr	x0, [sp, #48]
  414470:	cmp	x0, #0x2
  414474:	b.hi	4147cc <argp_usage@@Base+0x870>  // b.pmore
  414478:	ldr	x0, [sp, #48]
  41447c:	cmp	x0, #0x0
  414480:	b.eq	414494 <argp_usage@@Base+0x538>  // b.none
  414484:	ldr	x0, [sp, #48]
  414488:	cmp	x0, #0x1
  41448c:	b.eq	414498 <argp_usage@@Base+0x53c>  // b.none
  414490:	b	4147cc <argp_usage@@Base+0x870>
  414494:	bl	4025e0 <abort@plt>
  414498:	ldr	x0, [sp, #56]
  41449c:	ldr	x0, [x0]
  4144a0:	mov	x2, x0
  4144a4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4144a8:	add	x1, x0, #0xcc8
  4144ac:	ldr	x0, [sp, #88]
  4144b0:	bl	402860 <fprintf@plt>
  4144b4:	b	414858 <argp_usage@@Base+0x8fc>
  4144b8:	ldr	x0, [sp, #56]
  4144bc:	ldr	x1, [x0]
  4144c0:	ldr	x0, [sp, #56]
  4144c4:	add	x0, x0, #0x8
  4144c8:	ldr	x0, [x0]
  4144cc:	mov	x3, x0
  4144d0:	mov	x2, x1
  4144d4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4144d8:	add	x1, x0, #0xcd8
  4144dc:	ldr	x0, [sp, #88]
  4144e0:	bl	402860 <fprintf@plt>
  4144e4:	b	414858 <argp_usage@@Base+0x8fc>
  4144e8:	ldr	x0, [sp, #56]
  4144ec:	ldr	x1, [x0]
  4144f0:	ldr	x0, [sp, #56]
  4144f4:	add	x0, x0, #0x8
  4144f8:	ldr	x2, [x0]
  4144fc:	ldr	x0, [sp, #56]
  414500:	add	x0, x0, #0x10
  414504:	ldr	x0, [x0]
  414508:	mov	x4, x0
  41450c:	mov	x3, x2
  414510:	mov	x2, x1
  414514:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414518:	add	x1, x0, #0xcf0
  41451c:	ldr	x0, [sp, #88]
  414520:	bl	402860 <fprintf@plt>
  414524:	b	414858 <argp_usage@@Base+0x8fc>
  414528:	ldr	x0, [sp, #56]
  41452c:	ldr	x1, [x0]
  414530:	ldr	x0, [sp, #56]
  414534:	add	x0, x0, #0x8
  414538:	ldr	x2, [x0]
  41453c:	ldr	x0, [sp, #56]
  414540:	add	x0, x0, #0x10
  414544:	ldr	x3, [x0]
  414548:	ldr	x0, [sp, #56]
  41454c:	add	x0, x0, #0x18
  414550:	ldr	x0, [x0]
  414554:	mov	x5, x0
  414558:	mov	x4, x3
  41455c:	mov	x3, x2
  414560:	mov	x2, x1
  414564:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414568:	add	x1, x0, #0xd10
  41456c:	ldr	x0, [sp, #88]
  414570:	bl	402860 <fprintf@plt>
  414574:	b	414858 <argp_usage@@Base+0x8fc>
  414578:	ldr	x0, [sp, #56]
  41457c:	ldr	x1, [x0]
  414580:	ldr	x0, [sp, #56]
  414584:	add	x0, x0, #0x8
  414588:	ldr	x2, [x0]
  41458c:	ldr	x0, [sp, #56]
  414590:	add	x0, x0, #0x10
  414594:	ldr	x3, [x0]
  414598:	ldr	x0, [sp, #56]
  41459c:	add	x0, x0, #0x18
  4145a0:	ldr	x4, [x0]
  4145a4:	ldr	x0, [sp, #56]
  4145a8:	add	x0, x0, #0x20
  4145ac:	ldr	x0, [x0]
  4145b0:	mov	x6, x0
  4145b4:	mov	x5, x4
  4145b8:	mov	x4, x3
  4145bc:	mov	x3, x2
  4145c0:	mov	x2, x1
  4145c4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4145c8:	add	x1, x0, #0xd30
  4145cc:	ldr	x0, [sp, #88]
  4145d0:	bl	402860 <fprintf@plt>
  4145d4:	b	414858 <argp_usage@@Base+0x8fc>
  4145d8:	ldr	x0, [sp, #56]
  4145dc:	ldr	x1, [x0]
  4145e0:	ldr	x0, [sp, #56]
  4145e4:	add	x0, x0, #0x8
  4145e8:	ldr	x2, [x0]
  4145ec:	ldr	x0, [sp, #56]
  4145f0:	add	x0, x0, #0x10
  4145f4:	ldr	x3, [x0]
  4145f8:	ldr	x0, [sp, #56]
  4145fc:	add	x0, x0, #0x18
  414600:	ldr	x4, [x0]
  414604:	ldr	x0, [sp, #56]
  414608:	add	x0, x0, #0x20
  41460c:	ldr	x5, [x0]
  414610:	ldr	x0, [sp, #56]
  414614:	add	x0, x0, #0x28
  414618:	ldr	x0, [x0]
  41461c:	mov	x7, x0
  414620:	mov	x6, x5
  414624:	mov	x5, x4
  414628:	mov	x4, x3
  41462c:	mov	x3, x2
  414630:	mov	x2, x1
  414634:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414638:	add	x1, x0, #0xd58
  41463c:	ldr	x0, [sp, #88]
  414640:	bl	402860 <fprintf@plt>
  414644:	b	414858 <argp_usage@@Base+0x8fc>
  414648:	ldr	x0, [sp, #56]
  41464c:	ldr	x1, [x0]
  414650:	ldr	x0, [sp, #56]
  414654:	add	x0, x0, #0x8
  414658:	ldr	x2, [x0]
  41465c:	ldr	x0, [sp, #56]
  414660:	add	x0, x0, #0x10
  414664:	ldr	x3, [x0]
  414668:	ldr	x0, [sp, #56]
  41466c:	add	x0, x0, #0x18
  414670:	ldr	x4, [x0]
  414674:	ldr	x0, [sp, #56]
  414678:	add	x0, x0, #0x20
  41467c:	ldr	x5, [x0]
  414680:	ldr	x0, [sp, #56]
  414684:	add	x0, x0, #0x28
  414688:	ldr	x6, [x0]
  41468c:	ldr	x0, [sp, #56]
  414690:	add	x0, x0, #0x30
  414694:	ldr	x0, [x0]
  414698:	str	x0, [sp]
  41469c:	mov	x7, x6
  4146a0:	mov	x6, x5
  4146a4:	mov	x5, x4
  4146a8:	mov	x4, x3
  4146ac:	mov	x3, x2
  4146b0:	mov	x2, x1
  4146b4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4146b8:	add	x1, x0, #0xd80
  4146bc:	ldr	x0, [sp, #88]
  4146c0:	bl	402860 <fprintf@plt>
  4146c4:	b	414858 <argp_usage@@Base+0x8fc>
  4146c8:	ldr	x0, [sp, #56]
  4146cc:	ldr	x2, [x0]
  4146d0:	ldr	x0, [sp, #56]
  4146d4:	add	x0, x0, #0x8
  4146d8:	ldr	x3, [x0]
  4146dc:	ldr	x0, [sp, #56]
  4146e0:	add	x0, x0, #0x10
  4146e4:	ldr	x4, [x0]
  4146e8:	ldr	x0, [sp, #56]
  4146ec:	add	x0, x0, #0x18
  4146f0:	ldr	x5, [x0]
  4146f4:	ldr	x0, [sp, #56]
  4146f8:	add	x0, x0, #0x20
  4146fc:	ldr	x6, [x0]
  414700:	ldr	x0, [sp, #56]
  414704:	add	x0, x0, #0x28
  414708:	ldr	x7, [x0]
  41470c:	ldr	x0, [sp, #56]
  414710:	add	x0, x0, #0x30
  414714:	ldr	x0, [x0]
  414718:	ldr	x1, [sp, #56]
  41471c:	add	x1, x1, #0x38
  414720:	ldr	x1, [x1]
  414724:	str	x1, [sp, #8]
  414728:	str	x0, [sp]
  41472c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414730:	add	x1, x0, #0xdb0
  414734:	ldr	x0, [sp, #88]
  414738:	bl	402860 <fprintf@plt>
  41473c:	b	414858 <argp_usage@@Base+0x8fc>
  414740:	ldr	x0, [sp, #56]
  414744:	ldr	x8, [x0]
  414748:	ldr	x0, [sp, #56]
  41474c:	add	x0, x0, #0x8
  414750:	ldr	x3, [x0]
  414754:	ldr	x0, [sp, #56]
  414758:	add	x0, x0, #0x10
  41475c:	ldr	x4, [x0]
  414760:	ldr	x0, [sp, #56]
  414764:	add	x0, x0, #0x18
  414768:	ldr	x5, [x0]
  41476c:	ldr	x0, [sp, #56]
  414770:	add	x0, x0, #0x20
  414774:	ldr	x6, [x0]
  414778:	ldr	x0, [sp, #56]
  41477c:	add	x0, x0, #0x28
  414780:	ldr	x7, [x0]
  414784:	ldr	x0, [sp, #56]
  414788:	add	x0, x0, #0x30
  41478c:	ldr	x0, [x0]
  414790:	ldr	x1, [sp, #56]
  414794:	add	x1, x1, #0x38
  414798:	ldr	x1, [x1]
  41479c:	ldr	x2, [sp, #56]
  4147a0:	add	x2, x2, #0x40
  4147a4:	ldr	x2, [x2]
  4147a8:	str	x2, [sp, #16]
  4147ac:	str	x1, [sp, #8]
  4147b0:	str	x0, [sp]
  4147b4:	mov	x2, x8
  4147b8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4147bc:	add	x1, x0, #0xde0
  4147c0:	ldr	x0, [sp, #88]
  4147c4:	bl	402860 <fprintf@plt>
  4147c8:	b	414858 <argp_usage@@Base+0x8fc>
  4147cc:	ldr	x0, [sp, #56]
  4147d0:	ldr	x8, [x0]
  4147d4:	ldr	x0, [sp, #56]
  4147d8:	add	x0, x0, #0x8
  4147dc:	ldr	x3, [x0]
  4147e0:	ldr	x0, [sp, #56]
  4147e4:	add	x0, x0, #0x10
  4147e8:	ldr	x4, [x0]
  4147ec:	ldr	x0, [sp, #56]
  4147f0:	add	x0, x0, #0x18
  4147f4:	ldr	x5, [x0]
  4147f8:	ldr	x0, [sp, #56]
  4147fc:	add	x0, x0, #0x20
  414800:	ldr	x6, [x0]
  414804:	ldr	x0, [sp, #56]
  414808:	add	x0, x0, #0x28
  41480c:	ldr	x7, [x0]
  414810:	ldr	x0, [sp, #56]
  414814:	add	x0, x0, #0x30
  414818:	ldr	x0, [x0]
  41481c:	ldr	x1, [sp, #56]
  414820:	add	x1, x1, #0x38
  414824:	ldr	x1, [x1]
  414828:	ldr	x2, [sp, #56]
  41482c:	add	x2, x2, #0x40
  414830:	ldr	x2, [x2]
  414834:	str	x2, [sp, #16]
  414838:	str	x1, [sp, #8]
  41483c:	str	x0, [sp]
  414840:	mov	x2, x8
  414844:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414848:	add	x1, x0, #0xe18
  41484c:	ldr	x0, [sp, #88]
  414850:	bl	402860 <fprintf@plt>
  414854:	nop
  414858:	nop
  41485c:	ldp	x29, x30, [sp, #32]
  414860:	add	sp, sp, #0x60
  414864:	ret
  414868:	stp	x29, x30, [sp, #-80]!
  41486c:	mov	x29, sp
  414870:	str	x0, [sp, #56]
  414874:	str	x1, [sp, #48]
  414878:	str	x2, [sp, #40]
  41487c:	str	x3, [sp, #32]
  414880:	str	x4, [sp, #24]
  414884:	str	xzr, [sp, #72]
  414888:	b	414898 <argp_usage@@Base+0x93c>
  41488c:	ldr	x0, [sp, #72]
  414890:	add	x0, x0, #0x1
  414894:	str	x0, [sp, #72]
  414898:	ldr	x0, [sp, #72]
  41489c:	lsl	x0, x0, #3
  4148a0:	ldr	x1, [sp, #24]
  4148a4:	add	x0, x1, x0
  4148a8:	ldr	x0, [x0]
  4148ac:	cmp	x0, #0x0
  4148b0:	b.ne	41488c <argp_usage@@Base+0x930>  // b.any
  4148b4:	ldr	x5, [sp, #72]
  4148b8:	ldr	x4, [sp, #24]
  4148bc:	ldr	x3, [sp, #32]
  4148c0:	ldr	x2, [sp, #40]
  4148c4:	ldr	x1, [sp, #48]
  4148c8:	ldr	x0, [sp, #56]
  4148cc:	bl	41431c <argp_usage@@Base+0x3c0>
  4148d0:	nop
  4148d4:	ldp	x29, x30, [sp], #80
  4148d8:	ret
  4148dc:	stp	x29, x30, [sp, #-160]!
  4148e0:	mov	x29, sp
  4148e4:	str	x19, [sp, #16]
  4148e8:	str	x0, [sp, #56]
  4148ec:	str	x1, [sp, #48]
  4148f0:	str	x2, [sp, #40]
  4148f4:	str	x3, [sp, #32]
  4148f8:	mov	x19, x4
  4148fc:	str	xzr, [sp, #152]
  414900:	b	414910 <argp_usage@@Base+0x9b4>
  414904:	ldr	x0, [sp, #152]
  414908:	add	x0, x0, #0x1
  41490c:	str	x0, [sp, #152]
  414910:	ldr	x0, [sp, #152]
  414914:	cmp	x0, #0x9
  414918:	b.hi	414998 <argp_usage@@Base+0xa3c>  // b.pmore
  41491c:	ldr	w1, [x19, #24]
  414920:	ldr	x0, [x19]
  414924:	cmp	w1, #0x0
  414928:	b.lt	41493c <argp_usage@@Base+0x9e0>  // b.tstop
  41492c:	add	x1, x0, #0xf
  414930:	and	x1, x1, #0xfffffffffffffff8
  414934:	str	x1, [x19]
  414938:	b	41496c <argp_usage@@Base+0xa10>
  41493c:	add	w2, w1, #0x8
  414940:	str	w2, [x19, #24]
  414944:	ldr	w2, [x19, #24]
  414948:	cmp	w2, #0x0
  41494c:	b.le	414960 <argp_usage@@Base+0xa04>
  414950:	add	x1, x0, #0xf
  414954:	and	x1, x1, #0xfffffffffffffff8
  414958:	str	x1, [x19]
  41495c:	b	41496c <argp_usage@@Base+0xa10>
  414960:	ldr	x2, [x19, #8]
  414964:	sxtw	x0, w1
  414968:	add	x0, x2, x0
  41496c:	ldr	x2, [x0]
  414970:	ldr	x0, [sp, #152]
  414974:	lsl	x0, x0, #3
  414978:	add	x1, sp, #0x48
  41497c:	str	x2, [x1, x0]
  414980:	ldr	x0, [sp, #152]
  414984:	lsl	x0, x0, #3
  414988:	add	x1, sp, #0x48
  41498c:	ldr	x0, [x1, x0]
  414990:	cmp	x0, #0x0
  414994:	b.ne	414904 <argp_usage@@Base+0x9a8>  // b.any
  414998:	add	x0, sp, #0x48
  41499c:	ldr	x5, [sp, #152]
  4149a0:	mov	x4, x0
  4149a4:	ldr	x3, [sp, #32]
  4149a8:	ldr	x2, [sp, #40]
  4149ac:	ldr	x1, [sp, #48]
  4149b0:	ldr	x0, [sp, #56]
  4149b4:	bl	41431c <argp_usage@@Base+0x3c0>
  4149b8:	nop
  4149bc:	ldr	x19, [sp, #16]
  4149c0:	ldp	x29, x30, [sp], #160
  4149c4:	ret
  4149c8:	stp	x29, x30, [sp, #-272]!
  4149cc:	mov	x29, sp
  4149d0:	str	x0, [sp, #72]
  4149d4:	str	x1, [sp, #64]
  4149d8:	str	x2, [sp, #56]
  4149dc:	str	x3, [sp, #48]
  4149e0:	str	x4, [sp, #240]
  4149e4:	str	x5, [sp, #248]
  4149e8:	str	x6, [sp, #256]
  4149ec:	str	x7, [sp, #264]
  4149f0:	str	q0, [sp, #112]
  4149f4:	str	q1, [sp, #128]
  4149f8:	str	q2, [sp, #144]
  4149fc:	str	q3, [sp, #160]
  414a00:	str	q4, [sp, #176]
  414a04:	str	q5, [sp, #192]
  414a08:	str	q6, [sp, #208]
  414a0c:	str	q7, [sp, #224]
  414a10:	add	x0, sp, #0x110
  414a14:	str	x0, [sp, #80]
  414a18:	add	x0, sp, #0x110
  414a1c:	str	x0, [sp, #88]
  414a20:	add	x0, sp, #0xf0
  414a24:	str	x0, [sp, #96]
  414a28:	mov	w0, #0xffffffe0            	// #-32
  414a2c:	str	w0, [sp, #104]
  414a30:	mov	w0, #0xffffff80            	// #-128
  414a34:	str	w0, [sp, #108]
  414a38:	add	x2, sp, #0x10
  414a3c:	add	x3, sp, #0x50
  414a40:	ldp	x0, x1, [x3]
  414a44:	stp	x0, x1, [x2]
  414a48:	ldp	x0, x1, [x3, #16]
  414a4c:	stp	x0, x1, [x2, #16]
  414a50:	add	x0, sp, #0x10
  414a54:	mov	x4, x0
  414a58:	ldr	x3, [sp, #48]
  414a5c:	ldr	x2, [sp, #56]
  414a60:	ldr	x1, [sp, #64]
  414a64:	ldr	x0, [sp, #72]
  414a68:	bl	4148dc <argp_usage@@Base+0x980>
  414a6c:	nop
  414a70:	ldp	x29, x30, [sp], #272
  414a74:	ret
  414a78:	stp	x29, x30, [sp, #-16]!
  414a7c:	mov	x29, sp
  414a80:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414a84:	add	x1, x0, #0xe58
  414a88:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414a8c:	add	x0, x0, #0xe70
  414a90:	bl	402800 <printf@plt>
  414a94:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414a98:	add	x2, x0, #0xe88
  414a9c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414aa0:	add	x1, x0, #0xeb0
  414aa4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414aa8:	add	x0, x0, #0xec0
  414aac:	bl	402800 <printf@plt>
  414ab0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  414ab4:	add	x0, x0, #0x8
  414ab8:	ldr	x0, [x0]
  414abc:	mov	x3, x0
  414ac0:	mov	x2, #0x3f                  	// #63
  414ac4:	mov	x1, #0x1                   	// #1
  414ac8:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414acc:	add	x0, x0, #0xed8
  414ad0:	bl	4026c0 <fwrite@plt>
  414ad4:	nop
  414ad8:	ldp	x29, x30, [sp], #16
  414adc:	ret
  414ae0:	stp	x29, x30, [sp, #-32]!
  414ae4:	mov	x29, sp
  414ae8:	str	x0, [sp, #24]
  414aec:	str	x1, [sp, #16]
  414af0:	mov	x2, #0x0                   	// #0
  414af4:	ldr	x1, [sp, #24]
  414af8:	ldr	x0, [sp, #16]
  414afc:	umulh	x0, x1, x0
  414b00:	cmp	x0, #0x0
  414b04:	b.eq	414b0c <argp_usage@@Base+0xbb0>  // b.none
  414b08:	mov	x2, #0x1                   	// #1
  414b0c:	mov	x0, x2
  414b10:	cmp	x0, #0x0
  414b14:	b.eq	414b1c <argp_usage@@Base+0xbc0>  // b.none
  414b18:	bl	414e10 <argp_usage@@Base+0xeb4>
  414b1c:	ldr	x1, [sp, #24]
  414b20:	ldr	x0, [sp, #16]
  414b24:	mul	x0, x1, x0
  414b28:	bl	414c7c <argp_usage@@Base+0xd20>
  414b2c:	ldp	x29, x30, [sp], #32
  414b30:	ret
  414b34:	stp	x29, x30, [sp, #-48]!
  414b38:	mov	x29, sp
  414b3c:	str	x0, [sp, #40]
  414b40:	str	x1, [sp, #32]
  414b44:	str	x2, [sp, #24]
  414b48:	mov	x2, #0x0                   	// #0
  414b4c:	ldr	x1, [sp, #32]
  414b50:	ldr	x0, [sp, #24]
  414b54:	umulh	x0, x1, x0
  414b58:	cmp	x0, #0x0
  414b5c:	b.eq	414b64 <argp_usage@@Base+0xc08>  // b.none
  414b60:	mov	x2, #0x1                   	// #1
  414b64:	mov	x0, x2
  414b68:	cmp	x0, #0x0
  414b6c:	b.eq	414b74 <argp_usage@@Base+0xc18>  // b.none
  414b70:	bl	414e10 <argp_usage@@Base+0xeb4>
  414b74:	ldr	x1, [sp, #32]
  414b78:	ldr	x0, [sp, #24]
  414b7c:	mul	x0, x1, x0
  414b80:	mov	x1, x0
  414b84:	ldr	x0, [sp, #40]
  414b88:	bl	414cbc <argp_usage@@Base+0xd60>
  414b8c:	ldp	x29, x30, [sp], #48
  414b90:	ret
  414b94:	stp	x29, x30, [sp, #-64]!
  414b98:	mov	x29, sp
  414b9c:	str	x0, [sp, #40]
  414ba0:	str	x1, [sp, #32]
  414ba4:	str	x2, [sp, #24]
  414ba8:	ldr	x0, [sp, #32]
  414bac:	ldr	x0, [x0]
  414bb0:	str	x0, [sp, #56]
  414bb4:	ldr	x0, [sp, #40]
  414bb8:	cmp	x0, #0x0
  414bbc:	b.ne	414c00 <argp_usage@@Base+0xca4>  // b.any
  414bc0:	ldr	x0, [sp, #56]
  414bc4:	cmp	x0, #0x0
  414bc8:	b.ne	414c34 <argp_usage@@Base+0xcd8>  // b.any
  414bcc:	mov	x1, #0x80                  	// #128
  414bd0:	ldr	x0, [sp, #24]
  414bd4:	udiv	x0, x1, x0
  414bd8:	str	x0, [sp, #56]
  414bdc:	ldr	x0, [sp, #56]
  414be0:	cmp	x0, #0x0
  414be4:	cset	w0, eq  // eq = none
  414be8:	and	w0, w0, #0xff
  414bec:	and	x0, x0, #0xff
  414bf0:	ldr	x1, [sp, #56]
  414bf4:	add	x0, x1, x0
  414bf8:	str	x0, [sp, #56]
  414bfc:	b	414c34 <argp_usage@@Base+0xcd8>
  414c00:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  414c04:	ldr	x0, [sp, #24]
  414c08:	udiv	x0, x1, x0
  414c0c:	ldr	x1, [sp, #56]
  414c10:	cmp	x1, x0
  414c14:	b.cc	414c1c <argp_usage@@Base+0xcc0>  // b.lo, b.ul, b.last
  414c18:	bl	414e10 <argp_usage@@Base+0xeb4>
  414c1c:	ldr	x0, [sp, #56]
  414c20:	lsr	x1, x0, #1
  414c24:	ldr	x0, [sp, #56]
  414c28:	add	x0, x1, x0
  414c2c:	add	x0, x0, #0x1
  414c30:	str	x0, [sp, #56]
  414c34:	ldr	x0, [sp, #32]
  414c38:	ldr	x1, [sp, #56]
  414c3c:	str	x1, [x0]
  414c40:	ldr	x1, [sp, #56]
  414c44:	ldr	x0, [sp, #24]
  414c48:	mul	x0, x1, x0
  414c4c:	mov	x1, x0
  414c50:	ldr	x0, [sp, #40]
  414c54:	bl	414cbc <argp_usage@@Base+0xd60>
  414c58:	ldp	x29, x30, [sp], #64
  414c5c:	ret
  414c60:	stp	x29, x30, [sp, #-32]!
  414c64:	mov	x29, sp
  414c68:	str	x0, [sp, #24]
  414c6c:	ldr	x0, [sp, #24]
  414c70:	bl	414c7c <argp_usage@@Base+0xd20>
  414c74:	ldp	x29, x30, [sp], #32
  414c78:	ret
  414c7c:	stp	x29, x30, [sp, #-48]!
  414c80:	mov	x29, sp
  414c84:	str	x0, [sp, #24]
  414c88:	ldr	x0, [sp, #24]
  414c8c:	bl	402450 <malloc@plt>
  414c90:	str	x0, [sp, #40]
  414c94:	ldr	x0, [sp, #40]
  414c98:	cmp	x0, #0x0
  414c9c:	b.ne	414cb0 <argp_usage@@Base+0xd54>  // b.any
  414ca0:	ldr	x0, [sp, #24]
  414ca4:	cmp	x0, #0x0
  414ca8:	b.eq	414cb0 <argp_usage@@Base+0xd54>  // b.none
  414cac:	bl	414e10 <argp_usage@@Base+0xeb4>
  414cb0:	ldr	x0, [sp, #40]
  414cb4:	ldp	x29, x30, [sp], #48
  414cb8:	ret
  414cbc:	stp	x29, x30, [sp, #-32]!
  414cc0:	mov	x29, sp
  414cc4:	str	x0, [sp, #24]
  414cc8:	str	x1, [sp, #16]
  414ccc:	ldr	x0, [sp, #16]
  414cd0:	cmp	x0, #0x0
  414cd4:	b.ne	414cf4 <argp_usage@@Base+0xd98>  // b.any
  414cd8:	ldr	x0, [sp, #24]
  414cdc:	cmp	x0, #0x0
  414ce0:	b.eq	414cf4 <argp_usage@@Base+0xd98>  // b.none
  414ce4:	ldr	x0, [sp, #24]
  414ce8:	bl	402640 <free@plt>
  414cec:	mov	x0, #0x0                   	// #0
  414cf0:	b	414d24 <argp_usage@@Base+0xdc8>
  414cf4:	ldr	x1, [sp, #16]
  414cf8:	ldr	x0, [sp, #24]
  414cfc:	bl	402540 <realloc@plt>
  414d00:	str	x0, [sp, #24]
  414d04:	ldr	x0, [sp, #24]
  414d08:	cmp	x0, #0x0
  414d0c:	b.ne	414d20 <argp_usage@@Base+0xdc4>  // b.any
  414d10:	ldr	x0, [sp, #16]
  414d14:	cmp	x0, #0x0
  414d18:	b.eq	414d20 <argp_usage@@Base+0xdc4>  // b.none
  414d1c:	bl	414e10 <argp_usage@@Base+0xeb4>
  414d20:	ldr	x0, [sp, #24]
  414d24:	ldp	x29, x30, [sp], #32
  414d28:	ret
  414d2c:	stp	x29, x30, [sp, #-32]!
  414d30:	mov	x29, sp
  414d34:	str	x0, [sp, #24]
  414d38:	str	x1, [sp, #16]
  414d3c:	mov	x2, #0x1                   	// #1
  414d40:	ldr	x1, [sp, #16]
  414d44:	ldr	x0, [sp, #24]
  414d48:	bl	414b94 <argp_usage@@Base+0xc38>
  414d4c:	ldp	x29, x30, [sp], #32
  414d50:	ret
  414d54:	stp	x29, x30, [sp, #-32]!
  414d58:	mov	x29, sp
  414d5c:	str	x0, [sp, #24]
  414d60:	ldr	x0, [sp, #24]
  414d64:	bl	414c7c <argp_usage@@Base+0xd20>
  414d68:	ldr	x2, [sp, #24]
  414d6c:	mov	w1, #0x0                   	// #0
  414d70:	bl	4024c0 <memset@plt>
  414d74:	ldp	x29, x30, [sp], #32
  414d78:	ret
  414d7c:	stp	x29, x30, [sp, #-48]!
  414d80:	mov	x29, sp
  414d84:	str	x0, [sp, #24]
  414d88:	str	x1, [sp, #16]
  414d8c:	ldr	x1, [sp, #16]
  414d90:	ldr	x0, [sp, #24]
  414d94:	bl	402520 <calloc@plt>
  414d98:	str	x0, [sp, #40]
  414d9c:	ldr	x0, [sp, #40]
  414da0:	cmp	x0, #0x0
  414da4:	b.ne	414dac <argp_usage@@Base+0xe50>  // b.any
  414da8:	bl	414e10 <argp_usage@@Base+0xeb4>
  414dac:	ldr	x0, [sp, #40]
  414db0:	ldp	x29, x30, [sp], #48
  414db4:	ret
  414db8:	stp	x29, x30, [sp, #-32]!
  414dbc:	mov	x29, sp
  414dc0:	str	x0, [sp, #24]
  414dc4:	str	x1, [sp, #16]
  414dc8:	ldr	x0, [sp, #16]
  414dcc:	bl	414c7c <argp_usage@@Base+0xd20>
  414dd0:	ldr	x2, [sp, #16]
  414dd4:	ldr	x1, [sp, #24]
  414dd8:	bl	402260 <memcpy@plt>
  414ddc:	ldp	x29, x30, [sp], #32
  414de0:	ret
  414de4:	stp	x29, x30, [sp, #-32]!
  414de8:	mov	x29, sp
  414dec:	str	x0, [sp, #24]
  414df0:	ldr	x0, [sp, #24]
  414df4:	bl	4022c0 <strlen@plt>
  414df8:	add	x0, x0, #0x1
  414dfc:	mov	x1, x0
  414e00:	ldr	x0, [sp, #24]
  414e04:	bl	414db8 <argp_usage@@Base+0xe5c>
  414e08:	ldp	x29, x30, [sp], #32
  414e0c:	ret
  414e10:	stp	x29, x30, [sp, #-16]!
  414e14:	mov	x29, sp
  414e18:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  414e1c:	add	x0, x0, #0xfe0
  414e20:	ldr	w4, [x0]
  414e24:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414e28:	add	x3, x0, #0xf48
  414e2c:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  414e30:	add	x2, x0, #0xf60
  414e34:	mov	w1, #0x0                   	// #0
  414e38:	mov	w0, w4
  414e3c:	bl	402300 <error@plt>
  414e40:	bl	4025e0 <abort@plt>
  414e44:	stp	x29, x30, [sp, #-304]!
  414e48:	mov	x29, sp
  414e4c:	str	x0, [sp, #56]
  414e50:	str	x1, [sp, #248]
  414e54:	str	x2, [sp, #256]
  414e58:	str	x3, [sp, #264]
  414e5c:	str	x4, [sp, #272]
  414e60:	str	x5, [sp, #280]
  414e64:	str	x6, [sp, #288]
  414e68:	str	x7, [sp, #296]
  414e6c:	str	q0, [sp, #112]
  414e70:	str	q1, [sp, #128]
  414e74:	str	q2, [sp, #144]
  414e78:	str	q3, [sp, #160]
  414e7c:	str	q4, [sp, #176]
  414e80:	str	q5, [sp, #192]
  414e84:	str	q6, [sp, #208]
  414e88:	str	q7, [sp, #224]
  414e8c:	add	x0, sp, #0x130
  414e90:	str	x0, [sp, #72]
  414e94:	add	x0, sp, #0x130
  414e98:	str	x0, [sp, #80]
  414e9c:	add	x0, sp, #0xf0
  414ea0:	str	x0, [sp, #88]
  414ea4:	mov	w0, #0xffffffc8            	// #-56
  414ea8:	str	w0, [sp, #96]
  414eac:	mov	w0, #0xffffff80            	// #-128
  414eb0:	str	w0, [sp, #100]
  414eb4:	add	x2, sp, #0x10
  414eb8:	add	x3, sp, #0x48
  414ebc:	ldp	x0, x1, [x3]
  414ec0:	stp	x0, x1, [x2]
  414ec4:	ldp	x0, x1, [x3, #16]
  414ec8:	stp	x0, x1, [x2, #16]
  414ecc:	add	x0, sp, #0x10
  414ed0:	mov	x1, x0
  414ed4:	ldr	x0, [sp, #56]
  414ed8:	bl	418c38 <argp_failure@@Base+0x3e8>
  414edc:	str	x0, [sp, #104]
  414ee0:	ldr	x0, [sp, #104]
  414ee4:	ldp	x29, x30, [sp], #304
  414ee8:	ret
  414eec:	stp	x29, x30, [sp, #-64]!
  414ef0:	mov	x29, sp
  414ef4:	str	w0, [sp, #60]
  414ef8:	str	x1, [sp, #48]
  414efc:	str	x2, [sp, #40]
  414f00:	str	x3, [sp, #32]
  414f04:	str	x4, [sp, #24]
  414f08:	mov	w6, #0x0                   	// #0
  414f0c:	mov	w5, #0x0                   	// #0
  414f10:	ldr	x4, [sp, #24]
  414f14:	ldr	x3, [sp, #32]
  414f18:	ldr	x2, [sp, #40]
  414f1c:	ldr	x1, [sp, #48]
  414f20:	ldr	w0, [sp, #60]
  414f24:	bl	41a578 <argp_failure@@Base+0x1d28>
  414f28:	ldp	x29, x30, [sp], #64
  414f2c:	ret
  414f30:	stp	x29, x30, [sp, #-64]!
  414f34:	mov	x29, sp
  414f38:	str	w0, [sp, #60]
  414f3c:	str	x1, [sp, #48]
  414f40:	str	x2, [sp, #40]
  414f44:	str	x3, [sp, #32]
  414f48:	str	x4, [sp, #24]
  414f4c:	str	x5, [sp, #16]
  414f50:	mov	w7, #0x0                   	// #0
  414f54:	ldr	x6, [sp, #16]
  414f58:	mov	w5, #0x0                   	// #0
  414f5c:	ldr	x4, [sp, #24]
  414f60:	ldr	x3, [sp, #32]
  414f64:	ldr	x2, [sp, #40]
  414f68:	ldr	x1, [sp, #48]
  414f6c:	ldr	w0, [sp, #60]
  414f70:	bl	419084 <argp_failure@@Base+0x834>
  414f74:	ldp	x29, x30, [sp], #64
  414f78:	ret
  414f7c:	stp	x29, x30, [sp, #-64]!
  414f80:	mov	x29, sp
  414f84:	str	w0, [sp, #60]
  414f88:	str	x1, [sp, #48]
  414f8c:	str	x2, [sp, #40]
  414f90:	str	x3, [sp, #32]
  414f94:	str	x4, [sp, #24]
  414f98:	mov	w6, #0x0                   	// #0
  414f9c:	mov	w5, #0x1                   	// #1
  414fa0:	ldr	x4, [sp, #24]
  414fa4:	ldr	x3, [sp, #32]
  414fa8:	ldr	x2, [sp, #40]
  414fac:	ldr	x1, [sp, #48]
  414fb0:	ldr	w0, [sp, #60]
  414fb4:	bl	41a578 <argp_failure@@Base+0x1d28>
  414fb8:	ldp	x29, x30, [sp], #64
  414fbc:	ret
  414fc0:	stp	x29, x30, [sp, #-64]!
  414fc4:	mov	x29, sp
  414fc8:	str	w0, [sp, #60]
  414fcc:	str	x1, [sp, #48]
  414fd0:	str	x2, [sp, #40]
  414fd4:	str	x3, [sp, #32]
  414fd8:	str	x4, [sp, #24]
  414fdc:	str	x5, [sp, #16]
  414fe0:	mov	w7, #0x0                   	// #0
  414fe4:	ldr	x6, [sp, #16]
  414fe8:	mov	w5, #0x1                   	// #1
  414fec:	ldr	x4, [sp, #24]
  414ff0:	ldr	x3, [sp, #32]
  414ff4:	ldr	x2, [sp, #40]
  414ff8:	ldr	x1, [sp, #48]
  414ffc:	ldr	w0, [sp, #60]
  415000:	bl	419084 <argp_failure@@Base+0x834>
  415004:	ldp	x29, x30, [sp], #64
  415008:	ret
  41500c:	stp	x29, x30, [sp, #-256]!
  415010:	mov	x29, sp
  415014:	str	w0, [sp, #28]
  415018:	str	w1, [sp, #24]
  41501c:	str	x2, [sp, #208]
  415020:	str	x3, [sp, #216]
  415024:	str	x4, [sp, #224]
  415028:	str	x5, [sp, #232]
  41502c:	str	x6, [sp, #240]
  415030:	str	x7, [sp, #248]
  415034:	str	q0, [sp, #80]
  415038:	str	q1, [sp, #96]
  41503c:	str	q2, [sp, #112]
  415040:	str	q3, [sp, #128]
  415044:	str	q4, [sp, #144]
  415048:	str	q5, [sp, #160]
  41504c:	str	q6, [sp, #176]
  415050:	str	q7, [sp, #192]
  415054:	add	x0, sp, #0x100
  415058:	str	x0, [sp, #40]
  41505c:	add	x0, sp, #0x100
  415060:	str	x0, [sp, #48]
  415064:	add	x0, sp, #0xd0
  415068:	str	x0, [sp, #56]
  41506c:	mov	w0, #0xffffffd0            	// #-48
  415070:	str	w0, [sp, #64]
  415074:	mov	w0, #0xffffff80            	// #-128
  415078:	str	w0, [sp, #68]
  41507c:	ldr	w1, [sp, #64]
  415080:	ldr	x0, [sp, #40]
  415084:	cmp	w1, #0x0
  415088:	b.lt	41509c <argp_usage@@Base+0x1140>  // b.tstop
  41508c:	add	x1, x0, #0xf
  415090:	and	x1, x1, #0xfffffffffffffff8
  415094:	str	x1, [sp, #40]
  415098:	b	4150cc <argp_usage@@Base+0x1170>
  41509c:	add	w2, w1, #0x8
  4150a0:	str	w2, [sp, #64]
  4150a4:	ldr	w2, [sp, #64]
  4150a8:	cmp	w2, #0x0
  4150ac:	b.le	4150c0 <argp_usage@@Base+0x1164>
  4150b0:	add	x1, x0, #0xf
  4150b4:	and	x1, x1, #0xfffffffffffffff8
  4150b8:	str	x1, [sp, #40]
  4150bc:	b	4150cc <argp_usage@@Base+0x1170>
  4150c0:	ldr	x2, [sp, #48]
  4150c4:	sxtw	x0, w1
  4150c8:	add	x0, x2, x0
  4150cc:	ldr	x0, [x0]
  4150d0:	str	x0, [sp, #72]
  4150d4:	ldr	w0, [sp, #24]
  4150d8:	mov	w0, w0
  4150dc:	ldr	x2, [sp, #72]
  4150e0:	mov	x1, x0
  4150e4:	ldr	w0, [sp, #28]
  4150e8:	bl	402880 <ioctl@plt>
  4150ec:	ldp	x29, x30, [sp], #256
  4150f0:	ret
  4150f4:	stp	x29, x30, [sp, #-48]!
  4150f8:	mov	x29, sp
  4150fc:	str	x0, [sp, #24]
  415100:	str	x1, [sp, #16]
  415104:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  415108:	add	x0, x0, #0xff0
  41510c:	str	x0, [sp, #40]
  415110:	b	415198 <argp_usage@@Base+0x123c>
  415114:	ldr	x0, [sp, #40]
  415118:	ldr	w0, [x0, #8]
  41511c:	cmp	w0, #0x0
  415120:	b.ne	415188 <argp_usage@@Base+0x122c>  // b.any
  415124:	ldr	x0, [sp, #40]
  415128:	ldr	x0, [x0, #16]
  41512c:	cmp	x0, #0x20
  415130:	b.eq	415188 <argp_usage@@Base+0x122c>  // b.none
  415134:	ldr	x0, [sp, #40]
  415138:	ldr	x0, [x0, #16]
  41513c:	ldr	x1, [sp, #16]
  415140:	add	x0, x1, x0
  415144:	ldr	w1, [x0]
  415148:	ldr	x0, [sp, #16]
  41514c:	ldr	w0, [x0, #32]
  415150:	cmp	w1, w0
  415154:	b.lt	41518c <argp_usage@@Base+0x1230>  // b.tstop
  415158:	ldr	x0, [sp, #40]
  41515c:	ldr	x0, [x0]
  415160:	mov	x5, x0
  415164:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  415168:	add	x4, x0, #0xfe8
  41516c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415170:	add	x3, x0, #0xe0
  415174:	mov	w2, #0x0                   	// #0
  415178:	mov	w1, #0x0                   	// #0
  41517c:	ldr	x0, [sp, #24]
  415180:	bl	418850 <argp_failure@@Base>
  415184:	b	4151dc <argp_usage@@Base+0x1280>
  415188:	nop
  41518c:	ldr	x0, [sp, #40]
  415190:	add	x0, x0, #0x18
  415194:	str	x0, [sp, #40]
  415198:	ldr	x0, [sp, #40]
  41519c:	ldr	x0, [x0]
  4151a0:	cmp	x0, #0x0
  4151a4:	b.ne	415114 <argp_usage@@Base+0x11b8>  // b.any
  4151a8:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4151ac:	add	x0, x0, #0xfb8
  4151b0:	ldr	x1, [sp, #16]
  4151b4:	ldp	x2, x3, [x1]
  4151b8:	stp	x2, x3, [x0]
  4151bc:	ldp	x2, x3, [x1, #16]
  4151c0:	stp	x2, x3, [x0, #16]
  4151c4:	ldr	x1, [x1, #32]
  4151c8:	str	x1, [x0, #32]
  4151cc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4151d0:	add	x0, x0, #0xfb8
  4151d4:	mov	w1, #0x1                   	// #1
  4151d8:	str	w1, [x0, #36]
  4151dc:	ldp	x29, x30, [sp], #48
  4151e0:	ret
  4151e4:	stp	x29, x30, [sp, #-112]!
  4151e8:	mov	x29, sp
  4151ec:	str	x0, [sp, #24]
  4151f0:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4151f4:	add	x0, x0, #0x118
  4151f8:	bl	402840 <getenv@plt>
  4151fc:	str	x0, [sp, #104]
  415200:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  415204:	add	x1, x0, #0xfb8
  415208:	add	x0, sp, #0x20
  41520c:	ldp	x2, x3, [x1]
  415210:	stp	x2, x3, [x0]
  415214:	ldp	x2, x3, [x1, #16]
  415218:	stp	x2, x3, [x0, #16]
  41521c:	ldr	x1, [x1, #32]
  415220:	str	x1, [x0, #32]
  415224:	ldr	x0, [sp, #104]
  415228:	cmp	x0, #0x0
  41522c:	b.eq	41569c <argp_usage@@Base+0x1740>  // b.none
  415230:	b	41567c <argp_usage@@Base+0x1720>
  415234:	ldr	x0, [sp, #104]
  415238:	add	x0, x0, #0x1
  41523c:	str	x0, [sp, #104]
  415240:	bl	402630 <__ctype_b_loc@plt>
  415244:	ldr	x1, [x0]
  415248:	ldr	x0, [sp, #104]
  41524c:	ldrb	w0, [x0]
  415250:	and	x0, x0, #0xff
  415254:	lsl	x0, x0, #1
  415258:	add	x0, x1, x0
  41525c:	ldrh	w0, [x0]
  415260:	and	w0, w0, #0x2000
  415264:	cmp	w0, #0x0
  415268:	b.ne	415234 <argp_usage@@Base+0x12d8>  // b.any
  41526c:	bl	402630 <__ctype_b_loc@plt>
  415270:	ldr	x1, [x0]
  415274:	ldr	x0, [sp, #104]
  415278:	ldrb	w0, [x0]
  41527c:	and	x0, x0, #0xff
  415280:	lsl	x0, x0, #1
  415284:	add	x0, x1, x0
  415288:	ldrh	w0, [x0]
  41528c:	and	w0, w0, #0x400
  415290:	cmp	w0, #0x0
  415294:	b.eq	41564c <argp_usage@@Base+0x16f0>  // b.none
  415298:	str	wzr, [sp, #84]
  41529c:	str	wzr, [sp, #80]
  4152a0:	ldr	x0, [sp, #104]
  4152a4:	str	x0, [sp, #72]
  4152a8:	b	4152b8 <argp_usage@@Base+0x135c>
  4152ac:	ldr	x0, [sp, #72]
  4152b0:	add	x0, x0, #0x1
  4152b4:	str	x0, [sp, #72]
  4152b8:	bl	402630 <__ctype_b_loc@plt>
  4152bc:	ldr	x1, [x0]
  4152c0:	ldr	x0, [sp, #72]
  4152c4:	ldrb	w0, [x0]
  4152c8:	and	x0, x0, #0xff
  4152cc:	lsl	x0, x0, #1
  4152d0:	add	x0, x1, x0
  4152d4:	ldrh	w0, [x0]
  4152d8:	and	w0, w0, #0x8
  4152dc:	cmp	w0, #0x0
  4152e0:	b.ne	4152ac <argp_usage@@Base+0x1350>  // b.any
  4152e4:	ldr	x0, [sp, #72]
  4152e8:	ldrb	w0, [x0]
  4152ec:	cmp	w0, #0x2d
  4152f0:	b.eq	4152ac <argp_usage@@Base+0x1350>  // b.none
  4152f4:	ldr	x0, [sp, #72]
  4152f8:	ldrb	w0, [x0]
  4152fc:	cmp	w0, #0x5f
  415300:	b.eq	4152ac <argp_usage@@Base+0x1350>  // b.none
  415304:	ldr	x1, [sp, #72]
  415308:	ldr	x0, [sp, #104]
  41530c:	sub	x0, x1, x0
  415310:	str	x0, [sp, #96]
  415314:	b	415324 <argp_usage@@Base+0x13c8>
  415318:	ldr	x0, [sp, #72]
  41531c:	add	x0, x0, #0x1
  415320:	str	x0, [sp, #72]
  415324:	bl	402630 <__ctype_b_loc@plt>
  415328:	ldr	x1, [x0]
  41532c:	ldr	x0, [sp, #72]
  415330:	ldrb	w0, [x0]
  415334:	and	x0, x0, #0xff
  415338:	lsl	x0, x0, #1
  41533c:	add	x0, x1, x0
  415340:	ldrh	w0, [x0]
  415344:	and	w0, w0, #0x2000
  415348:	cmp	w0, #0x0
  41534c:	b.ne	415318 <argp_usage@@Base+0x13bc>  // b.any
  415350:	ldr	x0, [sp, #72]
  415354:	ldrb	w0, [x0]
  415358:	cmp	w0, #0x0
  41535c:	b.eq	415370 <argp_usage@@Base+0x1414>  // b.none
  415360:	ldr	x0, [sp, #72]
  415364:	ldrb	w0, [x0]
  415368:	cmp	w0, #0x2c
  41536c:	b.ne	41537c <argp_usage@@Base+0x1420>  // b.any
  415370:	mov	w0, #0x1                   	// #1
  415374:	str	w0, [sp, #84]
  415378:	b	4153d4 <argp_usage@@Base+0x1478>
  41537c:	ldr	x0, [sp, #72]
  415380:	ldrb	w0, [x0]
  415384:	cmp	w0, #0x3d
  415388:	b.ne	4153d4 <argp_usage@@Base+0x1478>  // b.any
  41538c:	ldr	x0, [sp, #72]
  415390:	add	x0, x0, #0x1
  415394:	str	x0, [sp, #72]
  415398:	b	4153a8 <argp_usage@@Base+0x144c>
  41539c:	ldr	x0, [sp, #72]
  4153a0:	add	x0, x0, #0x1
  4153a4:	str	x0, [sp, #72]
  4153a8:	bl	402630 <__ctype_b_loc@plt>
  4153ac:	ldr	x1, [x0]
  4153b0:	ldr	x0, [sp, #72]
  4153b4:	ldrb	w0, [x0]
  4153b8:	and	x0, x0, #0xff
  4153bc:	lsl	x0, x0, #1
  4153c0:	add	x0, x1, x0
  4153c4:	ldrh	w0, [x0]
  4153c8:	and	w0, w0, #0x2000
  4153cc:	cmp	w0, #0x0
  4153d0:	b.ne	41539c <argp_usage@@Base+0x1440>  // b.any
  4153d4:	ldr	w0, [sp, #84]
  4153d8:	cmp	w0, #0x0
  4153dc:	b.eq	415444 <argp_usage@@Base+0x14e8>  // b.none
  4153e0:	ldr	x0, [sp, #104]
  4153e4:	ldrb	w0, [x0]
  4153e8:	cmp	w0, #0x6e
  4153ec:	b.ne	415438 <argp_usage@@Base+0x14dc>  // b.any
  4153f0:	ldr	x0, [sp, #104]
  4153f4:	add	x0, x0, #0x1
  4153f8:	ldrb	w0, [x0]
  4153fc:	cmp	w0, #0x6f
  415400:	b.ne	415438 <argp_usage@@Base+0x14dc>  // b.any
  415404:	ldr	x0, [sp, #104]
  415408:	add	x0, x0, #0x2
  41540c:	ldrb	w0, [x0]
  415410:	cmp	w0, #0x2d
  415414:	b.ne	415438 <argp_usage@@Base+0x14dc>  // b.any
  415418:	str	wzr, [sp, #80]
  41541c:	ldr	x0, [sp, #104]
  415420:	add	x0, x0, #0x3
  415424:	str	x0, [sp, #104]
  415428:	ldr	x0, [sp, #96]
  41542c:	sub	x0, x0, #0x3
  415430:	str	x0, [sp, #96]
  415434:	b	4154f4 <argp_usage@@Base+0x1598>
  415438:	mov	w0, #0x1                   	// #1
  41543c:	str	w0, [sp, #80]
  415440:	b	4154f4 <argp_usage@@Base+0x1598>
  415444:	bl	402630 <__ctype_b_loc@plt>
  415448:	ldr	x1, [x0]
  41544c:	ldr	x0, [sp, #72]
  415450:	ldrb	w0, [x0]
  415454:	and	x0, x0, #0xff
  415458:	lsl	x0, x0, #1
  41545c:	add	x0, x1, x0
  415460:	ldrh	w0, [x0]
  415464:	and	w0, w0, #0x800
  415468:	cmp	w0, #0x0
  41546c:	b.eq	4154f4 <argp_usage@@Base+0x1598>  // b.none
  415470:	ldr	x0, [sp, #72]
  415474:	bl	402430 <atoi@plt>
  415478:	str	w0, [sp, #80]
  41547c:	b	41548c <argp_usage@@Base+0x1530>
  415480:	ldr	x0, [sp, #72]
  415484:	add	x0, x0, #0x1
  415488:	str	x0, [sp, #72]
  41548c:	bl	402630 <__ctype_b_loc@plt>
  415490:	ldr	x1, [x0]
  415494:	ldr	x0, [sp, #72]
  415498:	ldrb	w0, [x0]
  41549c:	and	x0, x0, #0xff
  4154a0:	lsl	x0, x0, #1
  4154a4:	add	x0, x1, x0
  4154a8:	ldrh	w0, [x0]
  4154ac:	and	w0, w0, #0x800
  4154b0:	cmp	w0, #0x0
  4154b4:	b.ne	415480 <argp_usage@@Base+0x1524>  // b.any
  4154b8:	b	4154c8 <argp_usage@@Base+0x156c>
  4154bc:	ldr	x0, [sp, #72]
  4154c0:	add	x0, x0, #0x1
  4154c4:	str	x0, [sp, #72]
  4154c8:	bl	402630 <__ctype_b_loc@plt>
  4154cc:	ldr	x1, [x0]
  4154d0:	ldr	x0, [sp, #72]
  4154d4:	ldrb	w0, [x0]
  4154d8:	and	x0, x0, #0xff
  4154dc:	lsl	x0, x0, #1
  4154e0:	add	x0, x1, x0
  4154e4:	ldrh	w0, [x0]
  4154e8:	and	w0, w0, #0x2000
  4154ec:	cmp	w0, #0x0
  4154f0:	b.ne	4154bc <argp_usage@@Base+0x1560>  // b.any
  4154f4:	adrp	x0, 41e000 <argp_failure@@Base+0x57b0>
  4154f8:	add	x0, x0, #0xff0
  4154fc:	str	x0, [sp, #88]
  415500:	b	4155e0 <argp_usage@@Base+0x1684>
  415504:	ldr	x0, [sp, #88]
  415508:	ldr	x0, [x0]
  41550c:	bl	4022c0 <strlen@plt>
  415510:	mov	x1, x0
  415514:	ldr	x0, [sp, #96]
  415518:	cmp	x0, x1
  41551c:	b.ne	4155d4 <argp_usage@@Base+0x1678>  // b.any
  415520:	ldr	x0, [sp, #88]
  415524:	ldr	x0, [x0]
  415528:	ldr	x2, [sp, #96]
  41552c:	mov	x1, x0
  415530:	ldr	x0, [sp, #104]
  415534:	bl	4024a0 <strncmp@plt>
  415538:	cmp	w0, #0x0
  41553c:	b.ne	4155d4 <argp_usage@@Base+0x1678>  // b.any
  415540:	ldr	w0, [sp, #84]
  415544:	cmp	w0, #0x0
  415548:	b.eq	415584 <argp_usage@@Base+0x1628>  // b.none
  41554c:	ldr	x0, [sp, #88]
  415550:	ldr	w0, [x0, #8]
  415554:	cmp	w0, #0x0
  415558:	b.ne	415584 <argp_usage@@Base+0x1628>  // b.any
  41555c:	ldr	x0, [sp, #96]
  415560:	ldr	x5, [sp, #104]
  415564:	mov	w4, w0
  415568:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41556c:	add	x3, x0, #0x128
  415570:	mov	w2, #0x0                   	// #0
  415574:	mov	w1, #0x0                   	// #0
  415578:	ldr	x0, [sp, #24]
  41557c:	bl	418850 <argp_failure@@Base>
  415580:	b	4155f0 <argp_usage@@Base+0x1694>
  415584:	ldr	w0, [sp, #80]
  415588:	cmp	w0, #0x0
  41558c:	b.ge	4155b8 <argp_usage@@Base+0x165c>  // b.tcont
  415590:	ldr	x0, [sp, #96]
  415594:	ldr	x5, [sp, #104]
  415598:	mov	w4, w0
  41559c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4155a0:	add	x3, x0, #0x158
  4155a4:	mov	w2, #0x0                   	// #0
  4155a8:	mov	w1, #0x0                   	// #0
  4155ac:	ldr	x0, [sp, #24]
  4155b0:	bl	418850 <argp_failure@@Base>
  4155b4:	b	4155f0 <argp_usage@@Base+0x1694>
  4155b8:	ldr	x0, [sp, #88]
  4155bc:	ldr	x0, [x0, #16]
  4155c0:	add	x1, sp, #0x20
  4155c4:	add	x0, x1, x0
  4155c8:	ldr	w1, [sp, #80]
  4155cc:	str	w1, [x0]
  4155d0:	b	4155f0 <argp_usage@@Base+0x1694>
  4155d4:	ldr	x0, [sp, #88]
  4155d8:	add	x0, x0, #0x18
  4155dc:	str	x0, [sp, #88]
  4155e0:	ldr	x0, [sp, #88]
  4155e4:	ldr	x0, [x0]
  4155e8:	cmp	x0, #0x0
  4155ec:	b.ne	415504 <argp_usage@@Base+0x15a8>  // b.any
  4155f0:	ldr	x0, [sp, #88]
  4155f4:	ldr	x0, [x0]
  4155f8:	cmp	x0, #0x0
  4155fc:	b.ne	415624 <argp_usage@@Base+0x16c8>  // b.any
  415600:	ldr	x0, [sp, #96]
  415604:	ldr	x5, [sp, #104]
  415608:	mov	w4, w0
  41560c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415610:	add	x3, x0, #0x188
  415614:	mov	w2, #0x0                   	// #0
  415618:	mov	w1, #0x0                   	// #0
  41561c:	ldr	x0, [sp, #24]
  415620:	bl	418850 <argp_failure@@Base>
  415624:	ldr	x0, [sp, #72]
  415628:	str	x0, [sp, #104]
  41562c:	ldr	x0, [sp, #104]
  415630:	ldrb	w0, [x0]
  415634:	cmp	w0, #0x2c
  415638:	b.ne	41567c <argp_usage@@Base+0x1720>  // b.any
  41563c:	ldr	x0, [sp, #104]
  415640:	add	x0, x0, #0x1
  415644:	str	x0, [sp, #104]
  415648:	b	41567c <argp_usage@@Base+0x1720>
  41564c:	ldr	x0, [sp, #104]
  415650:	ldrb	w0, [x0]
  415654:	cmp	w0, #0x0
  415658:	b.eq	41567c <argp_usage@@Base+0x1720>  // b.none
  41565c:	ldr	x4, [sp, #104]
  415660:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415664:	add	x3, x0, #0x1b0
  415668:	mov	w2, #0x0                   	// #0
  41566c:	mov	w1, #0x0                   	// #0
  415670:	ldr	x0, [sp, #24]
  415674:	bl	418850 <argp_failure@@Base>
  415678:	b	41568c <argp_usage@@Base+0x1730>
  41567c:	ldr	x0, [sp, #104]
  415680:	ldrb	w0, [x0]
  415684:	cmp	w0, #0x0
  415688:	b.ne	415240 <argp_usage@@Base+0x12e4>  // b.any
  41568c:	add	x0, sp, #0x20
  415690:	mov	x1, x0
  415694:	ldr	x0, [sp, #24]
  415698:	bl	4150f4 <argp_usage@@Base+0x1198>
  41569c:	nop
  4156a0:	ldp	x29, x30, [sp], #112
  4156a4:	ret
  4156a8:	sub	sp, sp, #0x20
  4156ac:	strb	w0, [sp, #31]
  4156b0:	str	x1, [sp, #16]
  4156b4:	str	x2, [sp, #8]
  4156b8:	b	4156e4 <argp_usage@@Base+0x1788>
  4156bc:	ldr	x0, [sp, #16]
  4156c0:	ldrb	w0, [x0]
  4156c4:	ldrb	w1, [sp, #31]
  4156c8:	cmp	w1, w0
  4156cc:	b.ne	4156d8 <argp_usage@@Base+0x177c>  // b.any
  4156d0:	mov	w0, #0x1                   	// #1
  4156d4:	b	4156f8 <argp_usage@@Base+0x179c>
  4156d8:	ldr	x0, [sp, #16]
  4156dc:	add	x0, x0, #0x1
  4156e0:	str	x0, [sp, #16]
  4156e4:	ldr	x1, [sp, #16]
  4156e8:	ldr	x0, [sp, #8]
  4156ec:	cmp	x1, x0
  4156f0:	b.cc	4156bc <argp_usage@@Base+0x1760>  // b.lo, b.ul, b.last
  4156f4:	mov	w0, #0x0                   	// #0
  4156f8:	add	sp, sp, #0x20
  4156fc:	ret
  415700:	stp	x29, x30, [sp, #-80]!
  415704:	mov	x29, sp
  415708:	str	x0, [sp, #24]
  41570c:	str	x1, [sp, #16]
  415710:	ldr	x0, [sp, #24]
  415714:	ldr	x0, [x0]
  415718:	str	x0, [sp, #40]
  41571c:	str	wzr, [sp, #52]
  415720:	mov	x0, #0x20                  	// #32
  415724:	bl	402450 <malloc@plt>
  415728:	str	x0, [sp, #32]
  41572c:	ldr	x0, [sp, #32]
  415730:	cmp	x0, #0x0
  415734:	b.ne	415758 <argp_usage@@Base+0x17fc>  // b.any
  415738:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41573c:	add	x3, x0, #0x3e0
  415740:	mov	w2, #0x1ba                 	// #442
  415744:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415748:	add	x1, x0, #0x1d0
  41574c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415750:	add	x0, x0, #0x1e0
  415754:	bl	402810 <__assert_fail@plt>
  415758:	ldr	x0, [sp, #32]
  41575c:	str	wzr, [x0, #8]
  415760:	ldr	x0, [sp, #32]
  415764:	str	xzr, [x0, #24]
  415768:	ldr	x0, [sp, #40]
  41576c:	cmp	x0, #0x0
  415770:	b.eq	415a18 <argp_usage@@Base+0x1abc>  // b.none
  415774:	str	wzr, [sp, #48]
  415778:	ldr	x0, [sp, #40]
  41577c:	ldr	w0, [x0, #24]
  415780:	and	w0, w0, #0x4
  415784:	cmp	w0, #0x0
  415788:	b.eq	4157ac <argp_usage@@Base+0x1850>  // b.none
  41578c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415790:	add	x3, x0, #0x3e0
  415794:	mov	w2, #0x1c4                 	// #452
  415798:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41579c:	add	x1, x0, #0x1d0
  4157a0:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4157a4:	add	x0, x0, #0x1e8
  4157a8:	bl	402810 <__assert_fail@plt>
  4157ac:	ldr	x0, [sp, #40]
  4157b0:	str	x0, [sp, #64]
  4157b4:	b	415808 <argp_usage@@Base+0x18ac>
  4157b8:	ldr	x0, [sp, #64]
  4157bc:	ldr	w0, [x0, #24]
  4157c0:	and	w0, w0, #0x4
  4157c4:	cmp	w0, #0x0
  4157c8:	b.ne	4157e0 <argp_usage@@Base+0x1884>  // b.any
  4157cc:	ldr	x0, [sp, #32]
  4157d0:	ldr	w0, [x0, #8]
  4157d4:	add	w1, w0, #0x1
  4157d8:	ldr	x0, [sp, #32]
  4157dc:	str	w1, [x0, #8]
  4157e0:	ldr	x0, [sp, #64]
  4157e4:	bl	413f90 <argp_usage@@Base+0x34>
  4157e8:	cmp	w0, #0x0
  4157ec:	b.eq	4157fc <argp_usage@@Base+0x18a0>  // b.none
  4157f0:	ldr	w0, [sp, #52]
  4157f4:	add	w0, w0, #0x1
  4157f8:	str	w0, [sp, #52]
  4157fc:	ldr	x0, [sp, #64]
  415800:	add	x0, x0, #0x30
  415804:	str	x0, [sp, #64]
  415808:	ldr	x0, [sp, #64]
  41580c:	bl	414014 <argp_usage@@Base+0xb8>
  415810:	cmp	w0, #0x0
  415814:	b.eq	4157b8 <argp_usage@@Base+0x185c>  // b.none
  415818:	ldr	x0, [sp, #32]
  41581c:	ldr	w0, [x0, #8]
  415820:	mov	w1, w0
  415824:	mov	x0, x1
  415828:	lsl	x0, x0, #3
  41582c:	sub	x0, x0, x1
  415830:	lsl	x0, x0, #3
  415834:	bl	402450 <malloc@plt>
  415838:	mov	x1, x0
  41583c:	ldr	x0, [sp, #32]
  415840:	str	x1, [x0]
  415844:	ldr	w0, [sp, #52]
  415848:	add	w0, w0, #0x1
  41584c:	mov	w0, w0
  415850:	bl	402450 <malloc@plt>
  415854:	mov	x1, x0
  415858:	ldr	x0, [sp, #32]
  41585c:	str	x1, [x0, #16]
  415860:	ldr	x0, [sp, #32]
  415864:	ldr	x0, [x0]
  415868:	cmp	x0, #0x0
  41586c:	b.eq	415880 <argp_usage@@Base+0x1924>  // b.none
  415870:	ldr	x0, [sp, #32]
  415874:	ldr	x0, [x0, #16]
  415878:	cmp	x0, #0x0
  41587c:	b.ne	4158a0 <argp_usage@@Base+0x1944>  // b.any
  415880:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415884:	add	x3, x0, #0x3e0
  415888:	mov	w2, #0x1d2                 	// #466
  41588c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415890:	add	x1, x0, #0x1d0
  415894:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  415898:	add	x0, x0, #0x1f8
  41589c:	bl	402810 <__assert_fail@plt>
  4158a0:	ldr	x0, [sp, #32]
  4158a4:	ldr	x0, [x0, #16]
  4158a8:	str	x0, [sp, #72]
  4158ac:	ldr	x0, [sp, #40]
  4158b0:	str	x0, [sp, #64]
  4158b4:	ldr	x0, [sp, #32]
  4158b8:	ldr	x0, [x0]
  4158bc:	str	x0, [sp, #56]
  4158c0:	b	415a00 <argp_usage@@Base+0x1aa4>
  4158c4:	ldr	x0, [sp, #56]
  4158c8:	ldr	x1, [sp, #64]
  4158cc:	str	x1, [x0]
  4158d0:	ldr	x0, [sp, #56]
  4158d4:	str	wzr, [x0, #8]
  4158d8:	ldr	x0, [sp, #56]
  4158dc:	ldr	x1, [sp, #72]
  4158e0:	str	x1, [x0, #16]
  4158e4:	ldr	x0, [sp, #64]
  4158e8:	ldr	w0, [x0, #40]
  4158ec:	cmp	w0, #0x0
  4158f0:	b.eq	415900 <argp_usage@@Base+0x19a4>  // b.none
  4158f4:	ldr	x0, [sp, #64]
  4158f8:	ldr	w0, [x0, #40]
  4158fc:	b	415930 <argp_usage@@Base+0x19d4>
  415900:	ldr	x0, [sp, #64]
  415904:	ldr	x0, [x0]
  415908:	cmp	x0, #0x0
  41590c:	b.ne	41592c <argp_usage@@Base+0x19d0>  // b.any
  415910:	ldr	x0, [sp, #64]
  415914:	ldr	w0, [x0, #8]
  415918:	cmp	w0, #0x0
  41591c:	b.ne	41592c <argp_usage@@Base+0x19d0>  // b.any
  415920:	ldr	w0, [sp, #48]
  415924:	add	w0, w0, #0x1
  415928:	b	415930 <argp_usage@@Base+0x19d4>
  41592c:	ldr	w0, [sp, #48]
  415930:	str	w0, [sp, #48]
  415934:	ldr	x0, [sp, #56]
  415938:	ldr	w1, [sp, #48]
  41593c:	str	w1, [x0, #24]
  415940:	ldr	x0, [sp, #56]
  415944:	ldr	x1, [sp, #16]
  415948:	str	x1, [x0, #32]
  41594c:	ldr	x0, [sp, #56]
  415950:	ldr	x1, [sp, #24]
  415954:	str	x1, [x0, #40]
  415958:	ldr	x0, [sp, #56]
  41595c:	ldr	w0, [x0, #8]
  415960:	add	w1, w0, #0x1
  415964:	ldr	x0, [sp, #56]
  415968:	str	w1, [x0, #8]
  41596c:	ldr	x0, [sp, #64]
  415970:	bl	413f90 <argp_usage@@Base+0x34>
  415974:	cmp	w0, #0x0
  415978:	b.eq	4159c4 <argp_usage@@Base+0x1a68>  // b.none
  41597c:	ldr	x0, [sp, #64]
  415980:	ldr	w0, [x0, #8]
  415984:	and	w3, w0, #0xff
  415988:	ldr	x0, [sp, #32]
  41598c:	ldr	x0, [x0, #16]
  415990:	ldr	x2, [sp, #72]
  415994:	mov	x1, x0
  415998:	mov	w0, w3
  41599c:	bl	4156a8 <argp_usage@@Base+0x174c>
  4159a0:	cmp	w0, #0x0
  4159a4:	b.ne	4159c4 <argp_usage@@Base+0x1a68>  // b.any
  4159a8:	ldr	x0, [sp, #64]
  4159ac:	ldr	w2, [x0, #8]
  4159b0:	ldr	x0, [sp, #72]
  4159b4:	add	x1, x0, #0x1
  4159b8:	str	x1, [sp, #72]
  4159bc:	and	w1, w2, #0xff
  4159c0:	strb	w1, [x0]
  4159c4:	ldr	x0, [sp, #64]
  4159c8:	add	x0, x0, #0x30
  4159cc:	str	x0, [sp, #64]
  4159d0:	ldr	x0, [sp, #64]
  4159d4:	bl	414014 <argp_usage@@Base+0xb8>
  4159d8:	cmp	w0, #0x0
  4159dc:	b.ne	4159f4 <argp_usage@@Base+0x1a98>  // b.any
  4159e0:	ldr	x0, [sp, #64]
  4159e4:	ldr	w0, [x0, #24]
  4159e8:	and	w0, w0, #0x4
  4159ec:	cmp	w0, #0x0
  4159f0:	b.ne	415958 <argp_usage@@Base+0x19fc>  // b.any
  4159f4:	ldr	x0, [sp, #56]
  4159f8:	add	x0, x0, #0x38
  4159fc:	str	x0, [sp, #56]
  415a00:	ldr	x0, [sp, #64]
  415a04:	bl	414014 <argp_usage@@Base+0xb8>
  415a08:	cmp	w0, #0x0
  415a0c:	b.eq	4158c4 <argp_usage@@Base+0x1968>  // b.none
  415a10:	ldr	x0, [sp, #72]
  415a14:	strb	wzr, [x0]
  415a18:	ldr	x0, [sp, #32]
  415a1c:	ldp	x29, x30, [sp], #80
  415a20:	ret
  415a24:	stp	x29, x30, [sp, #-80]!
  415a28:	mov	x29, sp
  415a2c:	str	x0, [sp, #56]
  415a30:	str	w1, [sp, #52]
  415a34:	str	x2, [sp, #40]
  415a38:	str	w3, [sp, #48]
  415a3c:	str	x4, [sp, #32]
  415a40:	str	x5, [sp, #24]
  415a44:	mov	x0, #0x30                  	// #48
  415a48:	bl	402450 <malloc@plt>
  415a4c:	str	x0, [sp, #72]
  415a50:	ldr	x0, [sp, #72]
  415a54:	cmp	x0, #0x0
  415a58:	b.eq	415adc <argp_usage@@Base+0x1b80>  // b.none
  415a5c:	ldr	x0, [sp, #72]
  415a60:	ldr	w1, [sp, #52]
  415a64:	str	w1, [x0, #12]
  415a68:	ldr	x0, [sp, #72]
  415a6c:	ldr	x1, [sp, #40]
  415a70:	str	x1, [x0]
  415a74:	ldr	x0, [sp, #72]
  415a78:	ldr	w1, [sp, #48]
  415a7c:	str	w1, [x0, #8]
  415a80:	ldr	x0, [sp, #72]
  415a84:	ldr	x1, [sp, #32]
  415a88:	str	x1, [x0, #16]
  415a8c:	ldr	x0, [sp, #72]
  415a90:	ldr	x1, [sp, #24]
  415a94:	str	x1, [x0, #24]
  415a98:	ldr	x0, [sp, #32]
  415a9c:	cmp	x0, #0x0
  415aa0:	b.eq	415ab4 <argp_usage@@Base+0x1b58>  // b.none
  415aa4:	ldr	x0, [sp, #32]
  415aa8:	ldr	w0, [x0, #32]
  415aac:	add	w0, w0, #0x1
  415ab0:	b	415ab8 <argp_usage@@Base+0x1b5c>
  415ab4:	mov	w0, #0x0                   	// #0
  415ab8:	ldr	x1, [sp, #72]
  415abc:	str	w0, [x1, #32]
  415ac0:	ldr	x0, [sp, #56]
  415ac4:	ldr	x1, [x0, #24]
  415ac8:	ldr	x0, [sp, #72]
  415acc:	str	x1, [x0, #40]
  415ad0:	ldr	x0, [sp, #56]
  415ad4:	ldr	x1, [sp, #72]
  415ad8:	str	x1, [x0, #24]
  415adc:	ldr	x0, [sp, #72]
  415ae0:	ldp	x29, x30, [sp], #80
  415ae4:	ret
  415ae8:	stp	x29, x30, [sp, #-48]!
  415aec:	mov	x29, sp
  415af0:	str	x0, [sp, #24]
  415af4:	ldr	x0, [sp, #24]
  415af8:	ldr	x0, [x0, #24]
  415afc:	str	x0, [sp, #40]
  415b00:	b	415b20 <argp_usage@@Base+0x1bc4>
  415b04:	ldr	x0, [sp, #40]
  415b08:	ldr	x0, [x0, #40]
  415b0c:	str	x0, [sp, #32]
  415b10:	ldr	x0, [sp, #40]
  415b14:	bl	402640 <free@plt>
  415b18:	ldr	x0, [sp, #32]
  415b1c:	str	x0, [sp, #40]
  415b20:	ldr	x0, [sp, #40]
  415b24:	cmp	x0, #0x0
  415b28:	b.ne	415b04 <argp_usage@@Base+0x1ba8>  // b.any
  415b2c:	ldr	x0, [sp, #24]
  415b30:	ldr	w0, [x0, #8]
  415b34:	cmp	w0, #0x0
  415b38:	b.eq	415b54 <argp_usage@@Base+0x1bf8>  // b.none
  415b3c:	ldr	x0, [sp, #24]
  415b40:	ldr	x0, [x0]
  415b44:	bl	402640 <free@plt>
  415b48:	ldr	x0, [sp, #24]
  415b4c:	ldr	x0, [x0, #16]
  415b50:	bl	402640 <free@plt>
  415b54:	ldr	x0, [sp, #24]
  415b58:	bl	402640 <free@plt>
  415b5c:	nop
  415b60:	ldp	x29, x30, [sp], #48
  415b64:	ret
  415b68:	stp	x29, x30, [sp, #-80]!
  415b6c:	mov	x29, sp
  415b70:	str	x0, [sp, #40]
  415b74:	str	x1, [sp, #32]
  415b78:	str	x2, [sp, #24]
  415b7c:	str	x3, [sp, #16]
  415b80:	str	wzr, [sp, #72]
  415b84:	ldr	x0, [sp, #40]
  415b88:	ldr	x0, [x0]
  415b8c:	str	x0, [sp, #56]
  415b90:	ldr	x0, [sp, #40]
  415b94:	ldr	x0, [x0, #16]
  415b98:	str	x0, [sp, #48]
  415b9c:	ldr	x0, [sp, #56]
  415ba0:	str	x0, [sp, #64]
  415ba4:	ldr	x0, [sp, #40]
  415ba8:	ldr	w0, [x0, #8]
  415bac:	str	w0, [sp, #76]
  415bb0:	b	415c50 <argp_usage@@Base+0x1cf4>
  415bb4:	ldr	x0, [sp, #64]
  415bb8:	bl	413f90 <argp_usage@@Base+0x34>
  415bbc:	cmp	w0, #0x0
  415bc0:	b.eq	415c38 <argp_usage@@Base+0x1cdc>  // b.none
  415bc4:	ldr	x0, [sp, #48]
  415bc8:	ldrb	w0, [x0]
  415bcc:	mov	w1, w0
  415bd0:	ldr	x0, [sp, #64]
  415bd4:	ldr	w0, [x0, #8]
  415bd8:	cmp	w1, w0
  415bdc:	b.ne	415c38 <argp_usage@@Base+0x1cdc>  // b.any
  415be0:	ldr	x0, [sp, #64]
  415be4:	ldr	w0, [x0, #24]
  415be8:	and	w0, w0, #0x4
  415bec:	cmp	w0, #0x0
  415bf0:	b.ne	415bfc <argp_usage@@Base+0x1ca0>  // b.any
  415bf4:	ldr	x0, [sp, #64]
  415bf8:	str	x0, [sp, #56]
  415bfc:	ldr	x0, [sp, #64]
  415c00:	ldr	w0, [x0, #24]
  415c04:	and	w0, w0, #0x2
  415c08:	cmp	w0, #0x0
  415c0c:	b.ne	415c2c <argp_usage@@Base+0x1cd0>  // b.any
  415c10:	ldr	x4, [sp, #32]
  415c14:	ldr	x3, [sp, #16]
  415c18:	ldr	x2, [sp, #24]
  415c1c:	ldr	x1, [sp, #56]
  415c20:	ldr	x0, [sp, #64]
  415c24:	blr	x4
  415c28:	str	w0, [sp, #72]
  415c2c:	ldr	x0, [sp, #48]
  415c30:	add	x0, x0, #0x1
  415c34:	str	x0, [sp, #48]
  415c38:	ldr	x0, [sp, #64]
  415c3c:	add	x0, x0, #0x30
  415c40:	str	x0, [sp, #64]
  415c44:	ldr	w0, [sp, #76]
  415c48:	sub	w0, w0, #0x1
  415c4c:	str	w0, [sp, #76]
  415c50:	ldr	w0, [sp, #76]
  415c54:	cmp	w0, #0x0
  415c58:	b.eq	415c68 <argp_usage@@Base+0x1d0c>  // b.none
  415c5c:	ldr	w0, [sp, #72]
  415c60:	cmp	w0, #0x0
  415c64:	b.eq	415bb4 <argp_usage@@Base+0x1c58>  // b.none
  415c68:	ldr	w0, [sp, #72]
  415c6c:	ldp	x29, x30, [sp], #80
  415c70:	ret
  415c74:	stp	x29, x30, [sp, #-48]!
  415c78:	mov	x29, sp
  415c7c:	str	x0, [sp, #40]
  415c80:	str	x1, [sp, #32]
  415c84:	str	x2, [sp, #24]
  415c88:	str	x3, [sp, #16]
  415c8c:	ldr	x0, [sp, #40]
  415c90:	bl	413f90 <argp_usage@@Base+0x34>
  415c94:	cmp	w0, #0x0
  415c98:	b.eq	415ca8 <argp_usage@@Base+0x1d4c>  // b.none
  415c9c:	ldr	x0, [sp, #40]
  415ca0:	ldr	w0, [x0, #8]
  415ca4:	b	415cac <argp_usage@@Base+0x1d50>
  415ca8:	mov	w0, #0x0                   	// #0
  415cac:	ldp	x29, x30, [sp], #48
  415cb0:	ret
  415cb4:	stp	x29, x30, [sp, #-32]!
  415cb8:	mov	x29, sp
  415cbc:	str	x0, [sp, #24]
  415cc0:	ldr	x0, [sp, #24]
  415cc4:	ldr	x0, [x0, #40]
  415cc8:	ldr	x0, [x0, #48]
  415ccc:	mov	x3, #0x0                   	// #0
  415cd0:	mov	x2, x0
  415cd4:	adrp	x0, 415000 <argp_usage@@Base+0x10a4>
  415cd8:	add	x1, x0, #0xc74
  415cdc:	ldr	x0, [sp, #24]
  415ce0:	bl	415b68 <argp_usage@@Base+0x1c0c>
  415ce4:	and	w0, w0, #0xff
  415ce8:	ldp	x29, x30, [sp], #32
  415cec:	ret
  415cf0:	sub	sp, sp, #0x20
  415cf4:	str	x0, [sp, #8]
  415cf8:	ldr	x0, [sp, #8]
  415cfc:	ldr	x0, [x0]
  415d00:	str	x0, [sp, #24]
  415d04:	ldr	x0, [sp, #8]
  415d08:	ldr	w0, [x0, #8]
  415d0c:	str	w0, [sp, #20]
  415d10:	b	415d5c <argp_usage@@Base+0x1e00>
  415d14:	ldr	x0, [sp, #24]
  415d18:	ldr	x0, [x0]
  415d1c:	cmp	x0, #0x0
  415d20:	b.eq	415d44 <argp_usage@@Base+0x1de8>  // b.none
  415d24:	ldr	x0, [sp, #24]
  415d28:	ldr	w0, [x0, #24]
  415d2c:	and	w0, w0, #0x2
  415d30:	cmp	w0, #0x0
  415d34:	b.ne	415d44 <argp_usage@@Base+0x1de8>  // b.any
  415d38:	ldr	x0, [sp, #24]
  415d3c:	ldr	x0, [x0]
  415d40:	b	415d6c <argp_usage@@Base+0x1e10>
  415d44:	ldr	x0, [sp, #24]
  415d48:	add	x0, x0, #0x30
  415d4c:	str	x0, [sp, #24]
  415d50:	ldr	w0, [sp, #20]
  415d54:	sub	w0, w0, #0x1
  415d58:	str	w0, [sp, #20]
  415d5c:	ldr	w0, [sp, #20]
  415d60:	cmp	w0, #0x0
  415d64:	b.ne	415d14 <argp_usage@@Base+0x1db8>  // b.any
  415d68:	mov	x0, #0x0                   	// #0
  415d6c:	add	sp, sp, #0x20
  415d70:	ret
  415d74:	stp	x29, x30, [sp, #-64]!
  415d78:	mov	x29, sp
  415d7c:	str	x0, [sp, #24]
  415d80:	str	x1, [sp, #16]
  415d84:	ldr	x0, [sp, #24]
  415d88:	ldr	x0, [x0]
  415d8c:	str	x0, [sp, #56]
  415d90:	ldr	x0, [sp, #24]
  415d94:	ldr	w0, [x0, #8]
  415d98:	str	w0, [sp, #52]
  415d9c:	b	415e2c <argp_usage@@Base+0x1ed0>
  415da0:	ldr	x0, [sp, #56]
  415da4:	ldr	x0, [x0]
  415da8:	str	x0, [sp, #40]
  415dac:	ldr	x0, [sp, #56]
  415db0:	ldr	w0, [x0, #8]
  415db4:	str	w0, [sp, #36]
  415db8:	b	415e0c <argp_usage@@Base+0x1eb0>
  415dbc:	ldr	x0, [sp, #40]
  415dc0:	ldr	x0, [x0]
  415dc4:	cmp	x0, #0x0
  415dc8:	b.eq	415e00 <argp_usage@@Base+0x1ea4>  // b.none
  415dcc:	ldr	x0, [sp, #40]
  415dd0:	ldr	w0, [x0, #24]
  415dd4:	and	w0, w0, #0x2
  415dd8:	cmp	w0, #0x0
  415ddc:	b.ne	415e00 <argp_usage@@Base+0x1ea4>  // b.any
  415de0:	ldr	x0, [sp, #40]
  415de4:	ldr	x0, [x0]
  415de8:	ldr	x1, [sp, #16]
  415dec:	bl	402610 <strcmp@plt>
  415df0:	cmp	w0, #0x0
  415df4:	b.ne	415e00 <argp_usage@@Base+0x1ea4>  // b.any
  415df8:	ldr	x0, [sp, #56]
  415dfc:	b	415e44 <argp_usage@@Base+0x1ee8>
  415e00:	ldr	x0, [sp, #40]
  415e04:	add	x0, x0, #0x30
  415e08:	str	x0, [sp, #40]
  415e0c:	ldr	w0, [sp, #36]
  415e10:	sub	w1, w0, #0x1
  415e14:	str	w1, [sp, #36]
  415e18:	cmp	w0, #0x0
  415e1c:	b.ne	415dbc <argp_usage@@Base+0x1e60>  // b.any
  415e20:	ldr	x0, [sp, #56]
  415e24:	add	x0, x0, #0x38
  415e28:	str	x0, [sp, #56]
  415e2c:	ldr	w0, [sp, #52]
  415e30:	sub	w1, w0, #0x1
  415e34:	str	w1, [sp, #52]
  415e38:	cmp	w0, #0x0
  415e3c:	b.ne	415da0 <argp_usage@@Base+0x1e44>  // b.any
  415e40:	mov	x0, #0x0                   	// #0
  415e44:	ldp	x29, x30, [sp], #64
  415e48:	ret
  415e4c:	stp	x29, x30, [sp, #-64]!
  415e50:	mov	x29, sp
  415e54:	str	x0, [sp, #40]
  415e58:	str	x1, [sp, #32]
  415e5c:	str	w2, [sp, #28]
  415e60:	ldr	x1, [sp, #32]
  415e64:	ldr	x0, [sp, #40]
  415e68:	bl	415d74 <argp_usage@@Base+0x1e18>
  415e6c:	str	x0, [sp, #56]
  415e70:	ldr	x0, [sp, #56]
  415e74:	cmp	x0, #0x0
  415e78:	b.eq	415e88 <argp_usage@@Base+0x1f2c>  // b.none
  415e7c:	ldr	x0, [sp, #56]
  415e80:	ldr	w1, [sp, #28]
  415e84:	str	w1, [x0, #24]
  415e88:	nop
  415e8c:	ldp	x29, x30, [sp], #64
  415e90:	ret
  415e94:	sub	sp, sp, #0x10
  415e98:	str	w0, [sp, #12]
  415e9c:	str	w1, [sp, #8]
  415ea0:	str	w2, [sp, #4]
  415ea4:	ldr	w1, [sp, #12]
  415ea8:	ldr	w0, [sp, #8]
  415eac:	cmp	w1, w0
  415eb0:	b.ne	415ebc <argp_usage@@Base+0x1f60>  // b.any
  415eb4:	ldr	w0, [sp, #4]
  415eb8:	b	415f08 <argp_usage@@Base+0x1fac>
  415ebc:	ldr	w0, [sp, #12]
  415ec0:	cmp	w0, #0x0
  415ec4:	b.ge	415ed4 <argp_usage@@Base+0x1f78>  // b.tcont
  415ec8:	ldr	w0, [sp, #8]
  415ecc:	cmp	w0, #0x0
  415ed0:	b.lt	415eec <argp_usage@@Base+0x1f90>  // b.tstop
  415ed4:	ldr	w0, [sp, #12]
  415ed8:	cmp	w0, #0x0
  415edc:	b.lt	415efc <argp_usage@@Base+0x1fa0>  // b.tstop
  415ee0:	ldr	w0, [sp, #8]
  415ee4:	cmp	w0, #0x0
  415ee8:	b.lt	415efc <argp_usage@@Base+0x1fa0>  // b.tstop
  415eec:	ldr	w1, [sp, #12]
  415ef0:	ldr	w0, [sp, #8]
  415ef4:	sub	w0, w1, w0
  415ef8:	b	415f08 <argp_usage@@Base+0x1fac>
  415efc:	ldr	w1, [sp, #8]
  415f00:	ldr	w0, [sp, #12]
  415f04:	sub	w0, w1, w0
  415f08:	add	sp, sp, #0x10
  415f0c:	ret
  415f10:	stp	x29, x30, [sp, #-32]!
  415f14:	mov	x29, sp
  415f18:	str	x0, [sp, #24]
  415f1c:	str	x1, [sp, #16]
  415f20:	b	415f30 <argp_usage@@Base+0x1fd4>
  415f24:	ldr	x0, [sp, #24]
  415f28:	ldr	x0, [x0, #16]
  415f2c:	str	x0, [sp, #24]
  415f30:	ldr	x0, [sp, #24]
  415f34:	ldr	w1, [x0, #32]
  415f38:	ldr	x0, [sp, #16]
  415f3c:	ldr	w0, [x0, #32]
  415f40:	cmp	w1, w0
  415f44:	b.gt	415f24 <argp_usage@@Base+0x1fc8>
  415f48:	b	415f58 <argp_usage@@Base+0x1ffc>
  415f4c:	ldr	x0, [sp, #16]
  415f50:	ldr	x0, [x0, #16]
  415f54:	str	x0, [sp, #16]
  415f58:	ldr	x0, [sp, #16]
  415f5c:	ldr	w1, [x0, #32]
  415f60:	ldr	x0, [sp, #24]
  415f64:	ldr	w0, [x0, #32]
  415f68:	cmp	w1, w0
  415f6c:	b.gt	415f4c <argp_usage@@Base+0x1ff0>
  415f70:	b	415f8c <argp_usage@@Base+0x2030>
  415f74:	ldr	x0, [sp, #24]
  415f78:	ldr	x0, [x0, #16]
  415f7c:	str	x0, [sp, #24]
  415f80:	ldr	x0, [sp, #16]
  415f84:	ldr	x0, [x0, #16]
  415f88:	str	x0, [sp, #16]
  415f8c:	ldr	x0, [sp, #24]
  415f90:	ldr	x1, [x0, #16]
  415f94:	ldr	x0, [sp, #16]
  415f98:	ldr	x0, [x0, #16]
  415f9c:	cmp	x1, x0
  415fa0:	b.ne	415f74 <argp_usage@@Base+0x2018>  // b.any
  415fa4:	ldr	x0, [sp, #24]
  415fa8:	ldr	w3, [x0, #12]
  415fac:	ldr	x0, [sp, #16]
  415fb0:	ldr	w4, [x0, #12]
  415fb4:	ldr	x0, [sp, #16]
  415fb8:	ldr	w1, [x0, #8]
  415fbc:	ldr	x0, [sp, #24]
  415fc0:	ldr	w0, [x0, #8]
  415fc4:	sub	w0, w1, w0
  415fc8:	mov	w2, w0
  415fcc:	mov	w1, w4
  415fd0:	mov	w0, w3
  415fd4:	bl	415e94 <argp_usage@@Base+0x1f38>
  415fd8:	ldp	x29, x30, [sp], #32
  415fdc:	ret
  415fe0:	sub	sp, sp, #0x10
  415fe4:	str	x0, [sp, #8]
  415fe8:	b	415ff8 <argp_usage@@Base+0x209c>
  415fec:	ldr	x0, [sp, #8]
  415ff0:	ldr	x0, [x0, #16]
  415ff4:	str	x0, [sp, #8]
  415ff8:	ldr	x0, [sp, #8]
  415ffc:	ldr	x0, [x0, #16]
  416000:	cmp	x0, #0x0
  416004:	b.ne	415fec <argp_usage@@Base+0x2090>  // b.any
  416008:	ldr	x0, [sp, #8]
  41600c:	add	sp, sp, #0x10
  416010:	ret
  416014:	sub	sp, sp, #0x10
  416018:	str	x0, [sp, #8]
  41601c:	str	x1, [sp]
  416020:	b	416030 <argp_usage@@Base+0x20d4>
  416024:	ldr	x0, [sp, #8]
  416028:	ldr	x0, [x0, #16]
  41602c:	str	x0, [sp, #8]
  416030:	ldr	x0, [sp, #8]
  416034:	cmp	x0, #0x0
  416038:	b.eq	41604c <argp_usage@@Base+0x20f0>  // b.none
  41603c:	ldr	x1, [sp, #8]
  416040:	ldr	x0, [sp]
  416044:	cmp	x1, x0
  416048:	b.ne	416024 <argp_usage@@Base+0x20c8>  // b.any
  41604c:	ldr	x1, [sp, #8]
  416050:	ldr	x0, [sp]
  416054:	cmp	x1, x0
  416058:	cset	w0, eq  // eq = none
  41605c:	and	w0, w0, #0xff
  416060:	add	sp, sp, #0x10
  416064:	ret
  416068:	stp	x29, x30, [sp, #-48]!
  41606c:	mov	x29, sp
  416070:	str	x0, [sp, #24]
  416074:	ldr	x0, [sp, #24]
  416078:	ldr	x0, [x0]
  41607c:	cmp	x0, #0x0
  416080:	b.ne	4160a4 <argp_usage@@Base+0x2148>  // b.any
  416084:	mov	w0, #0x1                   	// #1
  416088:	str	w0, [sp, #44]
  41608c:	b	41614c <argp_usage@@Base+0x21f0>
  416090:	ldr	x0, [sp, #24]
  416094:	ldr	x0, [x0]
  416098:	add	x1, x0, #0x1
  41609c:	ldr	x0, [sp, #24]
  4160a0:	str	x1, [x0]
  4160a4:	bl	402630 <__ctype_b_loc@plt>
  4160a8:	ldr	x1, [x0]
  4160ac:	ldr	x0, [sp, #24]
  4160b0:	ldr	x0, [x0]
  4160b4:	ldrb	w0, [x0]
  4160b8:	and	x0, x0, #0xff
  4160bc:	lsl	x0, x0, #1
  4160c0:	add	x0, x1, x0
  4160c4:	ldrh	w0, [x0]
  4160c8:	and	w0, w0, #0x2000
  4160cc:	cmp	w0, #0x0
  4160d0:	b.ne	416090 <argp_usage@@Base+0x2134>  // b.any
  4160d4:	ldr	x0, [sp, #24]
  4160d8:	ldr	x0, [x0]
  4160dc:	ldrb	w0, [x0]
  4160e0:	cmp	w0, #0x2d
  4160e4:	cset	w0, ne  // ne = any
  4160e8:	and	w0, w0, #0xff
  4160ec:	str	w0, [sp, #44]
  4160f0:	b	416108 <argp_usage@@Base+0x21ac>
  4160f4:	ldr	x0, [sp, #24]
  4160f8:	ldr	x0, [x0]
  4160fc:	add	x1, x0, #0x1
  416100:	ldr	x0, [sp, #24]
  416104:	str	x1, [x0]
  416108:	ldr	x0, [sp, #24]
  41610c:	ldr	x0, [x0]
  416110:	ldrb	w0, [x0]
  416114:	cmp	w0, #0x0
  416118:	b.eq	41614c <argp_usage@@Base+0x21f0>  // b.none
  41611c:	bl	402630 <__ctype_b_loc@plt>
  416120:	ldr	x1, [x0]
  416124:	ldr	x0, [sp, #24]
  416128:	ldr	x0, [x0]
  41612c:	ldrb	w0, [x0]
  416130:	and	x0, x0, #0xff
  416134:	lsl	x0, x0, #1
  416138:	add	x0, x1, x0
  41613c:	ldrh	w0, [x0]
  416140:	and	w0, w0, #0x8
  416144:	cmp	w0, #0x0
  416148:	b.eq	4160f4 <argp_usage@@Base+0x2198>  // b.none
  41614c:	ldr	w0, [sp, #44]
  416150:	ldp	x29, x30, [sp], #48
  416154:	ret
  416158:	stp	x29, x30, [sp, #-112]!
  41615c:	mov	x29, sp
  416160:	str	x19, [sp, #16]
  416164:	str	x0, [sp, #40]
  416168:	str	x1, [sp, #32]
  41616c:	ldr	x0, [sp, #40]
  416170:	ldr	w0, [x0, #24]
  416174:	str	w0, [sp, #100]
  416178:	ldr	x0, [sp, #32]
  41617c:	ldr	w0, [x0, #24]
  416180:	str	w0, [sp, #96]
  416184:	ldr	x0, [sp, #40]
  416188:	ldr	x1, [x0, #32]
  41618c:	ldr	x0, [sp, #32]
  416190:	ldr	x0, [x0, #32]
  416194:	cmp	x1, x0
  416198:	b.eq	41625c <argp_usage@@Base+0x2300>  // b.none
  41619c:	ldr	x0, [sp, #40]
  4161a0:	ldr	x0, [x0, #32]
  4161a4:	cmp	x0, #0x0
  4161a8:	b.ne	4161d0 <argp_usage@@Base+0x2274>  // b.any
  4161ac:	ldr	x0, [sp, #32]
  4161b0:	ldr	x0, [x0, #32]
  4161b4:	bl	415fe0 <argp_usage@@Base+0x2084>
  4161b8:	ldr	w0, [x0, #12]
  4161bc:	mov	w2, #0xffffffff            	// #-1
  4161c0:	mov	w1, w0
  4161c4:	ldr	w0, [sp, #100]
  4161c8:	bl	415e94 <argp_usage@@Base+0x1f38>
  4161cc:	b	4164b8 <argp_usage@@Base+0x255c>
  4161d0:	ldr	x0, [sp, #32]
  4161d4:	ldr	x0, [x0, #32]
  4161d8:	cmp	x0, #0x0
  4161dc:	b.ne	416200 <argp_usage@@Base+0x22a4>  // b.any
  4161e0:	ldr	x0, [sp, #40]
  4161e4:	ldr	x0, [x0, #32]
  4161e8:	bl	415fe0 <argp_usage@@Base+0x2084>
  4161ec:	ldr	w0, [x0, #12]
  4161f0:	mov	w2, #0x1                   	// #1
  4161f4:	ldr	w1, [sp, #96]
  4161f8:	bl	415e94 <argp_usage@@Base+0x1f38>
  4161fc:	b	4164b8 <argp_usage@@Base+0x255c>
  416200:	ldr	x0, [sp, #40]
  416204:	ldr	x2, [x0, #32]
  416208:	ldr	x0, [sp, #32]
  41620c:	ldr	x0, [x0, #32]
  416210:	mov	x1, x0
  416214:	mov	x0, x2
  416218:	bl	415f10 <argp_usage@@Base+0x1fb4>
  41621c:	str	w0, [sp, #84]
  416220:	ldr	w0, [sp, #84]
  416224:	cmp	w0, #0x0
  416228:	b.ne	416254 <argp_usage@@Base+0x22f8>  // b.any
  41622c:	ldr	x0, [sp, #40]
  416230:	ldr	w1, [x0, #48]
  416234:	ldr	x0, [sp, #32]
  416238:	ldr	w0, [x0, #48]
  41623c:	cmp	w1, w0
  416240:	b.cs	41624c <argp_usage@@Base+0x22f0>  // b.hs, b.nlast
  416244:	mov	w0, #0xffffffff            	// #-1
  416248:	b	4164b8 <argp_usage@@Base+0x255c>
  41624c:	mov	w0, #0x1                   	// #1
  416250:	b	4164b8 <argp_usage@@Base+0x255c>
  416254:	ldr	w0, [sp, #84]
  416258:	b	4164b8 <argp_usage@@Base+0x255c>
  41625c:	ldr	w1, [sp, #100]
  416260:	ldr	w0, [sp, #96]
  416264:	cmp	w1, w0
  416268:	b.ne	416484 <argp_usage@@Base+0x2528>  // b.any
  41626c:	ldr	x0, [sp, #40]
  416270:	bl	415cb4 <argp_usage@@Base+0x1d58>
  416274:	and	w0, w0, #0xff
  416278:	str	w0, [sp, #92]
  41627c:	ldr	x0, [sp, #32]
  416280:	bl	415cb4 <argp_usage@@Base+0x1d58>
  416284:	and	w0, w0, #0xff
  416288:	str	w0, [sp, #88]
  41628c:	ldr	x0, [sp, #40]
  416290:	ldr	x0, [x0]
  416294:	ldr	w0, [x0, #24]
  416298:	and	w0, w0, #0x8
  41629c:	str	w0, [sp, #108]
  4162a0:	ldr	x0, [sp, #32]
  4162a4:	ldr	x0, [x0]
  4162a8:	ldr	w0, [x0, #24]
  4162ac:	and	w0, w0, #0x8
  4162b0:	str	w0, [sp, #104]
  4162b4:	ldr	x0, [sp, #40]
  4162b8:	bl	415cf0 <argp_usage@@Base+0x1d94>
  4162bc:	str	x0, [sp, #64]
  4162c0:	ldr	x0, [sp, #32]
  4162c4:	bl	415cf0 <argp_usage@@Base+0x1d94>
  4162c8:	str	x0, [sp, #56]
  4162cc:	ldr	w0, [sp, #108]
  4162d0:	cmp	w0, #0x0
  4162d4:	b.eq	4162e4 <argp_usage@@Base+0x2388>  // b.none
  4162d8:	add	x0, sp, #0x40
  4162dc:	bl	416068 <argp_usage@@Base+0x210c>
  4162e0:	str	w0, [sp, #108]
  4162e4:	ldr	w0, [sp, #104]
  4162e8:	cmp	w0, #0x0
  4162ec:	b.eq	4162fc <argp_usage@@Base+0x23a0>  // b.none
  4162f0:	add	x0, sp, #0x38
  4162f4:	bl	416068 <argp_usage@@Base+0x210c>
  4162f8:	str	w0, [sp, #104]
  4162fc:	ldr	w1, [sp, #108]
  416300:	ldr	w0, [sp, #104]
  416304:	cmp	w1, w0
  416308:	b.eq	41631c <argp_usage@@Base+0x23c0>  // b.none
  41630c:	ldr	w1, [sp, #108]
  416310:	ldr	w0, [sp, #104]
  416314:	sub	w0, w1, w0
  416318:	b	4164b8 <argp_usage@@Base+0x255c>
  41631c:	ldr	w0, [sp, #92]
  416320:	cmp	w0, #0x0
  416324:	b.ne	416398 <argp_usage@@Base+0x243c>  // b.any
  416328:	ldr	w0, [sp, #88]
  41632c:	cmp	w0, #0x0
  416330:	b.ne	416398 <argp_usage@@Base+0x243c>  // b.any
  416334:	ldr	x0, [sp, #64]
  416338:	cmp	x0, #0x0
  41633c:	b.eq	416398 <argp_usage@@Base+0x243c>  // b.none
  416340:	ldr	x0, [sp, #56]
  416344:	cmp	x0, #0x0
  416348:	b.eq	416398 <argp_usage@@Base+0x243c>  // b.none
  41634c:	ldr	x0, [sp, #64]
  416350:	ldr	x1, [sp, #56]
  416354:	bl	402530 <strcasecmp@plt>
  416358:	str	w0, [sp, #84]
  41635c:	ldr	w0, [sp, #84]
  416360:	cmp	w0, #0x0
  416364:	b.ne	416390 <argp_usage@@Base+0x2434>  // b.any
  416368:	ldr	x0, [sp, #40]
  41636c:	ldr	w1, [x0, #48]
  416370:	ldr	x0, [sp, #32]
  416374:	ldr	w0, [x0, #48]
  416378:	cmp	w1, w0
  41637c:	b.cs	416388 <argp_usage@@Base+0x242c>  // b.hs, b.nlast
  416380:	mov	w0, #0xffffffff            	// #-1
  416384:	b	4164b8 <argp_usage@@Base+0x255c>
  416388:	mov	w0, #0x1                   	// #1
  41638c:	b	4164b8 <argp_usage@@Base+0x255c>
  416390:	ldr	w0, [sp, #84]
  416394:	b	4164b8 <argp_usage@@Base+0x255c>
  416398:	ldr	w0, [sp, #92]
  41639c:	cmp	w0, #0x0
  4163a0:	b.ne	4163c4 <argp_usage@@Base+0x2468>  // b.any
  4163a4:	ldr	x0, [sp, #64]
  4163a8:	cmp	x0, #0x0
  4163ac:	b.eq	4163bc <argp_usage@@Base+0x2460>  // b.none
  4163b0:	ldr	x0, [sp, #64]
  4163b4:	ldrb	w0, [x0]
  4163b8:	b	4163cc <argp_usage@@Base+0x2470>
  4163bc:	mov	w0, #0x0                   	// #0
  4163c0:	b	4163cc <argp_usage@@Base+0x2470>
  4163c4:	ldr	w0, [sp, #92]
  4163c8:	and	w0, w0, #0xff
  4163cc:	strb	w0, [sp, #83]
  4163d0:	ldr	w0, [sp, #88]
  4163d4:	cmp	w0, #0x0
  4163d8:	b.ne	4163fc <argp_usage@@Base+0x24a0>  // b.any
  4163dc:	ldr	x0, [sp, #56]
  4163e0:	cmp	x0, #0x0
  4163e4:	b.eq	4163f4 <argp_usage@@Base+0x2498>  // b.none
  4163e8:	ldr	x0, [sp, #56]
  4163ec:	ldrb	w0, [x0]
  4163f0:	b	416404 <argp_usage@@Base+0x24a8>
  4163f4:	mov	w0, #0x0                   	// #0
  4163f8:	b	416404 <argp_usage@@Base+0x24a8>
  4163fc:	ldr	w0, [sp, #88]
  416400:	and	w0, w0, #0xff
  416404:	strb	w0, [sp, #82]
  416408:	ldrb	w0, [sp, #83]
  41640c:	bl	402830 <tolower@plt>
  416410:	mov	w19, w0
  416414:	ldrb	w0, [sp, #82]
  416418:	bl	402830 <tolower@plt>
  41641c:	sub	w0, w19, w0
  416420:	str	w0, [sp, #76]
  416424:	ldr	w0, [sp, #76]
  416428:	cmp	w0, #0x0
  41642c:	b.ne	41647c <argp_usage@@Base+0x2520>  // b.any
  416430:	ldrb	w1, [sp, #82]
  416434:	ldrb	w0, [sp, #83]
  416438:	sub	w0, w1, w0
  41643c:	str	w0, [sp, #84]
  416440:	ldr	w0, [sp, #84]
  416444:	cmp	w0, #0x0
  416448:	b.ne	416474 <argp_usage@@Base+0x2518>  // b.any
  41644c:	ldr	x0, [sp, #40]
  416450:	ldr	w1, [x0, #48]
  416454:	ldr	x0, [sp, #32]
  416458:	ldr	w0, [x0, #48]
  41645c:	cmp	w1, w0
  416460:	b.cs	41646c <argp_usage@@Base+0x2510>  // b.hs, b.nlast
  416464:	mov	w0, #0xffffffff            	// #-1
  416468:	b	4164b8 <argp_usage@@Base+0x255c>
  41646c:	mov	w0, #0x1                   	// #1
  416470:	b	4164b8 <argp_usage@@Base+0x255c>
  416474:	ldr	w0, [sp, #84]
  416478:	b	4164b8 <argp_usage@@Base+0x255c>
  41647c:	ldr	w0, [sp, #76]
  416480:	b	4164b8 <argp_usage@@Base+0x255c>
  416484:	ldr	x0, [sp, #40]
  416488:	ldr	w1, [x0, #48]
  41648c:	ldr	x0, [sp, #32]
  416490:	ldr	w0, [x0, #48]
  416494:	cmp	w1, w0
  416498:	b.cs	4164a4 <argp_usage@@Base+0x2548>  // b.hs, b.nlast
  41649c:	mov	w0, #0xffffffff            	// #-1
  4164a0:	b	4164a8 <argp_usage@@Base+0x254c>
  4164a4:	mov	w0, #0x1                   	// #1
  4164a8:	mov	w2, w0
  4164ac:	ldr	w1, [sp, #96]
  4164b0:	ldr	w0, [sp, #100]
  4164b4:	bl	415e94 <argp_usage@@Base+0x1f38>
  4164b8:	ldr	x19, [sp, #16]
  4164bc:	ldp	x29, x30, [sp], #112
  4164c0:	ret
  4164c4:	stp	x29, x30, [sp, #-32]!
  4164c8:	mov	x29, sp
  4164cc:	str	x0, [sp, #24]
  4164d0:	str	x1, [sp, #16]
  4164d4:	ldr	x1, [sp, #16]
  4164d8:	ldr	x0, [sp, #24]
  4164dc:	bl	416158 <argp_usage@@Base+0x21fc>
  4164e0:	ldp	x29, x30, [sp], #32
  4164e4:	ret
  4164e8:	stp	x29, x30, [sp, #-48]!
  4164ec:	mov	x29, sp
  4164f0:	str	x0, [sp, #24]
  4164f4:	ldr	x0, [sp, #24]
  4164f8:	ldr	w0, [x0, #8]
  4164fc:	cmp	w0, #0x0
  416500:	b.eq	416578 <argp_usage@@Base+0x261c>  // b.none
  416504:	str	wzr, [sp, #44]
  416508:	ldr	x0, [sp, #24]
  41650c:	ldr	x0, [x0]
  416510:	str	x0, [sp, #32]
  416514:	b	41653c <argp_usage@@Base+0x25e0>
  416518:	ldr	x0, [sp, #32]
  41651c:	ldr	w1, [sp, #44]
  416520:	str	w1, [x0, #48]
  416524:	ldr	w0, [sp, #44]
  416528:	add	w0, w0, #0x1
  41652c:	str	w0, [sp, #44]
  416530:	ldr	x0, [sp, #32]
  416534:	add	x0, x0, #0x38
  416538:	str	x0, [sp, #32]
  41653c:	ldr	x0, [sp, #24]
  416540:	ldr	w0, [x0, #8]
  416544:	ldr	w1, [sp, #44]
  416548:	cmp	w1, w0
  41654c:	b.cc	416518 <argp_usage@@Base+0x25bc>  // b.lo, b.ul, b.last
  416550:	ldr	x0, [sp, #24]
  416554:	ldr	x4, [x0]
  416558:	ldr	x0, [sp, #24]
  41655c:	ldr	w0, [x0, #8]
  416560:	mov	w1, w0
  416564:	adrp	x0, 416000 <argp_usage@@Base+0x20a4>
  416568:	add	x3, x0, #0x4c4
  41656c:	mov	x2, #0x38                  	// #56
  416570:	mov	x0, x4
  416574:	bl	4023c0 <qsort@plt>
  416578:	nop
  41657c:	ldp	x29, x30, [sp], #48
  416580:	ret
  416584:	stp	x29, x30, [sp, #-144]!
  416588:	mov	x29, sp
  41658c:	str	x19, [sp, #16]
  416590:	str	x0, [sp, #40]
  416594:	str	x1, [sp, #32]
  416598:	ldr	x0, [sp, #40]
  41659c:	add	x0, x0, #0x18
  4165a0:	str	x0, [sp, #136]
  4165a4:	b	4165b8 <argp_usage@@Base+0x265c>
  4165a8:	ldr	x0, [sp, #136]
  4165ac:	ldr	x0, [x0]
  4165b0:	add	x0, x0, #0x28
  4165b4:	str	x0, [sp, #136]
  4165b8:	ldr	x0, [sp, #136]
  4165bc:	ldr	x0, [x0]
  4165c0:	cmp	x0, #0x0
  4165c4:	b.ne	4165a8 <argp_usage@@Base+0x264c>  // b.any
  4165c8:	ldr	x0, [sp, #32]
  4165cc:	ldr	x1, [x0, #24]
  4165d0:	ldr	x0, [sp, #136]
  4165d4:	str	x1, [x0]
  4165d8:	ldr	x0, [sp, #32]
  4165dc:	str	xzr, [x0, #24]
  4165e0:	ldr	x0, [sp, #32]
  4165e4:	ldr	w0, [x0, #8]
  4165e8:	cmp	w0, #0x0
  4165ec:	b.eq	416924 <argp_usage@@Base+0x29c8>  // b.none
  4165f0:	ldr	x0, [sp, #40]
  4165f4:	ldr	w0, [x0, #8]
  4165f8:	cmp	w0, #0x0
  4165fc:	b.ne	41663c <argp_usage@@Base+0x26e0>  // b.any
  416600:	ldr	x0, [sp, #32]
  416604:	ldr	w1, [x0, #8]
  416608:	ldr	x0, [sp, #40]
  41660c:	str	w1, [x0, #8]
  416610:	ldr	x0, [sp, #32]
  416614:	ldr	x1, [x0]
  416618:	ldr	x0, [sp, #40]
  41661c:	str	x1, [x0]
  416620:	ldr	x0, [sp, #32]
  416624:	ldr	x1, [x0, #16]
  416628:	ldr	x0, [sp, #40]
  41662c:	str	x1, [x0, #16]
  416630:	ldr	x0, [sp, #32]
  416634:	str	wzr, [x0, #8]
  416638:	b	416924 <argp_usage@@Base+0x29c8>
  41663c:	ldr	x0, [sp, #40]
  416640:	ldr	w1, [x0, #8]
  416644:	ldr	x0, [sp, #32]
  416648:	ldr	w0, [x0, #8]
  41664c:	add	w0, w1, w0
  416650:	str	w0, [sp, #84]
  416654:	ldr	w1, [sp, #84]
  416658:	mov	x0, x1
  41665c:	lsl	x0, x0, #3
  416660:	sub	x0, x0, x1
  416664:	lsl	x0, x0, #3
  416668:	bl	402450 <malloc@plt>
  41666c:	str	x0, [sp, #72]
  416670:	ldr	x0, [sp, #40]
  416674:	ldr	x0, [x0, #16]
  416678:	bl	4022c0 <strlen@plt>
  41667c:	str	w0, [sp, #68]
  416680:	ldr	w19, [sp, #68]
  416684:	ldr	x0, [sp, #32]
  416688:	ldr	x0, [x0, #16]
  41668c:	bl	4022c0 <strlen@plt>
  416690:	add	x0, x19, x0
  416694:	add	x0, x0, #0x1
  416698:	bl	402450 <malloc@plt>
  41669c:	str	x0, [sp, #56]
  4166a0:	ldr	x0, [sp, #72]
  4166a4:	cmp	x0, #0x0
  4166a8:	b.eq	4166b8 <argp_usage@@Base+0x275c>  // b.none
  4166ac:	ldr	x0, [sp, #56]
  4166b0:	cmp	x0, #0x0
  4166b4:	b.ne	4166d8 <argp_usage@@Base+0x277c>  // b.any
  4166b8:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4166bc:	add	x3, x0, #0x3f0
  4166c0:	mov	w2, #0x372                 	// #882
  4166c4:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4166c8:	add	x1, x0, #0x1d0
  4166cc:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4166d0:	add	x0, x0, #0x220
  4166d4:	bl	402810 <__assert_fail@plt>
  4166d8:	ldr	x0, [sp, #40]
  4166dc:	ldr	x3, [x0]
  4166e0:	ldr	x0, [sp, #40]
  4166e4:	ldr	w0, [x0, #8]
  4166e8:	mov	w1, w0
  4166ec:	mov	x0, x1
  4166f0:	lsl	x0, x0, #3
  4166f4:	sub	x0, x0, x1
  4166f8:	lsl	x0, x0, #3
  4166fc:	mov	x2, x0
  416700:	mov	x1, x3
  416704:	ldr	x0, [sp, #72]
  416708:	bl	402650 <mempcpy@plt>
  41670c:	mov	x4, x0
  416710:	ldr	x0, [sp, #32]
  416714:	ldr	x3, [x0]
  416718:	ldr	x0, [sp, #32]
  41671c:	ldr	w0, [x0, #8]
  416720:	mov	w1, w0
  416724:	mov	x0, x1
  416728:	lsl	x0, x0, #3
  41672c:	sub	x0, x0, x1
  416730:	lsl	x0, x0, #3
  416734:	mov	x2, x0
  416738:	mov	x1, x3
  41673c:	mov	x0, x4
  416740:	bl	402650 <mempcpy@plt>
  416744:	ldr	x0, [sp, #40]
  416748:	ldr	x0, [x0, #16]
  41674c:	ldr	w1, [sp, #68]
  416750:	mov	x2, x1
  416754:	mov	x1, x0
  416758:	ldr	x0, [sp, #56]
  41675c:	bl	402650 <mempcpy@plt>
  416760:	ldr	x0, [sp, #72]
  416764:	str	x0, [sp, #104]
  416768:	ldr	x0, [sp, #40]
  41676c:	ldr	w0, [x0, #8]
  416770:	str	w0, [sp, #132]
  416774:	b	4167b8 <argp_usage@@Base+0x285c>
  416778:	ldr	x0, [sp, #104]
  41677c:	ldr	x1, [x0, #16]
  416780:	ldr	x0, [sp, #40]
  416784:	ldr	x0, [x0, #16]
  416788:	sub	x0, x1, x0
  41678c:	mov	x1, x0
  416790:	ldr	x0, [sp, #56]
  416794:	add	x1, x0, x1
  416798:	ldr	x0, [sp, #104]
  41679c:	str	x1, [x0, #16]
  4167a0:	ldr	x0, [sp, #104]
  4167a4:	add	x0, x0, #0x38
  4167a8:	str	x0, [sp, #104]
  4167ac:	ldr	w0, [sp, #132]
  4167b0:	sub	w0, w0, #0x1
  4167b4:	str	w0, [sp, #132]
  4167b8:	ldr	w0, [sp, #132]
  4167bc:	cmp	w0, #0x0
  4167c0:	b.ne	416778 <argp_usage@@Base+0x281c>  // b.any
  4167c4:	ldr	w0, [sp, #68]
  4167c8:	ldr	x1, [sp, #56]
  4167cc:	add	x0, x1, x0
  4167d0:	str	x0, [sp, #120]
  4167d4:	ldr	x0, [sp, #32]
  4167d8:	ldr	x0, [x0, #16]
  4167dc:	str	x0, [sp, #112]
  4167e0:	ldr	x0, [sp, #32]
  4167e4:	ldr	w0, [x0, #8]
  4167e8:	str	w0, [sp, #132]
  4167ec:	b	4168d4 <argp_usage@@Base+0x2978>
  4167f0:	ldr	x0, [sp, #104]
  4167f4:	ldr	x1, [sp, #120]
  4167f8:	str	x1, [x0, #16]
  4167fc:	ldr	x0, [sp, #104]
  416800:	ldr	w0, [x0, #8]
  416804:	str	w0, [sp, #100]
  416808:	ldr	x0, [sp, #104]
  41680c:	ldr	x0, [x0]
  416810:	str	x0, [sp, #88]
  416814:	b	4168b0 <argp_usage@@Base+0x2954>
  416818:	ldr	x0, [sp, #112]
  41681c:	ldrb	w0, [x0]
  416820:	str	w0, [sp, #52]
  416824:	ldr	x0, [sp, #88]
  416828:	bl	413f90 <argp_usage@@Base+0x34>
  41682c:	cmp	w0, #0x0
  416830:	b.eq	416898 <argp_usage@@Base+0x293c>  // b.none
  416834:	ldr	x0, [sp, #88]
  416838:	ldr	w0, [x0, #8]
  41683c:	ldr	w1, [sp, #52]
  416840:	cmp	w1, w0
  416844:	b.ne	416898 <argp_usage@@Base+0x293c>  // b.any
  416848:	ldr	w0, [sp, #52]
  41684c:	and	w3, w0, #0xff
  416850:	ldr	w0, [sp, #68]
  416854:	ldr	x1, [sp, #56]
  416858:	add	x0, x1, x0
  41685c:	mov	x2, x0
  416860:	ldr	x1, [sp, #56]
  416864:	mov	w0, w3
  416868:	bl	4156a8 <argp_usage@@Base+0x174c>
  41686c:	cmp	w0, #0x0
  416870:	b.ne	41688c <argp_usage@@Base+0x2930>  // b.any
  416874:	ldr	x0, [sp, #120]
  416878:	add	x1, x0, #0x1
  41687c:	str	x1, [sp, #120]
  416880:	ldr	w1, [sp, #52]
  416884:	and	w1, w1, #0xff
  416888:	strb	w1, [x0]
  41688c:	ldr	x0, [sp, #112]
  416890:	add	x0, x0, #0x1
  416894:	str	x0, [sp, #112]
  416898:	ldr	x0, [sp, #88]
  41689c:	add	x0, x0, #0x30
  4168a0:	str	x0, [sp, #88]
  4168a4:	ldr	w0, [sp, #100]
  4168a8:	sub	w0, w0, #0x1
  4168ac:	str	w0, [sp, #100]
  4168b0:	ldr	w0, [sp, #100]
  4168b4:	cmp	w0, #0x0
  4168b8:	b.ne	416818 <argp_usage@@Base+0x28bc>  // b.any
  4168bc:	ldr	x0, [sp, #104]
  4168c0:	add	x0, x0, #0x38
  4168c4:	str	x0, [sp, #104]
  4168c8:	ldr	w0, [sp, #132]
  4168cc:	sub	w0, w0, #0x1
  4168d0:	str	w0, [sp, #132]
  4168d4:	ldr	w0, [sp, #132]
  4168d8:	cmp	w0, #0x0
  4168dc:	b.ne	4167f0 <argp_usage@@Base+0x2894>  // b.any
  4168e0:	ldr	x0, [sp, #120]
  4168e4:	strb	wzr, [x0]
  4168e8:	ldr	x0, [sp, #40]
  4168ec:	ldr	x0, [x0]
  4168f0:	bl	402640 <free@plt>
  4168f4:	ldr	x0, [sp, #40]
  4168f8:	ldr	x0, [x0, #16]
  4168fc:	bl	402640 <free@plt>
  416900:	ldr	x0, [sp, #40]
  416904:	ldr	x1, [sp, #72]
  416908:	str	x1, [x0]
  41690c:	ldr	x0, [sp, #40]
  416910:	ldr	w1, [sp, #84]
  416914:	str	w1, [x0, #8]
  416918:	ldr	x0, [sp, #40]
  41691c:	ldr	x1, [sp, #56]
  416920:	str	x1, [x0, #16]
  416924:	ldr	x0, [sp, #32]
  416928:	bl	415ae8 <argp_usage@@Base+0x1b8c>
  41692c:	nop
  416930:	ldr	x19, [sp, #16]
  416934:	ldp	x29, x30, [sp], #144
  416938:	ret
  41693c:	stp	x29, x30, [sp, #-48]!
  416940:	mov	x29, sp
  416944:	str	x0, [sp, #24]
  416948:	str	w1, [sp, #20]
  41694c:	ldr	x0, [sp, #24]
  416950:	bl	41b614 <argp_failure@@Base+0x2dc4>
  416954:	mov	w1, w0
  416958:	ldr	w0, [sp, #20]
  41695c:	sub	w0, w0, w1
  416960:	str	w0, [sp, #44]
  416964:	b	416974 <argp_usage@@Base+0x2a18>
  416968:	mov	w1, #0x20                  	// #32
  41696c:	ldr	x0, [sp, #24]
  416970:	bl	41b478 <argp_failure@@Base+0x2c28>
  416974:	ldr	w0, [sp, #44]
  416978:	sub	w1, w0, #0x1
  41697c:	str	w1, [sp, #44]
  416980:	cmp	w0, #0x0
  416984:	b.gt	416968 <argp_usage@@Base+0x2a0c>
  416988:	nop
  41698c:	nop
  416990:	ldp	x29, x30, [sp], #48
  416994:	ret
  416998:	stp	x29, x30, [sp, #-32]!
  41699c:	mov	x29, sp
  4169a0:	str	x0, [sp, #24]
  4169a4:	str	x1, [sp, #16]
  4169a8:	ldr	x0, [sp, #24]
  4169ac:	bl	41b614 <argp_failure@@Base+0x2dc4>
  4169b0:	mov	x1, x0
  4169b4:	ldr	x0, [sp, #16]
  4169b8:	add	x1, x1, x0
  4169bc:	ldr	x0, [sp, #24]
  4169c0:	ldr	x0, [x0, #16]
  4169c4:	cmp	x1, x0
  4169c8:	b.cc	4169dc <argp_usage@@Base+0x2a80>  // b.lo, b.ul, b.last
  4169cc:	mov	w1, #0xa                   	// #10
  4169d0:	ldr	x0, [sp, #24]
  4169d4:	bl	41b478 <argp_failure@@Base+0x2c28>
  4169d8:	b	4169e8 <argp_usage@@Base+0x2a8c>
  4169dc:	mov	w1, #0x20                  	// #32
  4169e0:	ldr	x0, [sp, #24]
  4169e4:	bl	41b478 <argp_failure@@Base+0x2c28>
  4169e8:	nop
  4169ec:	ldp	x29, x30, [sp], #32
  4169f0:	ret
  4169f4:	stp	x29, x30, [sp, #-64]!
  4169f8:	mov	x29, sp
  4169fc:	str	x0, [sp, #56]
  416a00:	str	x1, [sp, #48]
  416a04:	str	x2, [sp, #40]
  416a08:	str	x3, [sp, #32]
  416a0c:	str	x4, [sp, #24]
  416a10:	ldr	x0, [sp, #56]
  416a14:	ldr	x0, [x0, #16]
  416a18:	cmp	x0, #0x0
  416a1c:	b.eq	416a68 <argp_usage@@Base+0x2b0c>  // b.none
  416a20:	ldr	x0, [sp, #56]
  416a24:	ldr	w0, [x0, #24]
  416a28:	and	w0, w0, #0x1
  416a2c:	cmp	w0, #0x0
  416a30:	b.eq	416a50 <argp_usage@@Base+0x2af4>  // b.none
  416a34:	ldr	x0, [sp, #56]
  416a38:	ldr	x0, [x0, #16]
  416a3c:	mov	x2, x0
  416a40:	ldr	x1, [sp, #40]
  416a44:	ldr	x0, [sp, #24]
  416a48:	bl	41b24c <argp_failure@@Base+0x29fc>
  416a4c:	b	416a68 <argp_usage@@Base+0x2b0c>
  416a50:	ldr	x0, [sp, #56]
  416a54:	ldr	x0, [x0, #16]
  416a58:	mov	x2, x0
  416a5c:	ldr	x1, [sp, #48]
  416a60:	ldr	x0, [sp, #24]
  416a64:	bl	41b24c <argp_failure@@Base+0x29fc>
  416a68:	nop
  416a6c:	ldp	x29, x30, [sp], #64
  416a70:	ret
  416a74:	stp	x29, x30, [sp, #-64]!
  416a78:	mov	x29, sp
  416a7c:	str	x0, [sp, #40]
  416a80:	str	w1, [sp, #36]
  416a84:	str	x2, [sp, #24]
  416a88:	str	x3, [sp, #16]
  416a8c:	ldr	x0, [sp, #24]
  416a90:	ldr	x0, [x0, #40]
  416a94:	cmp	x0, #0x0
  416a98:	b.eq	416ac8 <argp_usage@@Base+0x2b6c>  // b.none
  416a9c:	ldr	x1, [sp, #16]
  416aa0:	ldr	x0, [sp, #24]
  416aa4:	bl	413edc <argp_parse@@Base+0x1fc>
  416aa8:	str	x0, [sp, #56]
  416aac:	ldr	x0, [sp, #24]
  416ab0:	ldr	x3, [x0, #40]
  416ab4:	ldr	x2, [sp, #56]
  416ab8:	ldr	x1, [sp, #40]
  416abc:	ldr	w0, [sp, #36]
  416ac0:	blr	x3
  416ac4:	b	416acc <argp_usage@@Base+0x2b70>
  416ac8:	ldr	x0, [sp, #40]
  416acc:	ldp	x29, x30, [sp], #64
  416ad0:	ret
  416ad4:	stp	x29, x30, [sp, #-64]!
  416ad8:	mov	x29, sp
  416adc:	str	x0, [sp, #40]
  416ae0:	str	x1, [sp, #32]
  416ae4:	str	x2, [sp, #24]
  416ae8:	ldr	x0, [sp, #40]
  416aec:	str	x0, [sp, #56]
  416af0:	ldr	x0, [sp, #24]
  416af4:	ldr	x0, [x0, #32]
  416af8:	mov	x3, x0
  416afc:	ldr	x2, [sp, #32]
  416b00:	mov	w1, #0x3                   	// #3
  416b04:	movk	w1, #0x200, lsl #16
  416b08:	ldr	x0, [sp, #56]
  416b0c:	bl	416a74 <argp_usage@@Base+0x2b18>
  416b10:	str	x0, [sp, #48]
  416b14:	ldr	x0, [sp, #48]
  416b18:	cmp	x0, #0x0
  416b1c:	b.eq	416bfc <argp_usage@@Base+0x2ca0>  // b.none
  416b20:	ldr	x0, [sp, #48]
  416b24:	ldrb	w0, [x0]
  416b28:	cmp	w0, #0x0
  416b2c:	b.eq	416bec <argp_usage@@Base+0x2c90>  // b.none
  416b30:	ldr	x0, [sp, #24]
  416b34:	ldr	x0, [x0, #16]
  416b38:	ldr	x0, [x0]
  416b3c:	cmp	x0, #0x0
  416b40:	b.eq	416b54 <argp_usage@@Base+0x2bf8>  // b.none
  416b44:	ldr	x0, [sp, #24]
  416b48:	ldr	x0, [x0, #8]
  416b4c:	mov	w1, #0xa                   	// #10
  416b50:	bl	41b478 <argp_failure@@Base+0x2c28>
  416b54:	ldr	x0, [sp, #24]
  416b58:	ldr	x2, [x0, #8]
  416b5c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416b60:	add	x0, x0, #0xfb8
  416b64:	ldr	w0, [x0, #24]
  416b68:	mov	w1, w0
  416b6c:	mov	x0, x2
  416b70:	bl	41693c <argp_usage@@Base+0x29e0>
  416b74:	ldr	x0, [sp, #24]
  416b78:	ldr	x2, [x0, #8]
  416b7c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416b80:	add	x0, x0, #0xfb8
  416b84:	ldr	w0, [x0, #24]
  416b88:	sxtw	x0, w0
  416b8c:	mov	x1, x0
  416b90:	mov	x0, x2
  416b94:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  416b98:	ldr	x0, [sp, #24]
  416b9c:	ldr	x2, [x0, #8]
  416ba0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416ba4:	add	x0, x0, #0xfb8
  416ba8:	ldr	w0, [x0, #24]
  416bac:	sxtw	x0, w0
  416bb0:	mov	x1, x0
  416bb4:	mov	x0, x2
  416bb8:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  416bbc:	ldr	x0, [sp, #24]
  416bc0:	ldr	x0, [x0, #8]
  416bc4:	ldr	x1, [sp, #48]
  416bc8:	bl	41b410 <argp_failure@@Base+0x2bc0>
  416bcc:	ldr	x0, [sp, #24]
  416bd0:	ldr	x0, [x0, #8]
  416bd4:	mov	x1, #0x0                   	// #0
  416bd8:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  416bdc:	ldr	x0, [sp, #24]
  416be0:	ldr	x0, [x0, #8]
  416be4:	mov	w1, #0xa                   	// #10
  416be8:	bl	41b478 <argp_failure@@Base+0x2c28>
  416bec:	ldr	x0, [sp, #24]
  416bf0:	ldr	x0, [x0, #16]
  416bf4:	mov	w1, #0x1                   	// #1
  416bf8:	str	w1, [x0, #8]
  416bfc:	ldr	x1, [sp, #48]
  416c00:	ldr	x0, [sp, #56]
  416c04:	cmp	x1, x0
  416c08:	b.eq	416c14 <argp_usage@@Base+0x2cb8>  // b.none
  416c0c:	ldr	x0, [sp, #48]
  416c10:	bl	402640 <free@plt>
  416c14:	nop
  416c18:	ldp	x29, x30, [sp], #64
  416c1c:	ret
  416c20:	stp	x29, x30, [sp, #-64]!
  416c24:	mov	x29, sp
  416c28:	str	w0, [sp, #28]
  416c2c:	str	x1, [sp, #16]
  416c30:	ldr	x0, [sp, #16]
  416c34:	ldr	w0, [x0, #24]
  416c38:	cmp	w0, #0x0
  416c3c:	b.eq	416d60 <argp_usage@@Base+0x2e04>  // b.none
  416c40:	ldr	x0, [sp, #16]
  416c44:	ldr	x0, [x0, #16]
  416c48:	ldr	x0, [x0]
  416c4c:	str	x0, [sp, #56]
  416c50:	ldr	x0, [sp, #16]
  416c54:	ldr	x0, [x0]
  416c58:	ldr	x0, [x0, #32]
  416c5c:	str	x0, [sp, #48]
  416c60:	ldr	x0, [sp, #16]
  416c64:	ldr	x0, [x0, #16]
  416c68:	ldr	w0, [x0, #8]
  416c6c:	cmp	w0, #0x0
  416c70:	b.eq	416cac <argp_usage@@Base+0x2d50>  // b.none
  416c74:	ldr	x0, [sp, #56]
  416c78:	cmp	x0, #0x0
  416c7c:	b.eq	416cac <argp_usage@@Base+0x2d50>  // b.none
  416c80:	ldr	x0, [sp, #16]
  416c84:	ldr	x0, [x0]
  416c88:	ldr	w1, [x0, #24]
  416c8c:	ldr	x0, [sp, #56]
  416c90:	ldr	w0, [x0, #24]
  416c94:	cmp	w1, w0
  416c98:	b.eq	416cac <argp_usage@@Base+0x2d50>  // b.none
  416c9c:	ldr	x0, [sp, #16]
  416ca0:	ldr	x0, [x0, #8]
  416ca4:	mov	w1, #0xa                   	// #10
  416ca8:	bl	41b478 <argp_failure@@Base+0x2c28>
  416cac:	ldr	x0, [sp, #48]
  416cb0:	cmp	x0, #0x0
  416cb4:	b.eq	416d54 <argp_usage@@Base+0x2df8>  // b.none
  416cb8:	ldr	x0, [sp, #48]
  416cbc:	ldr	x0, [x0]
  416cc0:	cmp	x0, #0x0
  416cc4:	b.eq	416d54 <argp_usage@@Base+0x2df8>  // b.none
  416cc8:	ldr	x0, [sp, #48]
  416ccc:	ldr	x0, [x0]
  416cd0:	ldrb	w0, [x0]
  416cd4:	cmp	w0, #0x0
  416cd8:	b.eq	416d54 <argp_usage@@Base+0x2df8>  // b.none
  416cdc:	ldr	x0, [sp, #56]
  416ce0:	cmp	x0, #0x0
  416ce4:	b.eq	416d14 <argp_usage@@Base+0x2db8>  // b.none
  416ce8:	ldr	x0, [sp, #56]
  416cec:	ldr	x0, [x0, #32]
  416cf0:	ldr	x1, [sp, #48]
  416cf4:	cmp	x1, x0
  416cf8:	b.eq	416d54 <argp_usage@@Base+0x2df8>  // b.none
  416cfc:	ldr	x0, [sp, #56]
  416d00:	ldr	x0, [x0, #32]
  416d04:	ldr	x1, [sp, #48]
  416d08:	bl	416014 <argp_usage@@Base+0x20b8>
  416d0c:	cmp	w0, #0x0
  416d10:	b.ne	416d54 <argp_usage@@Base+0x2df8>  // b.any
  416d14:	ldr	x0, [sp, #16]
  416d18:	ldr	x0, [x0, #8]
  416d1c:	ldr	x0, [x0, #24]
  416d20:	str	w0, [sp, #44]
  416d24:	ldr	x0, [sp, #48]
  416d28:	ldr	x3, [x0]
  416d2c:	ldr	x0, [sp, #48]
  416d30:	ldr	x0, [x0, #24]
  416d34:	ldr	x2, [sp, #16]
  416d38:	mov	x1, x0
  416d3c:	mov	x0, x3
  416d40:	bl	416ad4 <argp_usage@@Base+0x2b78>
  416d44:	ldr	x0, [sp, #16]
  416d48:	ldr	x0, [x0, #8]
  416d4c:	ldrsw	x1, [sp, #44]
  416d50:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  416d54:	ldr	x0, [sp, #16]
  416d58:	str	wzr, [x0, #24]
  416d5c:	b	416d78 <argp_usage@@Base+0x2e1c>
  416d60:	ldr	x0, [sp, #16]
  416d64:	ldr	x2, [x0, #8]
  416d68:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  416d6c:	add	x1, x0, #0x240
  416d70:	mov	x0, x2
  416d74:	bl	41b410 <argp_failure@@Base+0x2bc0>
  416d78:	ldr	x0, [sp, #16]
  416d7c:	ldr	x0, [x0, #8]
  416d80:	ldr	w1, [sp, #28]
  416d84:	bl	41693c <argp_usage@@Base+0x29e0>
  416d88:	nop
  416d8c:	ldp	x29, x30, [sp], #64
  416d90:	ret
  416d94:	stp	x29, x30, [sp, #-176]!
  416d98:	mov	x29, sp
  416d9c:	str	x0, [sp, #40]
  416da0:	str	x1, [sp, #32]
  416da4:	str	x2, [sp, #24]
  416da8:	str	x3, [sp, #16]
  416dac:	ldr	x0, [sp, #40]
  416db0:	ldr	x0, [x0]
  416db4:	str	x0, [sp, #136]
  416db8:	ldr	x0, [sp, #40]
  416dbc:	ldr	x0, [x0, #16]
  416dc0:	str	x0, [sp, #152]
  416dc4:	str	wzr, [sp, #148]
  416dc8:	mov	x1, #0x0                   	// #0
  416dcc:	ldr	x0, [sp, #24]
  416dd0:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  416dd4:	str	w0, [sp, #132]
  416dd8:	ldr	x0, [sp, #24]
  416ddc:	ldr	x0, [x0, #24]
  416de0:	str	w0, [sp, #128]
  416de4:	ldr	x0, [sp, #40]
  416de8:	str	x0, [sp, #56]
  416dec:	ldr	x0, [sp, #24]
  416df0:	str	x0, [sp, #64]
  416df4:	ldr	x0, [sp, #16]
  416df8:	str	x0, [sp, #72]
  416dfc:	mov	w0, #0x1                   	// #1
  416e00:	str	w0, [sp, #80]
  416e04:	ldr	x0, [sp, #32]
  416e08:	str	x0, [sp, #88]
  416e0c:	ldr	x0, [sp, #136]
  416e10:	ldr	w0, [x0, #24]
  416e14:	and	w0, w0, #0x8
  416e18:	cmp	w0, #0x0
  416e1c:	b.ne	416e8c <argp_usage@@Base+0x2f30>  // b.any
  416e20:	ldr	x0, [sp, #136]
  416e24:	str	x0, [sp, #160]
  416e28:	ldr	x0, [sp, #40]
  416e2c:	ldr	w0, [x0, #8]
  416e30:	str	w0, [sp, #172]
  416e34:	b	416e80 <argp_usage@@Base+0x2f24>
  416e38:	ldr	x0, [sp, #160]
  416e3c:	ldr	x0, [x0]
  416e40:	cmp	x0, #0x0
  416e44:	b.eq	416e68 <argp_usage@@Base+0x2f0c>  // b.none
  416e48:	ldr	x0, [sp, #160]
  416e4c:	ldr	w0, [x0, #24]
  416e50:	and	w0, w0, #0x2
  416e54:	cmp	w0, #0x0
  416e58:	b.ne	416e68 <argp_usage@@Base+0x2f0c>  // b.any
  416e5c:	mov	w0, #0x1                   	// #1
  416e60:	str	w0, [sp, #148]
  416e64:	b	416e8c <argp_usage@@Base+0x2f30>
  416e68:	ldr	x0, [sp, #160]
  416e6c:	add	x0, x0, #0x30
  416e70:	str	x0, [sp, #160]
  416e74:	ldr	w0, [sp, #172]
  416e78:	sub	w0, w0, #0x1
  416e7c:	str	w0, [sp, #172]
  416e80:	ldr	w0, [sp, #172]
  416e84:	cmp	w0, #0x0
  416e88:	b.ne	416e38 <argp_usage@@Base+0x2edc>  // b.any
  416e8c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416e90:	add	x0, x0, #0xfb8
  416e94:	ldr	w0, [x0, #8]
  416e98:	sxtw	x0, w0
  416e9c:	mov	x1, x0
  416ea0:	ldr	x0, [sp, #24]
  416ea4:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  416ea8:	ldr	x0, [sp, #136]
  416eac:	str	x0, [sp, #160]
  416eb0:	ldr	x0, [sp, #40]
  416eb4:	ldr	w0, [x0, #8]
  416eb8:	str	w0, [sp, #172]
  416ebc:	b	416fcc <argp_usage@@Base+0x3070>
  416ec0:	ldr	x0, [sp, #160]
  416ec4:	bl	413f90 <argp_usage@@Base+0x34>
  416ec8:	cmp	w0, #0x0
  416ecc:	b.eq	416fb4 <argp_usage@@Base+0x3058>  // b.none
  416ed0:	ldr	x0, [sp, #160]
  416ed4:	ldr	w0, [x0, #8]
  416ed8:	ldr	x1, [sp, #152]
  416edc:	ldrb	w1, [x1]
  416ee0:	cmp	w0, w1
  416ee4:	b.ne	416fb4 <argp_usage@@Base+0x3058>  // b.any
  416ee8:	ldr	x0, [sp, #160]
  416eec:	ldr	w0, [x0, #24]
  416ef0:	and	w0, w0, #0x2
  416ef4:	cmp	w0, #0x0
  416ef8:	b.ne	416fa8 <argp_usage@@Base+0x304c>  // b.any
  416efc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416f00:	add	x0, x0, #0xfb8
  416f04:	ldr	w0, [x0, #8]
  416f08:	mov	w2, w0
  416f0c:	add	x0, sp, #0x38
  416f10:	mov	x1, x0
  416f14:	mov	w0, w2
  416f18:	bl	416c20 <argp_usage@@Base+0x2cc4>
  416f1c:	mov	w1, #0x2d                  	// #45
  416f20:	ldr	x0, [sp, #24]
  416f24:	bl	41b478 <argp_failure@@Base+0x2c28>
  416f28:	ldr	x0, [sp, #152]
  416f2c:	ldrb	w0, [x0]
  416f30:	mov	w1, w0
  416f34:	ldr	x0, [sp, #24]
  416f38:	bl	41b478 <argp_failure@@Base+0x2c28>
  416f3c:	ldr	w0, [sp, #148]
  416f40:	cmp	w0, #0x0
  416f44:	b.eq	416f5c <argp_usage@@Base+0x3000>  // b.none
  416f48:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416f4c:	add	x0, x0, #0xfb8
  416f50:	ldr	w0, [x0]
  416f54:	cmp	w0, #0x0
  416f58:	b.eq	416f8c <argp_usage@@Base+0x3030>  // b.none
  416f5c:	ldr	x0, [sp, #32]
  416f60:	ldr	x0, [x0]
  416f64:	ldr	x0, [x0, #48]
  416f68:	ldr	x4, [sp, #24]
  416f6c:	mov	x3, x0
  416f70:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  416f74:	add	x2, x0, #0x248
  416f78:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  416f7c:	add	x1, x0, #0x250
  416f80:	ldr	x0, [sp, #136]
  416f84:	bl	4169f4 <argp_usage@@Base+0x2a98>
  416f88:	b	416fa8 <argp_usage@@Base+0x304c>
  416f8c:	ldr	x0, [sp, #136]
  416f90:	ldr	x0, [x0, #16]
  416f94:	cmp	x0, #0x0
  416f98:	b.eq	416fa8 <argp_usage@@Base+0x304c>  // b.none
  416f9c:	ldr	x0, [sp, #16]
  416fa0:	mov	w1, #0x1                   	// #1
  416fa4:	str	w1, [x0, #12]
  416fa8:	ldr	x0, [sp, #152]
  416fac:	add	x0, x0, #0x1
  416fb0:	str	x0, [sp, #152]
  416fb4:	ldr	x0, [sp, #160]
  416fb8:	add	x0, x0, #0x30
  416fbc:	str	x0, [sp, #160]
  416fc0:	ldr	w0, [sp, #172]
  416fc4:	sub	w0, w0, #0x1
  416fc8:	str	w0, [sp, #172]
  416fcc:	ldr	w0, [sp, #172]
  416fd0:	cmp	w0, #0x0
  416fd4:	b.ne	416ec0 <argp_usage@@Base+0x2f64>  // b.any
  416fd8:	ldr	x0, [sp, #136]
  416fdc:	ldr	w0, [x0, #24]
  416fe0:	and	w0, w0, #0x8
  416fe4:	cmp	w0, #0x0
  416fe8:	b.eq	4170b4 <argp_usage@@Base+0x3158>  // b.none
  416fec:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  416ff0:	add	x0, x0, #0xfb8
  416ff4:	ldr	w0, [x0, #16]
  416ff8:	sxtw	x0, w0
  416ffc:	mov	x1, x0
  417000:	ldr	x0, [sp, #24]
  417004:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  417008:	ldr	x0, [sp, #136]
  41700c:	str	x0, [sp, #160]
  417010:	ldr	x0, [sp, #40]
  417014:	ldr	w0, [x0, #8]
  417018:	str	w0, [sp, #172]
  41701c:	b	4170a4 <argp_usage@@Base+0x3148>
  417020:	ldr	x0, [sp, #160]
  417024:	ldr	x0, [x0]
  417028:	cmp	x0, #0x0
  41702c:	b.eq	41708c <argp_usage@@Base+0x3130>  // b.none
  417030:	ldr	x0, [sp, #160]
  417034:	ldr	x0, [x0]
  417038:	ldrb	w0, [x0]
  41703c:	cmp	w0, #0x0
  417040:	b.eq	41708c <argp_usage@@Base+0x3130>  // b.none
  417044:	ldr	x0, [sp, #160]
  417048:	ldr	w0, [x0, #24]
  41704c:	and	w0, w0, #0x2
  417050:	cmp	w0, #0x0
  417054:	b.ne	41708c <argp_usage@@Base+0x3130>  // b.any
  417058:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41705c:	add	x0, x0, #0xfb8
  417060:	ldr	w0, [x0, #16]
  417064:	mov	w2, w0
  417068:	add	x0, sp, #0x38
  41706c:	mov	x1, x0
  417070:	mov	w0, w2
  417074:	bl	416c20 <argp_usage@@Base+0x2cc4>
  417078:	ldr	x0, [sp, #160]
  41707c:	ldr	x0, [x0]
  417080:	mov	x1, x0
  417084:	ldr	x0, [sp, #24]
  417088:	bl	41b410 <argp_failure@@Base+0x2bc0>
  41708c:	ldr	x0, [sp, #160]
  417090:	add	x0, x0, #0x30
  417094:	str	x0, [sp, #160]
  417098:	ldr	w0, [sp, #172]
  41709c:	sub	w0, w0, #0x1
  4170a0:	str	w0, [sp, #172]
  4170a4:	ldr	w0, [sp, #172]
  4170a8:	cmp	w0, #0x0
  4170ac:	b.ne	417020 <argp_usage@@Base+0x30c4>  // b.any
  4170b0:	b	4171e0 <argp_usage@@Base+0x3284>
  4170b4:	mov	w0, #0x1                   	// #1
  4170b8:	str	w0, [sp, #124]
  4170bc:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4170c0:	add	x0, x0, #0xfb8
  4170c4:	ldr	w0, [x0, #12]
  4170c8:	sxtw	x0, w0
  4170cc:	mov	x1, x0
  4170d0:	ldr	x0, [sp, #24]
  4170d4:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  4170d8:	ldr	x0, [sp, #136]
  4170dc:	str	x0, [sp, #160]
  4170e0:	ldr	x0, [sp, #40]
  4170e4:	ldr	w0, [x0, #8]
  4170e8:	str	w0, [sp, #172]
  4170ec:	b	4171d4 <argp_usage@@Base+0x3278>
  4170f0:	ldr	x0, [sp, #160]
  4170f4:	ldr	x0, [x0]
  4170f8:	cmp	x0, #0x0
  4170fc:	b.eq	4171bc <argp_usage@@Base+0x3260>  // b.none
  417100:	ldr	x0, [sp, #160]
  417104:	ldr	w0, [x0, #24]
  417108:	and	w0, w0, #0x2
  41710c:	cmp	w0, #0x0
  417110:	b.ne	4171bc <argp_usage@@Base+0x3260>  // b.any
  417114:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  417118:	add	x0, x0, #0xfb8
  41711c:	ldr	w0, [x0, #12]
  417120:	mov	w2, w0
  417124:	add	x0, sp, #0x38
  417128:	mov	x1, x0
  41712c:	mov	w0, w2
  417130:	bl	416c20 <argp_usage@@Base+0x2cc4>
  417134:	ldr	x0, [sp, #160]
  417138:	ldr	x0, [x0]
  41713c:	mov	x2, x0
  417140:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417144:	add	x1, x0, #0x258
  417148:	ldr	x0, [sp, #24]
  41714c:	bl	41b24c <argp_failure@@Base+0x29fc>
  417150:	ldr	w0, [sp, #124]
  417154:	cmp	w0, #0x0
  417158:	b.ne	417170 <argp_usage@@Base+0x3214>  // b.any
  41715c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  417160:	add	x0, x0, #0xfb8
  417164:	ldr	w0, [x0]
  417168:	cmp	w0, #0x0
  41716c:	b.eq	4171a0 <argp_usage@@Base+0x3244>  // b.none
  417170:	ldr	x0, [sp, #32]
  417174:	ldr	x0, [x0]
  417178:	ldr	x0, [x0, #48]
  41717c:	ldr	x4, [sp, #24]
  417180:	mov	x3, x0
  417184:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417188:	add	x2, x0, #0x260
  41718c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417190:	add	x1, x0, #0x268
  417194:	ldr	x0, [sp, #136]
  417198:	bl	4169f4 <argp_usage@@Base+0x2a98>
  41719c:	b	4171bc <argp_usage@@Base+0x3260>
  4171a0:	ldr	x0, [sp, #136]
  4171a4:	ldr	x0, [x0, #16]
  4171a8:	cmp	x0, #0x0
  4171ac:	b.eq	4171bc <argp_usage@@Base+0x3260>  // b.none
  4171b0:	ldr	x0, [sp, #16]
  4171b4:	mov	w1, #0x1                   	// #1
  4171b8:	str	w1, [x0, #12]
  4171bc:	ldr	x0, [sp, #160]
  4171c0:	add	x0, x0, #0x30
  4171c4:	str	x0, [sp, #160]
  4171c8:	ldr	w0, [sp, #172]
  4171cc:	sub	w0, w0, #0x1
  4171d0:	str	w0, [sp, #172]
  4171d4:	ldr	w0, [sp, #172]
  4171d8:	cmp	w0, #0x0
  4171dc:	b.ne	4170f0 <argp_usage@@Base+0x3194>  // b.any
  4171e0:	mov	x1, #0x0                   	// #0
  4171e4:	ldr	x0, [sp, #24]
  4171e8:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  4171ec:	ldr	w0, [sp, #80]
  4171f0:	cmp	w0, #0x0
  4171f4:	b.eq	417240 <argp_usage@@Base+0x32e4>  // b.none
  4171f8:	ldr	x0, [sp, #136]
  4171fc:	bl	413f90 <argp_usage@@Base+0x34>
  417200:	cmp	w0, #0x0
  417204:	b.ne	4173a0 <argp_usage@@Base+0x3444>  // b.any
  417208:	ldr	x0, [sp, #136]
  41720c:	ldr	x0, [x0]
  417210:	cmp	x0, #0x0
  417214:	b.ne	4173a0 <argp_usage@@Base+0x3444>  // b.any
  417218:	ldr	x0, [sp, #136]
  41721c:	ldr	x3, [x0, #32]
  417220:	ldr	x0, [sp, #40]
  417224:	ldr	x0, [x0, #40]
  417228:	add	x1, sp, #0x38
  41722c:	mov	x2, x1
  417230:	mov	x1, x0
  417234:	mov	x0, x3
  417238:	bl	416ad4 <argp_usage@@Base+0x2b78>
  41723c:	b	417390 <argp_usage@@Base+0x3434>
  417240:	ldr	x0, [sp, #136]
  417244:	ldr	x0, [x0, #32]
  417248:	str	x0, [sp, #112]
  41724c:	ldr	x0, [sp, #136]
  417250:	ldr	w1, [x0, #8]
  417254:	ldr	x0, [sp, #40]
  417258:	ldr	x0, [x0, #40]
  41725c:	ldr	x3, [sp, #32]
  417260:	mov	x2, x0
  417264:	ldr	x0, [sp, #112]
  417268:	bl	416a74 <argp_usage@@Base+0x2b18>
  41726c:	str	x0, [sp, #104]
  417270:	ldr	x0, [sp, #104]
  417274:	cmp	x0, #0x0
  417278:	b.eq	417354 <argp_usage@@Base+0x33f8>  // b.none
  41727c:	ldr	x0, [sp, #104]
  417280:	ldrb	w0, [x0]
  417284:	cmp	w0, #0x0
  417288:	b.eq	417354 <argp_usage@@Base+0x33f8>  // b.none
  41728c:	ldr	x0, [sp, #24]
  417290:	bl	41b614 <argp_failure@@Base+0x2dc4>
  417294:	str	w0, [sp, #100]
  417298:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41729c:	add	x0, x0, #0xfb8
  4172a0:	ldr	w0, [x0, #20]
  4172a4:	sxtw	x0, w0
  4172a8:	mov	x1, x0
  4172ac:	ldr	x0, [sp, #24]
  4172b0:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  4172b4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4172b8:	add	x0, x0, #0xfb8
  4172bc:	ldr	w0, [x0, #20]
  4172c0:	sxtw	x0, w0
  4172c4:	mov	x1, x0
  4172c8:	ldr	x0, [sp, #24]
  4172cc:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  4172d0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4172d4:	add	x0, x0, #0xfb8
  4172d8:	ldr	w0, [x0, #20]
  4172dc:	add	w0, w0, #0x3
  4172e0:	mov	w1, w0
  4172e4:	ldr	w0, [sp, #100]
  4172e8:	cmp	w0, w1
  4172ec:	b.ls	417300 <argp_usage@@Base+0x33a4>  // b.plast
  4172f0:	mov	w1, #0xa                   	// #10
  4172f4:	ldr	x0, [sp, #24]
  4172f8:	bl	41b478 <argp_failure@@Base+0x2c28>
  4172fc:	b	417348 <argp_usage@@Base+0x33ec>
  417300:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  417304:	add	x0, x0, #0xfb8
  417308:	ldr	w0, [x0, #20]
  41730c:	mov	w1, w0
  417310:	ldr	w0, [sp, #100]
  417314:	cmp	w0, w1
  417318:	b.cc	417330 <argp_usage@@Base+0x33d4>  // b.lo, b.ul, b.last
  41731c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417320:	add	x1, x0, #0x270
  417324:	ldr	x0, [sp, #24]
  417328:	bl	41b410 <argp_failure@@Base+0x2bc0>
  41732c:	b	417348 <argp_usage@@Base+0x33ec>
  417330:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  417334:	add	x0, x0, #0xfb8
  417338:	ldr	w0, [x0, #20]
  41733c:	mov	w1, w0
  417340:	ldr	x0, [sp, #24]
  417344:	bl	41693c <argp_usage@@Base+0x29e0>
  417348:	ldr	x1, [sp, #104]
  41734c:	ldr	x0, [sp, #24]
  417350:	bl	41b410 <argp_failure@@Base+0x2bc0>
  417354:	ldr	x0, [sp, #104]
  417358:	cmp	x0, #0x0
  41735c:	b.eq	417378 <argp_usage@@Base+0x341c>  // b.none
  417360:	ldr	x1, [sp, #104]
  417364:	ldr	x0, [sp, #112]
  417368:	cmp	x1, x0
  41736c:	b.eq	417378 <argp_usage@@Base+0x341c>  // b.none
  417370:	ldr	x0, [sp, #104]
  417374:	bl	402640 <free@plt>
  417378:	mov	x1, #0x0                   	// #0
  41737c:	ldr	x0, [sp, #24]
  417380:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  417384:	mov	w1, #0xa                   	// #10
  417388:	ldr	x0, [sp, #24]
  41738c:	bl	41b478 <argp_failure@@Base+0x2c28>
  417390:	ldr	x0, [sp, #16]
  417394:	ldr	x1, [sp, #40]
  417398:	str	x1, [x0]
  41739c:	b	4173a4 <argp_usage@@Base+0x3448>
  4173a0:	nop
  4173a4:	ldrsw	x0, [sp, #132]
  4173a8:	mov	x1, x0
  4173ac:	ldr	x0, [sp, #24]
  4173b0:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  4173b4:	ldrsw	x0, [sp, #128]
  4173b8:	mov	x1, x0
  4173bc:	ldr	x0, [sp, #24]
  4173c0:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  4173c4:	nop
  4173c8:	ldp	x29, x30, [sp], #176
  4173cc:	ret
  4173d0:	stp	x29, x30, [sp, #-96]!
  4173d4:	mov	x29, sp
  4173d8:	str	x0, [sp, #40]
  4173dc:	str	x1, [sp, #32]
  4173e0:	str	x2, [sp, #24]
  4173e4:	str	xzr, [sp, #48]
  4173e8:	str	wzr, [sp, #56]
  4173ec:	str	wzr, [sp, #60]
  4173f0:	ldr	x0, [sp, #40]
  4173f4:	ldr	x0, [x0]
  4173f8:	str	x0, [sp, #80]
  4173fc:	ldr	x0, [sp, #40]
  417400:	ldr	w0, [x0, #8]
  417404:	str	w0, [sp, #92]
  417408:	b	41743c <argp_usage@@Base+0x34e0>
  41740c:	add	x0, sp, #0x30
  417410:	mov	x3, x0
  417414:	ldr	x2, [sp, #24]
  417418:	ldr	x1, [sp, #32]
  41741c:	ldr	x0, [sp, #80]
  417420:	bl	416d94 <argp_usage@@Base+0x2e38>
  417424:	ldr	x0, [sp, #80]
  417428:	add	x0, x0, #0x38
  41742c:	str	x0, [sp, #80]
  417430:	ldr	w0, [sp, #92]
  417434:	sub	w0, w0, #0x1
  417438:	str	w0, [sp, #92]
  41743c:	ldr	w0, [sp, #92]
  417440:	cmp	w0, #0x0
  417444:	b.ne	41740c <argp_usage@@Base+0x34b0>  // b.any
  417448:	ldr	w0, [sp, #60]
  41744c:	cmp	w0, #0x0
  417450:	b.eq	417510 <argp_usage@@Base+0x35b4>  // b.none
  417454:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  417458:	add	x0, x0, #0xfb8
  41745c:	ldr	w0, [x0, #4]
  417460:	cmp	w0, #0x0
  417464:	b.eq	417510 <argp_usage@@Base+0x35b4>  // b.none
  417468:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41746c:	add	x0, x0, #0x278
  417470:	str	x0, [sp, #72]
  417474:	ldr	x0, [sp, #32]
  417478:	cmp	x0, #0x0
  41747c:	b.eq	41748c <argp_usage@@Base+0x3530>  // b.none
  417480:	ldr	x0, [sp, #32]
  417484:	ldr	x0, [x0]
  417488:	b	417490 <argp_usage@@Base+0x3534>
  41748c:	mov	x0, #0x0                   	// #0
  417490:	ldr	x3, [sp, #32]
  417494:	mov	x2, x0
  417498:	mov	w1, #0x5                   	// #5
  41749c:	movk	w1, #0x200, lsl #16
  4174a0:	ldr	x0, [sp, #72]
  4174a4:	bl	416a74 <argp_usage@@Base+0x2b18>
  4174a8:	str	x0, [sp, #64]
  4174ac:	ldr	x0, [sp, #64]
  4174b0:	cmp	x0, #0x0
  4174b4:	b.eq	4174ec <argp_usage@@Base+0x3590>  // b.none
  4174b8:	ldr	x0, [sp, #64]
  4174bc:	ldrb	w0, [x0]
  4174c0:	cmp	w0, #0x0
  4174c4:	b.eq	4174ec <argp_usage@@Base+0x3590>  // b.none
  4174c8:	mov	w1, #0xa                   	// #10
  4174cc:	ldr	x0, [sp, #24]
  4174d0:	bl	41b478 <argp_failure@@Base+0x2c28>
  4174d4:	ldr	x1, [sp, #64]
  4174d8:	ldr	x0, [sp, #24]
  4174dc:	bl	41b410 <argp_failure@@Base+0x2bc0>
  4174e0:	mov	w1, #0xa                   	// #10
  4174e4:	ldr	x0, [sp, #24]
  4174e8:	bl	41b478 <argp_failure@@Base+0x2c28>
  4174ec:	ldr	x0, [sp, #64]
  4174f0:	cmp	x0, #0x0
  4174f4:	b.eq	417510 <argp_usage@@Base+0x35b4>  // b.none
  4174f8:	ldr	x1, [sp, #64]
  4174fc:	ldr	x0, [sp, #72]
  417500:	cmp	x1, x0
  417504:	b.eq	417510 <argp_usage@@Base+0x35b4>  // b.none
  417508:	ldr	x0, [sp, #64]
  41750c:	bl	402640 <free@plt>
  417510:	nop
  417514:	ldp	x29, x30, [sp], #96
  417518:	ret
  41751c:	sub	sp, sp, #0x30
  417520:	str	x0, [sp, #24]
  417524:	str	x1, [sp, #16]
  417528:	str	x2, [sp, #8]
  41752c:	str	x3, [sp]
  417530:	ldr	x0, [sp]
  417534:	str	x0, [sp, #40]
  417538:	ldr	x0, [sp, #24]
  41753c:	ldr	x0, [x0, #16]
  417540:	cmp	x0, #0x0
  417544:	b.ne	41759c <argp_usage@@Base+0x3640>  // b.any
  417548:	ldr	x0, [sp, #16]
  41754c:	ldr	x0, [x0, #16]
  417550:	cmp	x0, #0x0
  417554:	b.ne	41759c <argp_usage@@Base+0x3640>  // b.any
  417558:	ldr	x0, [sp, #24]
  41755c:	ldr	w1, [x0, #24]
  417560:	ldr	x0, [sp, #16]
  417564:	ldr	w0, [x0, #24]
  417568:	orr	w0, w1, w0
  41756c:	and	w0, w0, #0x10
  417570:	cmp	w0, #0x0
  417574:	b.ne	41759c <argp_usage@@Base+0x3640>  // b.any
  417578:	ldr	x0, [sp, #24]
  41757c:	ldr	w3, [x0, #8]
  417580:	ldr	x0, [sp, #40]
  417584:	ldr	x0, [x0]
  417588:	add	x2, x0, #0x1
  41758c:	ldr	x1, [sp, #40]
  417590:	str	x2, [x1]
  417594:	and	w1, w3, #0xff
  417598:	strb	w1, [x0]
  41759c:	mov	w0, #0x0                   	// #0
  4175a0:	add	sp, sp, #0x30
  4175a4:	ret
  4175a8:	stp	x29, x30, [sp, #-80]!
  4175ac:	mov	x29, sp
  4175b0:	str	x0, [sp, #40]
  4175b4:	str	x1, [sp, #32]
  4175b8:	str	x2, [sp, #24]
  4175bc:	str	x3, [sp, #16]
  4175c0:	ldr	x0, [sp, #16]
  4175c4:	str	x0, [sp, #64]
  4175c8:	ldr	x0, [sp, #40]
  4175cc:	ldr	x0, [x0, #16]
  4175d0:	str	x0, [sp, #72]
  4175d4:	ldr	x0, [sp, #40]
  4175d8:	ldr	w1, [x0, #24]
  4175dc:	ldr	x0, [sp, #32]
  4175e0:	ldr	w0, [x0, #24]
  4175e4:	orr	w0, w1, w0
  4175e8:	str	w0, [sp, #60]
  4175ec:	ldr	x0, [sp, #72]
  4175f0:	cmp	x0, #0x0
  4175f4:	b.ne	417604 <argp_usage@@Base+0x36a8>  // b.any
  4175f8:	ldr	x0, [sp, #32]
  4175fc:	ldr	x0, [x0, #16]
  417600:	str	x0, [sp, #72]
  417604:	ldr	x0, [sp, #72]
  417608:	cmp	x0, #0x0
  41760c:	b.eq	41768c <argp_usage@@Base+0x3730>  // b.none
  417610:	ldr	w0, [sp, #60]
  417614:	and	w0, w0, #0x10
  417618:	cmp	w0, #0x0
  41761c:	b.ne	41768c <argp_usage@@Base+0x3730>  // b.any
  417620:	ldr	w0, [sp, #60]
  417624:	and	w0, w0, #0x1
  417628:	cmp	w0, #0x0
  41762c:	b.eq	417654 <argp_usage@@Base+0x36f8>  // b.none
  417630:	ldr	x0, [sp, #40]
  417634:	ldr	w0, [x0, #8]
  417638:	ldr	x3, [sp, #72]
  41763c:	mov	w2, w0
  417640:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417644:	add	x1, x0, #0x2f0
  417648:	ldr	x0, [sp, #64]
  41764c:	bl	41b24c <argp_failure@@Base+0x29fc>
  417650:	b	41768c <argp_usage@@Base+0x3730>
  417654:	ldr	x0, [sp, #72]
  417658:	bl	4022c0 <strlen@plt>
  41765c:	add	x0, x0, #0x6
  417660:	mov	x1, x0
  417664:	ldr	x0, [sp, #64]
  417668:	bl	416998 <argp_usage@@Base+0x2a3c>
  41766c:	ldr	x0, [sp, #40]
  417670:	ldr	w0, [x0, #8]
  417674:	ldr	x3, [sp, #72]
  417678:	mov	w2, w0
  41767c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417680:	add	x1, x0, #0x300
  417684:	ldr	x0, [sp, #64]
  417688:	bl	41b24c <argp_failure@@Base+0x29fc>
  41768c:	mov	w0, #0x0                   	// #0
  417690:	ldp	x29, x30, [sp], #80
  417694:	ret
  417698:	stp	x29, x30, [sp, #-80]!
  41769c:	mov	x29, sp
  4176a0:	str	x0, [sp, #40]
  4176a4:	str	x1, [sp, #32]
  4176a8:	str	x2, [sp, #24]
  4176ac:	str	x3, [sp, #16]
  4176b0:	ldr	x0, [sp, #16]
  4176b4:	str	x0, [sp, #64]
  4176b8:	ldr	x0, [sp, #40]
  4176bc:	ldr	x0, [x0, #16]
  4176c0:	str	x0, [sp, #72]
  4176c4:	ldr	x0, [sp, #40]
  4176c8:	ldr	w1, [x0, #24]
  4176cc:	ldr	x0, [sp, #32]
  4176d0:	ldr	w0, [x0, #24]
  4176d4:	orr	w0, w1, w0
  4176d8:	str	w0, [sp, #60]
  4176dc:	ldr	x0, [sp, #72]
  4176e0:	cmp	x0, #0x0
  4176e4:	b.ne	4176f4 <argp_usage@@Base+0x3798>  // b.any
  4176e8:	ldr	x0, [sp, #32]
  4176ec:	ldr	x0, [x0, #16]
  4176f0:	str	x0, [sp, #72]
  4176f4:	ldr	w0, [sp, #60]
  4176f8:	and	w0, w0, #0x10
  4176fc:	cmp	w0, #0x0
  417700:	b.ne	417798 <argp_usage@@Base+0x383c>  // b.any
  417704:	ldr	x0, [sp, #40]
  417708:	ldr	w0, [x0, #24]
  41770c:	and	w0, w0, #0x8
  417710:	cmp	w0, #0x0
  417714:	b.ne	417798 <argp_usage@@Base+0x383c>  // b.any
  417718:	ldr	x0, [sp, #72]
  41771c:	cmp	x0, #0x0
  417720:	b.eq	41777c <argp_usage@@Base+0x3820>  // b.none
  417724:	ldr	w0, [sp, #60]
  417728:	and	w0, w0, #0x1
  41772c:	cmp	w0, #0x0
  417730:	b.eq	417758 <argp_usage@@Base+0x37fc>  // b.none
  417734:	ldr	x0, [sp, #40]
  417738:	ldr	x0, [x0]
  41773c:	ldr	x3, [sp, #72]
  417740:	mov	x2, x0
  417744:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417748:	add	x1, x0, #0x310
  41774c:	ldr	x0, [sp, #64]
  417750:	bl	41b24c <argp_failure@@Base+0x29fc>
  417754:	b	417798 <argp_usage@@Base+0x383c>
  417758:	ldr	x0, [sp, #40]
  41775c:	ldr	x0, [x0]
  417760:	ldr	x3, [sp, #72]
  417764:	mov	x2, x0
  417768:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41776c:	add	x1, x0, #0x320
  417770:	ldr	x0, [sp, #64]
  417774:	bl	41b24c <argp_failure@@Base+0x29fc>
  417778:	b	417798 <argp_usage@@Base+0x383c>
  41777c:	ldr	x0, [sp, #40]
  417780:	ldr	x0, [x0]
  417784:	mov	x2, x0
  417788:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41778c:	add	x1, x0, #0x330
  417790:	ldr	x0, [sp, #64]
  417794:	bl	41b24c <argp_failure@@Base+0x29fc>
  417798:	mov	w0, #0x0                   	// #0
  41779c:	ldp	x29, x30, [sp], #80
  4177a0:	ret
  4177a4:	stp	x29, x30, [sp, #-128]!
  4177a8:	mov	x29, sp
  4177ac:	str	x0, [x29, #24]
  4177b0:	str	x1, [x29, #16]
  4177b4:	ldr	x0, [x29, #24]
  4177b8:	ldr	w0, [x0, #8]
  4177bc:	cmp	w0, #0x0
  4177c0:	b.eq	417a24 <argp_usage@@Base+0x3ac8>  // b.none
  4177c4:	ldr	x0, [x29, #24]
  4177c8:	ldr	x0, [x0, #16]
  4177cc:	bl	4022c0 <strlen@plt>
  4177d0:	add	x0, x0, #0x1
  4177d4:	add	x0, x0, #0xf
  4177d8:	lsr	x0, x0, #4
  4177dc:	lsl	x0, x0, #4
  4177e0:	sub	sp, sp, x0
  4177e4:	mov	x0, sp
  4177e8:	add	x0, x0, #0xf
  4177ec:	lsr	x0, x0, #4
  4177f0:	lsl	x0, x0, #4
  4177f4:	str	x0, [x29, #104]
  4177f8:	ldr	x0, [x29, #104]
  4177fc:	str	x0, [x29, #32]
  417800:	ldr	x0, [x29, #24]
  417804:	ldr	x0, [x0]
  417808:	str	x0, [x29, #112]
  41780c:	ldr	x0, [x29, #24]
  417810:	ldr	w0, [x0, #8]
  417814:	str	w0, [x29, #124]
  417818:	b	41785c <argp_usage@@Base+0x3900>
  41781c:	ldr	x0, [x29, #112]
  417820:	ldr	x0, [x0, #40]
  417824:	ldr	x0, [x0, #48]
  417828:	add	x1, x29, #0x20
  41782c:	mov	x3, x1
  417830:	mov	x2, x0
  417834:	adrp	x0, 417000 <argp_usage@@Base+0x30a4>
  417838:	add	x1, x0, #0x51c
  41783c:	ldr	x0, [x29, #112]
  417840:	bl	415b68 <argp_usage@@Base+0x1c0c>
  417844:	ldr	x0, [x29, #112]
  417848:	add	x0, x0, #0x38
  41784c:	str	x0, [x29, #112]
  417850:	ldr	w0, [x29, #124]
  417854:	sub	w0, w0, #0x1
  417858:	str	w0, [x29, #124]
  41785c:	ldr	w0, [x29, #124]
  417860:	cmp	w0, #0x0
  417864:	b.ne	41781c <argp_usage@@Base+0x38c0>  // b.any
  417868:	ldr	x0, [x29, #32]
  41786c:	ldr	x1, [x29, #104]
  417870:	cmp	x1, x0
  417874:	b.cs	41789c <argp_usage@@Base+0x3940>  // b.hs, b.nlast
  417878:	ldr	x0, [x29, #32]
  41787c:	add	x1, x0, #0x1
  417880:	str	x1, [x29, #32]
  417884:	strb	wzr, [x0]
  417888:	ldr	x2, [x29, #104]
  41788c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  417890:	add	x1, x0, #0x338
  417894:	ldr	x0, [x29, #16]
  417898:	bl	41b24c <argp_failure@@Base+0x29fc>
  41789c:	ldr	x0, [x29, #24]
  4178a0:	ldr	x0, [x0]
  4178a4:	str	x0, [x29, #112]
  4178a8:	ldr	x0, [x29, #24]
  4178ac:	ldr	w0, [x0, #8]
  4178b0:	str	w0, [x29, #124]
  4178b4:	b	4178f4 <argp_usage@@Base+0x3998>
  4178b8:	ldr	x0, [x29, #112]
  4178bc:	ldr	x0, [x0, #40]
  4178c0:	ldr	x0, [x0, #48]
  4178c4:	ldr	x3, [x29, #16]
  4178c8:	mov	x2, x0
  4178cc:	adrp	x0, 417000 <argp_usage@@Base+0x30a4>
  4178d0:	add	x1, x0, #0x5a8
  4178d4:	ldr	x0, [x29, #112]
  4178d8:	bl	415b68 <argp_usage@@Base+0x1c0c>
  4178dc:	ldr	x0, [x29, #112]
  4178e0:	add	x0, x0, #0x38
  4178e4:	str	x0, [x29, #112]
  4178e8:	ldr	w0, [x29, #124]
  4178ec:	sub	w0, w0, #0x1
  4178f0:	str	w0, [x29, #124]
  4178f4:	ldr	w0, [x29, #124]
  4178f8:	cmp	w0, #0x0
  4178fc:	b.ne	4178b8 <argp_usage@@Base+0x395c>  // b.any
  417900:	ldr	x0, [x29, #24]
  417904:	ldr	x0, [x0]
  417908:	str	x0, [x29, #112]
  41790c:	ldr	x0, [x29, #24]
  417910:	ldr	w0, [x0, #8]
  417914:	str	w0, [x29, #124]
  417918:	b	417a18 <argp_usage@@Base+0x3abc>
  41791c:	ldr	x0, [x29, #112]
  417920:	ldr	x0, [x0, #40]
  417924:	ldr	x0, [x0, #48]
  417928:	ldr	x1, [x29, #112]
  41792c:	str	x1, [x29, #96]
  417930:	adrp	x1, 417000 <argp_usage@@Base+0x30a4>
  417934:	add	x1, x1, #0x698
  417938:	str	x1, [x29, #88]
  41793c:	str	x0, [x29, #80]
  417940:	ldr	x0, [x29, #16]
  417944:	str	x0, [x29, #72]
  417948:	str	wzr, [x29, #68]
  41794c:	ldr	x0, [x29, #96]
  417950:	ldr	x0, [x0]
  417954:	str	x0, [x29, #56]
  417958:	ldr	x0, [x29, #56]
  41795c:	str	x0, [x29, #48]
  417960:	ldr	x0, [x29, #96]
  417964:	ldr	w0, [x0, #8]
  417968:	str	w0, [x29, #44]
  41796c:	b	4179e4 <argp_usage@@Base+0x3a88>
  417970:	ldr	x0, [x29, #48]
  417974:	ldr	x0, [x0]
  417978:	cmp	x0, #0x0
  41797c:	b.eq	4179cc <argp_usage@@Base+0x3a70>  // b.none
  417980:	ldr	x0, [x29, #48]
  417984:	ldr	w0, [x0, #24]
  417988:	and	w0, w0, #0x4
  41798c:	cmp	w0, #0x0
  417990:	b.ne	41799c <argp_usage@@Base+0x3a40>  // b.any
  417994:	ldr	x0, [x29, #48]
  417998:	str	x0, [x29, #56]
  41799c:	ldr	x0, [x29, #48]
  4179a0:	ldr	w0, [x0, #24]
  4179a4:	and	w0, w0, #0x2
  4179a8:	cmp	w0, #0x0
  4179ac:	b.ne	4179cc <argp_usage@@Base+0x3a70>  // b.any
  4179b0:	ldr	x4, [x29, #88]
  4179b4:	ldr	x3, [x29, #72]
  4179b8:	ldr	x2, [x29, #80]
  4179bc:	ldr	x1, [x29, #56]
  4179c0:	ldr	x0, [x29, #48]
  4179c4:	blr	x4
  4179c8:	str	w0, [x29, #68]
  4179cc:	ldr	x0, [x29, #48]
  4179d0:	add	x0, x0, #0x30
  4179d4:	str	x0, [x29, #48]
  4179d8:	ldr	w0, [x29, #44]
  4179dc:	sub	w0, w0, #0x1
  4179e0:	str	w0, [x29, #44]
  4179e4:	ldr	w0, [x29, #44]
  4179e8:	cmp	w0, #0x0
  4179ec:	b.eq	4179fc <argp_usage@@Base+0x3aa0>  // b.none
  4179f0:	ldr	w0, [x29, #68]
  4179f4:	cmp	w0, #0x0
  4179f8:	b.eq	417970 <argp_usage@@Base+0x3a14>  // b.none
  4179fc:	nop
  417a00:	ldr	x0, [x29, #112]
  417a04:	add	x0, x0, #0x38
  417a08:	str	x0, [x29, #112]
  417a0c:	ldr	w0, [x29, #124]
  417a10:	sub	w0, w0, #0x1
  417a14:	str	w0, [x29, #124]
  417a18:	ldr	w0, [x29, #124]
  417a1c:	cmp	w0, #0x0
  417a20:	b.ne	41791c <argp_usage@@Base+0x39c0>  // b.any
  417a24:	nop
  417a28:	mov	sp, x29
  417a2c:	ldp	x29, x30, [sp], #128
  417a30:	ret
  417a34:	stp	x29, x30, [sp, #-64]!
  417a38:	mov	x29, sp
  417a3c:	str	x0, [sp, #24]
  417a40:	str	x1, [sp, #16]
  417a44:	ldr	x0, [sp, #24]
  417a48:	ldr	x0, [x0, #32]
  417a4c:	str	x0, [sp, #56]
  417a50:	ldr	x1, [sp, #16]
  417a54:	ldr	x0, [sp, #24]
  417a58:	bl	415700 <argp_usage@@Base+0x17a4>
  417a5c:	str	x0, [sp, #48]
  417a60:	ldr	x0, [sp, #56]
  417a64:	cmp	x0, #0x0
  417a68:	b.eq	417b10 <argp_usage@@Base+0x3bb4>  // b.none
  417a6c:	b	417b00 <argp_usage@@Base+0x3ba4>
  417a70:	ldr	x0, [sp, #56]
  417a74:	ldr	w0, [x0, #24]
  417a78:	cmp	w0, #0x0
  417a7c:	b.ne	417a90 <argp_usage@@Base+0x3b34>  // b.any
  417a80:	ldr	x0, [sp, #56]
  417a84:	ldr	x0, [x0, #16]
  417a88:	cmp	x0, #0x0
  417a8c:	b.eq	417ad0 <argp_usage@@Base+0x3b74>  // b.none
  417a90:	ldr	x0, [sp, #56]
  417a94:	ldr	w6, [x0, #24]
  417a98:	ldr	x0, [sp, #56]
  417a9c:	ldr	x2, [x0, #16]
  417aa0:	ldr	x0, [sp, #24]
  417aa4:	ldr	x0, [x0, #32]
  417aa8:	ldr	x1, [sp, #56]
  417aac:	sub	x0, x1, x0
  417ab0:	asr	x0, x0, #5
  417ab4:	ldr	x5, [sp, #24]
  417ab8:	ldr	x4, [sp, #16]
  417abc:	mov	w3, w0
  417ac0:	mov	w1, w6
  417ac4:	ldr	x0, [sp, #48]
  417ac8:	bl	415a24 <argp_usage@@Base+0x1ac8>
  417acc:	b	417ad4 <argp_usage@@Base+0x3b78>
  417ad0:	ldr	x0, [sp, #16]
  417ad4:	str	x0, [sp, #40]
  417ad8:	ldr	x0, [sp, #56]
  417adc:	ldr	x0, [x0]
  417ae0:	ldr	x1, [sp, #40]
  417ae4:	bl	417a34 <argp_usage@@Base+0x3ad8>
  417ae8:	mov	x1, x0
  417aec:	ldr	x0, [sp, #48]
  417af0:	bl	416584 <argp_usage@@Base+0x2628>
  417af4:	ldr	x0, [sp, #56]
  417af8:	add	x0, x0, #0x20
  417afc:	str	x0, [sp, #56]
  417b00:	ldr	x0, [sp, #56]
  417b04:	ldr	x0, [x0]
  417b08:	cmp	x0, #0x0
  417b0c:	b.ne	417a70 <argp_usage@@Base+0x3b14>  // b.any
  417b10:	ldr	x0, [sp, #48]
  417b14:	ldp	x29, x30, [sp], #64
  417b18:	ret
  417b1c:	stp	x29, x30, [sp, #-48]!
  417b20:	mov	x29, sp
  417b24:	str	x0, [sp, #24]
  417b28:	str	xzr, [sp, #40]
  417b2c:	ldr	x0, [sp, #24]
  417b30:	ldr	x0, [x0, #32]
  417b34:	str	x0, [sp, #32]
  417b38:	ldr	x0, [sp, #24]
  417b3c:	ldr	x0, [x0, #16]
  417b40:	cmp	x0, #0x0
  417b44:	b.eq	417b6c <argp_usage@@Base+0x3c10>  // b.none
  417b48:	ldr	x0, [sp, #24]
  417b4c:	ldr	x0, [x0, #16]
  417b50:	mov	w1, #0xa                   	// #10
  417b54:	bl	4026b0 <strchr@plt>
  417b58:	cmp	x0, #0x0
  417b5c:	b.eq	417b6c <argp_usage@@Base+0x3c10>  // b.none
  417b60:	ldr	x0, [sp, #40]
  417b64:	add	x0, x0, #0x1
  417b68:	str	x0, [sp, #40]
  417b6c:	ldr	x0, [sp, #32]
  417b70:	cmp	x0, #0x0
  417b74:	b.eq	417bb0 <argp_usage@@Base+0x3c54>  // b.none
  417b78:	b	417ba0 <argp_usage@@Base+0x3c44>
  417b7c:	ldr	x0, [sp, #32]
  417b80:	add	x1, x0, #0x20
  417b84:	str	x1, [sp, #32]
  417b88:	ldr	x0, [x0]
  417b8c:	bl	417b1c <argp_usage@@Base+0x3bc0>
  417b90:	mov	x1, x0
  417b94:	ldr	x0, [sp, #40]
  417b98:	add	x0, x0, x1
  417b9c:	str	x0, [sp, #40]
  417ba0:	ldr	x0, [sp, #32]
  417ba4:	ldr	x0, [x0]
  417ba8:	cmp	x0, #0x0
  417bac:	b.ne	417b7c <argp_usage@@Base+0x3c20>  // b.any
  417bb0:	ldr	x0, [sp, #40]
  417bb4:	ldp	x29, x30, [sp], #48
  417bb8:	ret
  417bbc:	stp	x29, x30, [sp, #-128]!
  417bc0:	mov	x29, sp
  417bc4:	str	x0, [sp, #56]
  417bc8:	str	x1, [sp, #48]
  417bcc:	str	x2, [sp, #40]
  417bd0:	str	w3, [sp, #36]
  417bd4:	str	x4, [sp, #24]
  417bd8:	ldr	x0, [sp, #40]
  417bdc:	ldr	x0, [x0]
  417be0:	str	x0, [sp, #80]
  417be4:	str	wzr, [sp, #124]
  417be8:	ldr	x0, [sp, #56]
  417bec:	ldr	x0, [x0, #32]
  417bf0:	str	x0, [sp, #112]
  417bf4:	ldr	x0, [sp, #56]
  417bf8:	ldr	x0, [x0, #16]
  417bfc:	str	x0, [sp, #72]
  417c00:	str	xzr, [sp, #104]
  417c04:	ldr	x3, [sp, #48]
  417c08:	ldr	x2, [sp, #56]
  417c0c:	mov	w1, #0x6                   	// #6
  417c10:	movk	w1, #0x200, lsl #16
  417c14:	ldr	x0, [sp, #72]
  417c18:	bl	416a74 <argp_usage@@Base+0x2b18>
  417c1c:	str	x0, [sp, #64]
  417c20:	ldr	x0, [sp, #64]
  417c24:	cmp	x0, #0x0
  417c28:	b.eq	417cf0 <argp_usage@@Base+0x3d94>  // b.none
  417c2c:	ldr	x0, [sp, #64]
  417c30:	str	x0, [sp, #96]
  417c34:	mov	w1, #0xa                   	// #10
  417c38:	ldr	x0, [sp, #96]
  417c3c:	bl	402790 <strchrnul@plt>
  417c40:	str	x0, [sp, #104]
  417c44:	ldr	x0, [sp, #104]
  417c48:	ldrb	w0, [x0]
  417c4c:	cmp	w0, #0x0
  417c50:	b.eq	417cb8 <argp_usage@@Base+0x3d5c>  // b.none
  417c54:	mov	w0, #0x1                   	// #1
  417c58:	str	w0, [sp, #124]
  417c5c:	str	wzr, [sp, #92]
  417c60:	b	417c8c <argp_usage@@Base+0x3d30>
  417c64:	ldr	x0, [sp, #104]
  417c68:	add	x0, x0, #0x1
  417c6c:	str	x0, [sp, #96]
  417c70:	mov	w1, #0xa                   	// #10
  417c74:	ldr	x0, [sp, #96]
  417c78:	bl	402790 <strchrnul@plt>
  417c7c:	str	x0, [sp, #104]
  417c80:	ldr	w0, [sp, #92]
  417c84:	add	w0, w0, #0x1
  417c88:	str	w0, [sp, #92]
  417c8c:	ldr	x0, [sp, #80]
  417c90:	ldrb	w0, [x0]
  417c94:	mov	w1, w0
  417c98:	ldr	w0, [sp, #92]
  417c9c:	cmp	w0, w1
  417ca0:	b.lt	417c64 <argp_usage@@Base+0x3d08>  // b.tstop
  417ca4:	ldr	x0, [sp, #40]
  417ca8:	ldr	x0, [x0]
  417cac:	add	x1, x0, #0x1
  417cb0:	ldr	x0, [sp, #40]
  417cb4:	str	x1, [x0]
  417cb8:	ldr	x0, [sp, #104]
  417cbc:	add	x1, x0, #0x1
  417cc0:	ldr	x0, [sp, #96]
  417cc4:	sub	x0, x1, x0
  417cc8:	mov	x1, x0
  417ccc:	ldr	x0, [sp, #24]
  417cd0:	bl	416998 <argp_usage@@Base+0x2a3c>
  417cd4:	ldr	x1, [sp, #104]
  417cd8:	ldr	x0, [sp, #96]
  417cdc:	sub	x0, x1, x0
  417ce0:	mov	x2, x0
  417ce4:	ldr	x1, [sp, #96]
  417ce8:	ldr	x0, [sp, #24]
  417cec:	bl	41b388 <argp_failure@@Base+0x2b38>
  417cf0:	ldr	x0, [sp, #64]
  417cf4:	cmp	x0, #0x0
  417cf8:	b.eq	417d14 <argp_usage@@Base+0x3db8>  // b.none
  417cfc:	ldr	x1, [sp, #64]
  417d00:	ldr	x0, [sp, #72]
  417d04:	cmp	x1, x0
  417d08:	b.eq	417d14 <argp_usage@@Base+0x3db8>  // b.none
  417d0c:	ldr	x0, [sp, #64]
  417d10:	bl	402640 <free@plt>
  417d14:	ldr	x0, [sp, #112]
  417d18:	cmp	x0, #0x0
  417d1c:	b.eq	417d68 <argp_usage@@Base+0x3e0c>  // b.none
  417d20:	b	417d58 <argp_usage@@Base+0x3dfc>
  417d24:	ldr	x0, [sp, #112]
  417d28:	add	x1, x0, #0x20
  417d2c:	str	x1, [sp, #112]
  417d30:	ldr	x0, [x0]
  417d34:	ldr	x4, [sp, #24]
  417d38:	ldr	w3, [sp, #36]
  417d3c:	ldr	x2, [sp, #40]
  417d40:	ldr	x1, [sp, #48]
  417d44:	bl	417bbc <argp_usage@@Base+0x3c60>
  417d48:	cmp	w0, #0x0
  417d4c:	cset	w0, eq  // eq = none
  417d50:	and	w0, w0, #0xff
  417d54:	str	w0, [sp, #36]
  417d58:	ldr	x0, [sp, #112]
  417d5c:	ldr	x0, [x0]
  417d60:	cmp	x0, #0x0
  417d64:	b.ne	417d24 <argp_usage@@Base+0x3dc8>  // b.any
  417d68:	ldr	w0, [sp, #36]
  417d6c:	cmp	w0, #0x0
  417d70:	b.eq	417dc8 <argp_usage@@Base+0x3e6c>  // b.none
  417d74:	ldr	w0, [sp, #124]
  417d78:	cmp	w0, #0x0
  417d7c:	b.eq	417dc8 <argp_usage@@Base+0x3e6c>  // b.none
  417d80:	ldr	x0, [sp, #104]
  417d84:	ldrb	w0, [x0]
  417d88:	cmp	w0, #0x0
  417d8c:	b.eq	417db0 <argp_usage@@Base+0x3e54>  // b.none
  417d90:	ldr	x0, [sp, #80]
  417d94:	ldrb	w0, [x0]
  417d98:	add	w0, w0, #0x1
  417d9c:	and	w1, w0, #0xff
  417da0:	ldr	x0, [sp, #80]
  417da4:	strb	w1, [x0]
  417da8:	str	wzr, [sp, #36]
  417dac:	b	417dc8 <argp_usage@@Base+0x3e6c>
  417db0:	ldr	x0, [sp, #80]
  417db4:	ldrb	w0, [x0]
  417db8:	cmp	w0, #0x0
  417dbc:	b.eq	417dc8 <argp_usage@@Base+0x3e6c>  // b.none
  417dc0:	ldr	x0, [sp, #80]
  417dc4:	strb	wzr, [x0]
  417dc8:	ldr	w0, [sp, #36]
  417dcc:	cmp	w0, #0x0
  417dd0:	cset	w0, eq  // eq = none
  417dd4:	and	w0, w0, #0xff
  417dd8:	ldp	x29, x30, [sp], #128
  417ddc:	ret
  417de0:	stp	x29, x30, [sp, #-128]!
  417de4:	mov	x29, sp
  417de8:	str	x0, [sp, #56]
  417dec:	str	x1, [sp, #48]
  417df0:	str	w2, [sp, #44]
  417df4:	str	w3, [sp, #40]
  417df8:	str	w4, [sp, #36]
  417dfc:	str	x5, [sp, #24]
  417e00:	str	xzr, [sp, #104]
  417e04:	str	xzr, [sp, #88]
  417e08:	str	wzr, [sp, #84]
  417e0c:	ldr	x0, [sp, #56]
  417e10:	ldr	x0, [x0, #32]
  417e14:	str	x0, [sp, #72]
  417e18:	ldr	x0, [sp, #56]
  417e1c:	ldr	x0, [x0, #24]
  417e20:	cmp	x0, #0x0
  417e24:	b.eq	417ee4 <argp_usage@@Base+0x3f88>  // b.none
  417e28:	ldr	x0, [sp, #56]
  417e2c:	ldr	x0, [x0, #24]
  417e30:	mov	w1, #0xb                   	// #11
  417e34:	bl	4026b0 <strchr@plt>
  417e38:	str	x0, [sp, #64]
  417e3c:	ldr	x0, [sp, #64]
  417e40:	cmp	x0, #0x0
  417e44:	b.eq	417eb8 <argp_usage@@Base+0x3f5c>  // b.none
  417e48:	ldr	w0, [sp, #44]
  417e4c:	cmp	w0, #0x0
  417e50:	b.eq	417e78 <argp_usage@@Base+0x3f1c>  // b.none
  417e54:	ldr	x0, [sp, #64]
  417e58:	add	x0, x0, #0x1
  417e5c:	str	x0, [sp, #112]
  417e60:	ldr	x0, [sp, #112]
  417e64:	ldrb	w0, [x0]
  417e68:	cmp	w0, #0x0
  417e6c:	b.ne	417ed8 <argp_usage@@Base+0x3f7c>  // b.any
  417e70:	str	xzr, [sp, #112]
  417e74:	b	417ed8 <argp_usage@@Base+0x3f7c>
  417e78:	ldr	x0, [sp, #56]
  417e7c:	ldr	x0, [x0, #24]
  417e80:	ldr	x1, [sp, #64]
  417e84:	sub	x0, x1, x0
  417e88:	str	x0, [sp, #104]
  417e8c:	ldr	x0, [sp, #104]
  417e90:	cmp	x0, #0x0
  417e94:	b.eq	417eac <argp_usage@@Base+0x3f50>  // b.none
  417e98:	ldr	x0, [sp, #56]
  417e9c:	ldr	x0, [x0, #24]
  417ea0:	ldr	x1, [sp, #104]
  417ea4:	bl	4026a0 <strndup@plt>
  417ea8:	b	417eb0 <argp_usage@@Base+0x3f54>
  417eac:	mov	x0, #0x0                   	// #0
  417eb0:	str	x0, [sp, #112]
  417eb4:	b	417ed8 <argp_usage@@Base+0x3f7c>
  417eb8:	ldr	w0, [sp, #44]
  417ebc:	cmp	w0, #0x0
  417ec0:	b.ne	417ed0 <argp_usage@@Base+0x3f74>  // b.any
  417ec4:	ldr	x0, [sp, #56]
  417ec8:	ldr	x0, [x0, #24]
  417ecc:	b	417ed4 <argp_usage@@Base+0x3f78>
  417ed0:	mov	x0, #0x0                   	// #0
  417ed4:	str	x0, [sp, #112]
  417ed8:	ldr	x0, [sp, #112]
  417edc:	str	x0, [sp, #96]
  417ee0:	b	417ef0 <argp_usage@@Base+0x3f94>
  417ee4:	str	xzr, [sp, #112]
  417ee8:	ldr	x0, [sp, #112]
  417eec:	str	x0, [sp, #96]
  417ef0:	ldr	x0, [sp, #56]
  417ef4:	ldr	x0, [x0, #40]
  417ef8:	cmp	x0, #0x0
  417efc:	b.eq	417f4c <argp_usage@@Base+0x3ff0>  // b.none
  417f00:	ldr	x1, [sp, #48]
  417f04:	ldr	x0, [sp, #56]
  417f08:	bl	413edc <argp_parse@@Base+0x1fc>
  417f0c:	str	x0, [sp, #88]
  417f10:	ldr	x0, [sp, #56]
  417f14:	ldr	x3, [x0, #40]
  417f18:	ldr	w0, [sp, #44]
  417f1c:	cmp	w0, #0x0
  417f20:	b.eq	417f30 <argp_usage@@Base+0x3fd4>  // b.none
  417f24:	mov	w0, #0x2                   	// #2
  417f28:	movk	w0, #0x200, lsl #16
  417f2c:	b	417f38 <argp_usage@@Base+0x3fdc>
  417f30:	mov	w0, #0x1                   	// #1
  417f34:	movk	w0, #0x200, lsl #16
  417f38:	ldr	x2, [sp, #88]
  417f3c:	ldr	x1, [sp, #96]
  417f40:	blr	x3
  417f44:	str	x0, [sp, #120]
  417f48:	b	417f54 <argp_usage@@Base+0x3ff8>
  417f4c:	ldr	x0, [sp, #96]
  417f50:	str	x0, [sp, #120]
  417f54:	ldr	x0, [sp, #120]
  417f58:	cmp	x0, #0x0
  417f5c:	b.eq	417fb4 <argp_usage@@Base+0x4058>  // b.none
  417f60:	ldr	w0, [sp, #40]
  417f64:	cmp	w0, #0x0
  417f68:	b.eq	417f78 <argp_usage@@Base+0x401c>  // b.none
  417f6c:	mov	w1, #0xa                   	// #10
  417f70:	ldr	x0, [sp, #24]
  417f74:	bl	41b478 <argp_failure@@Base+0x2c28>
  417f78:	ldr	x1, [sp, #120]
  417f7c:	ldr	x0, [sp, #24]
  417f80:	bl	41b410 <argp_failure@@Base+0x2bc0>
  417f84:	ldr	x0, [sp, #24]
  417f88:	bl	41b614 <argp_failure@@Base+0x2dc4>
  417f8c:	mov	x1, x0
  417f90:	ldr	x0, [sp, #24]
  417f94:	ldr	x0, [x0, #8]
  417f98:	cmp	x1, x0
  417f9c:	b.ls	417fac <argp_usage@@Base+0x4050>  // b.plast
  417fa0:	mov	w1, #0xa                   	// #10
  417fa4:	ldr	x0, [sp, #24]
  417fa8:	bl	41b478 <argp_failure@@Base+0x2c28>
  417fac:	mov	w0, #0x1                   	// #1
  417fb0:	str	w0, [sp, #84]
  417fb4:	ldr	x0, [sp, #120]
  417fb8:	cmp	x0, #0x0
  417fbc:	b.eq	417fd8 <argp_usage@@Base+0x407c>  // b.none
  417fc0:	ldr	x1, [sp, #120]
  417fc4:	ldr	x0, [sp, #96]
  417fc8:	cmp	x1, x0
  417fcc:	b.eq	417fd8 <argp_usage@@Base+0x407c>  // b.none
  417fd0:	ldr	x0, [sp, #120]
  417fd4:	bl	402640 <free@plt>
  417fd8:	ldr	x0, [sp, #112]
  417fdc:	cmp	x0, #0x0
  417fe0:	b.eq	417ff8 <argp_usage@@Base+0x409c>  // b.none
  417fe4:	ldr	x0, [sp, #104]
  417fe8:	cmp	x0, #0x0
  417fec:	b.eq	417ff8 <argp_usage@@Base+0x409c>  // b.none
  417ff0:	ldr	x0, [sp, #112]
  417ff4:	bl	402640 <free@plt>
  417ff8:	ldr	w0, [sp, #44]
  417ffc:	cmp	w0, #0x0
  418000:	b.eq	4180a8 <argp_usage@@Base+0x414c>  // b.none
  418004:	ldr	x0, [sp, #56]
  418008:	ldr	x0, [x0, #40]
  41800c:	cmp	x0, #0x0
  418010:	b.eq	4180a8 <argp_usage@@Base+0x414c>  // b.none
  418014:	ldr	x0, [sp, #56]
  418018:	ldr	x3, [x0, #40]
  41801c:	ldr	x2, [sp, #88]
  418020:	mov	x1, #0x0                   	// #0
  418024:	mov	w0, #0x4                   	// #4
  418028:	movk	w0, #0x200, lsl #16
  41802c:	blr	x3
  418030:	str	x0, [sp, #120]
  418034:	ldr	x0, [sp, #120]
  418038:	cmp	x0, #0x0
  41803c:	b.eq	4180a8 <argp_usage@@Base+0x414c>  // b.none
  418040:	ldr	w0, [sp, #84]
  418044:	cmp	w0, #0x0
  418048:	b.ne	418058 <argp_usage@@Base+0x40fc>  // b.any
  41804c:	ldr	w0, [sp, #40]
  418050:	cmp	w0, #0x0
  418054:	b.eq	418064 <argp_usage@@Base+0x4108>  // b.none
  418058:	mov	w1, #0xa                   	// #10
  41805c:	ldr	x0, [sp, #24]
  418060:	bl	41b478 <argp_failure@@Base+0x2c28>
  418064:	ldr	x1, [sp, #120]
  418068:	ldr	x0, [sp, #24]
  41806c:	bl	41b410 <argp_failure@@Base+0x2bc0>
  418070:	ldr	x0, [sp, #120]
  418074:	bl	402640 <free@plt>
  418078:	ldr	x0, [sp, #24]
  41807c:	bl	41b614 <argp_failure@@Base+0x2dc4>
  418080:	mov	x1, x0
  418084:	ldr	x0, [sp, #24]
  418088:	ldr	x0, [x0, #8]
  41808c:	cmp	x1, x0
  418090:	b.ls	4180a0 <argp_usage@@Base+0x4144>  // b.plast
  418094:	mov	w1, #0xa                   	// #10
  418098:	ldr	x0, [sp, #24]
  41809c:	bl	41b478 <argp_failure@@Base+0x2c28>
  4180a0:	mov	w0, #0x1                   	// #1
  4180a4:	str	w0, [sp, #84]
  4180a8:	ldr	x0, [sp, #72]
  4180ac:	cmp	x0, #0x0
  4180b0:	b.eq	418140 <argp_usage@@Base+0x41e4>  // b.none
  4180b4:	b	418118 <argp_usage@@Base+0x41bc>
  4180b8:	ldr	x0, [sp, #72]
  4180bc:	add	x1, x0, #0x20
  4180c0:	str	x1, [sp, #72]
  4180c4:	ldr	x6, [x0]
  4180c8:	ldr	w0, [sp, #84]
  4180cc:	cmp	w0, #0x0
  4180d0:	b.ne	4180e0 <argp_usage@@Base+0x4184>  // b.any
  4180d4:	ldr	w0, [sp, #40]
  4180d8:	cmp	w0, #0x0
  4180dc:	b.eq	4180e8 <argp_usage@@Base+0x418c>  // b.none
  4180e0:	mov	w0, #0x1                   	// #1
  4180e4:	b	4180ec <argp_usage@@Base+0x4190>
  4180e8:	mov	w0, #0x0                   	// #0
  4180ec:	ldr	x5, [sp, #24]
  4180f0:	ldr	w4, [sp, #36]
  4180f4:	mov	w3, w0
  4180f8:	ldr	w2, [sp, #44]
  4180fc:	ldr	x1, [sp, #48]
  418100:	mov	x0, x6
  418104:	bl	417de0 <argp_usage@@Base+0x3e84>
  418108:	mov	w1, w0
  41810c:	ldr	w0, [sp, #84]
  418110:	orr	w0, w0, w1
  418114:	str	w0, [sp, #84]
  418118:	ldr	x0, [sp, #72]
  41811c:	ldr	x0, [x0]
  418120:	cmp	x0, #0x0
  418124:	b.eq	418140 <argp_usage@@Base+0x41e4>  // b.none
  418128:	ldr	w0, [sp, #36]
  41812c:	cmp	w0, #0x0
  418130:	b.eq	4180b8 <argp_usage@@Base+0x415c>  // b.none
  418134:	ldr	w0, [sp, #84]
  418138:	cmp	w0, #0x0
  41813c:	b.eq	4180b8 <argp_usage@@Base+0x415c>  // b.none
  418140:	ldr	w0, [sp, #84]
  418144:	ldp	x29, x30, [sp], #128
  418148:	ret
  41814c:	stp	x29, x30, [sp, #-144]!
  418150:	mov	x29, sp
  418154:	str	x0, [x29, #56]
  418158:	str	x1, [x29, #48]
  41815c:	str	x2, [x29, #40]
  418160:	str	w3, [x29, #36]
  418164:	str	x4, [x29, #24]
  418168:	str	wzr, [x29, #140]
  41816c:	str	xzr, [x29, #128]
  418170:	ldr	x0, [x29, #40]
  418174:	cmp	x0, #0x0
  418178:	b.eq	418554 <argp_usage@@Base+0x45f8>  // b.none
  41817c:	ldr	x0, [x29, #40]
  418180:	bl	402330 <flockfile@plt>
  418184:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  418188:	add	x0, x0, #0xfb8
  41818c:	ldr	w0, [x0, #36]
  418190:	cmp	w0, #0x0
  418194:	b.ne	4181a0 <argp_usage@@Base+0x4244>  // b.any
  418198:	ldr	x0, [x29, #48]
  41819c:	bl	4151e4 <argp_usage@@Base+0x1288>
  4181a0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4181a4:	add	x0, x0, #0xfb8
  4181a8:	ldr	w0, [x0, #32]
  4181ac:	sxtw	x0, w0
  4181b0:	mov	x3, #0x0                   	// #0
  4181b4:	mov	x2, x0
  4181b8:	mov	x1, #0x0                   	// #0
  4181bc:	ldr	x0, [x29, #40]
  4181c0:	bl	41a688 <argp_failure@@Base+0x1e38>
  4181c4:	str	x0, [x29, #112]
  4181c8:	ldr	x0, [x29, #112]
  4181cc:	cmp	x0, #0x0
  4181d0:	b.ne	4181e0 <argp_usage@@Base+0x4284>  // b.any
  4181d4:	ldr	x0, [x29, #40]
  4181d8:	bl	402480 <funlockfile@plt>
  4181dc:	b	418558 <argp_usage@@Base+0x45fc>
  4181e0:	ldr	w1, [x29, #36]
  4181e4:	mov	w0, #0xb                   	// #11
  4181e8:	and	w0, w1, w0
  4181ec:	cmp	w0, #0x0
  4181f0:	b.eq	418234 <argp_usage@@Base+0x42d8>  // b.none
  4181f4:	mov	x1, #0x0                   	// #0
  4181f8:	ldr	x0, [x29, #56]
  4181fc:	bl	417a34 <argp_usage@@Base+0x3ad8>
  418200:	str	x0, [x29, #128]
  418204:	mov	w2, #0xffffffff            	// #-1
  418208:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41820c:	add	x1, x0, #0x340
  418210:	ldr	x0, [x29, #128]
  418214:	bl	415e4c <argp_usage@@Base+0x1ef0>
  418218:	mov	w2, #0xffffffff            	// #-1
  41821c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  418220:	add	x1, x0, #0x348
  418224:	ldr	x0, [x29, #128]
  418228:	bl	415e4c <argp_usage@@Base+0x1ef0>
  41822c:	ldr	x0, [x29, #128]
  418230:	bl	4164e8 <argp_usage@@Base+0x258c>
  418234:	ldr	w0, [x29, #36]
  418238:	and	w0, w0, #0x3
  41823c:	cmp	w0, #0x0
  418240:	b.eq	4183d0 <argp_usage@@Base+0x4474>  // b.none
  418244:	mov	w0, #0x1                   	// #1
  418248:	str	w0, [x29, #124]
  41824c:	ldr	x0, [x29, #56]
  418250:	bl	417b1c <argp_usage@@Base+0x3bc0>
  418254:	str	x0, [x29, #104]
  418258:	ldr	x0, [x29, #104]
  41825c:	add	x0, x0, #0xf
  418260:	lsr	x0, x0, #4
  418264:	lsl	x0, x0, #4
  418268:	sub	sp, sp, x0
  41826c:	mov	x0, sp
  418270:	add	x0, x0, #0xf
  418274:	lsr	x0, x0, #4
  418278:	lsl	x0, x0, #4
  41827c:	str	x0, [x29, #96]
  418280:	ldr	x2, [x29, #104]
  418284:	mov	w1, #0x0                   	// #0
  418288:	ldr	x0, [x29, #96]
  41828c:	bl	4024c0 <memset@plt>
  418290:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  418294:	add	x0, x0, #0xfb8
  418298:	ldr	w0, [x0, #28]
  41829c:	sxtw	x0, w0
  4182a0:	mov	x1, x0
  4182a4:	ldr	x0, [x29, #112]
  4182a8:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  4182ac:	str	w0, [x29, #92]
  4182b0:	ldr	x0, [x29, #96]
  4182b4:	str	x0, [x29, #72]
  4182b8:	ldr	w0, [x29, #124]
  4182bc:	cmp	w0, #0x0
  4182c0:	b.eq	4182e4 <argp_usage@@Base+0x4388>  // b.none
  4182c4:	ldr	x3, [x29, #24]
  4182c8:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4182cc:	add	x2, x0, #0x350
  4182d0:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4182d4:	add	x1, x0, #0x358
  4182d8:	ldr	x0, [x29, #112]
  4182dc:	bl	41b24c <argp_failure@@Base+0x29fc>
  4182e0:	b	418300 <argp_usage@@Base+0x43a4>
  4182e4:	ldr	x3, [x29, #24]
  4182e8:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4182ec:	add	x2, x0, #0x360
  4182f0:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  4182f4:	add	x1, x0, #0x358
  4182f8:	ldr	x0, [x29, #112]
  4182fc:	bl	41b24c <argp_failure@@Base+0x29fc>
  418300:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  418304:	add	x0, x0, #0xfb8
  418308:	ldr	w0, [x0, #28]
  41830c:	sxtw	x0, w0
  418310:	mov	x1, x0
  418314:	ldr	x0, [x29, #112]
  418318:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  41831c:	str	w0, [x29, #88]
  418320:	ldr	w0, [x29, #36]
  418324:	and	w0, w0, #0x2
  418328:	cmp	w0, #0x0
  41832c:	b.eq	418354 <argp_usage@@Base+0x43f8>  // b.none
  418330:	ldr	x0, [x29, #128]
  418334:	ldr	w0, [x0, #8]
  418338:	cmp	w0, #0x0
  41833c:	b.eq	41836c <argp_usage@@Base+0x4410>  // b.none
  418340:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  418344:	add	x1, x0, #0x368
  418348:	ldr	x0, [x29, #112]
  41834c:	bl	41b410 <argp_failure@@Base+0x2bc0>
  418350:	b	41836c <argp_usage@@Base+0x4410>
  418354:	ldr	x1, [x29, #112]
  418358:	ldr	x0, [x29, #128]
  41835c:	bl	4177a4 <argp_usage@@Base+0x3848>
  418360:	ldr	w0, [x29, #36]
  418364:	orr	w0, w0, #0x2
  418368:	str	w0, [x29, #36]
  41836c:	add	x0, x29, #0x48
  418370:	ldr	x4, [x29, #112]
  418374:	mov	w3, #0x1                   	// #1
  418378:	mov	x2, x0
  41837c:	ldr	x1, [x29, #48]
  418380:	ldr	x0, [x29, #56]
  418384:	bl	417bbc <argp_usage@@Base+0x3c60>
  418388:	str	w0, [x29, #84]
  41838c:	ldrsw	x0, [x29, #92]
  418390:	mov	x1, x0
  418394:	ldr	x0, [x29, #112]
  418398:	bl	41b5b0 <argp_failure@@Base+0x2d60>
  41839c:	ldrsw	x0, [x29, #88]
  4183a0:	mov	x1, x0
  4183a4:	ldr	x0, [x29, #112]
  4183a8:	bl	41b4e8 <argp_failure@@Base+0x2c98>
  4183ac:	mov	w1, #0xa                   	// #10
  4183b0:	ldr	x0, [x29, #112]
  4183b4:	bl	41b478 <argp_failure@@Base+0x2c28>
  4183b8:	mov	w0, #0x1                   	// #1
  4183bc:	str	w0, [x29, #140]
  4183c0:	str	wzr, [x29, #124]
  4183c4:	ldr	w0, [x29, #84]
  4183c8:	cmp	w0, #0x0
  4183cc:	b.ne	418290 <argp_usage@@Base+0x4334>  // b.any
  4183d0:	ldr	w0, [x29, #36]
  4183d4:	and	w0, w0, #0x10
  4183d8:	cmp	w0, #0x0
  4183dc:	b.eq	41840c <argp_usage@@Base+0x44b0>  // b.none
  4183e0:	ldr	x5, [x29, #112]
  4183e4:	mov	w4, #0x1                   	// #1
  4183e8:	mov	w3, #0x0                   	// #0
  4183ec:	mov	w2, #0x0                   	// #0
  4183f0:	ldr	x1, [x29, #48]
  4183f4:	ldr	x0, [x29, #56]
  4183f8:	bl	417de0 <argp_usage@@Base+0x3e84>
  4183fc:	mov	w1, w0
  418400:	ldr	w0, [x29, #140]
  418404:	orr	w0, w0, w1
  418408:	str	w0, [x29, #140]
  41840c:	ldr	w0, [x29, #36]
  418410:	and	w0, w0, #0x4
  418414:	cmp	w0, #0x0
  418418:	b.eq	41843c <argp_usage@@Base+0x44e0>  // b.none
  41841c:	ldr	x3, [x29, #24]
  418420:	ldr	x2, [x29, #24]
  418424:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  418428:	add	x1, x0, #0x378
  41842c:	ldr	x0, [x29, #112]
  418430:	bl	41b24c <argp_failure@@Base+0x29fc>
  418434:	mov	w0, #0x1                   	// #1
  418438:	str	w0, [x29, #140]
  41843c:	ldr	w0, [x29, #36]
  418440:	and	w0, w0, #0x8
  418444:	cmp	w0, #0x0
  418448:	b.eq	41848c <argp_usage@@Base+0x4530>  // b.none
  41844c:	ldr	x0, [x29, #128]
  418450:	ldr	w0, [x0, #8]
  418454:	cmp	w0, #0x0
  418458:	b.eq	41848c <argp_usage@@Base+0x4530>  // b.none
  41845c:	ldr	w0, [x29, #140]
  418460:	cmp	w0, #0x0
  418464:	b.eq	418474 <argp_usage@@Base+0x4518>  // b.none
  418468:	mov	w1, #0xa                   	// #10
  41846c:	ldr	x0, [x29, #112]
  418470:	bl	41b478 <argp_failure@@Base+0x2c28>
  418474:	ldr	x2, [x29, #112]
  418478:	ldr	x1, [x29, #48]
  41847c:	ldr	x0, [x29, #128]
  418480:	bl	4173d0 <argp_usage@@Base+0x3474>
  418484:	mov	w0, #0x1                   	// #1
  418488:	str	w0, [x29, #140]
  41848c:	ldr	w0, [x29, #36]
  418490:	and	w0, w0, #0x20
  418494:	cmp	w0, #0x0
  418498:	b.eq	4184c8 <argp_usage@@Base+0x456c>  // b.none
  41849c:	ldr	x5, [x29, #112]
  4184a0:	mov	w4, #0x0                   	// #0
  4184a4:	ldr	w3, [x29, #140]
  4184a8:	mov	w2, #0x1                   	// #1
  4184ac:	ldr	x1, [x29, #48]
  4184b0:	ldr	x0, [x29, #56]
  4184b4:	bl	417de0 <argp_usage@@Base+0x3e84>
  4184b8:	mov	w1, w0
  4184bc:	ldr	w0, [x29, #140]
  4184c0:	orr	w0, w0, w1
  4184c4:	str	w0, [x29, #140]
  4184c8:	ldr	w0, [x29, #36]
  4184cc:	and	w0, w0, #0x40
  4184d0:	cmp	w0, #0x0
  4184d4:	b.eq	41852c <argp_usage@@Base+0x45d0>  // b.none
  4184d8:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  4184dc:	add	x0, x0, #0x8b0
  4184e0:	ldr	x0, [x0]
  4184e4:	cmp	x0, #0x0
  4184e8:	b.eq	41852c <argp_usage@@Base+0x45d0>  // b.none
  4184ec:	ldr	w0, [x29, #140]
  4184f0:	cmp	w0, #0x0
  4184f4:	b.eq	418504 <argp_usage@@Base+0x45a8>  // b.none
  4184f8:	mov	w1, #0xa                   	// #10
  4184fc:	ldr	x0, [x29, #112]
  418500:	bl	41b478 <argp_failure@@Base+0x2c28>
  418504:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  418508:	add	x0, x0, #0x8b0
  41850c:	ldr	x0, [x0]
  418510:	mov	x2, x0
  418514:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  418518:	add	x1, x0, #0x3b0
  41851c:	ldr	x0, [x29, #112]
  418520:	bl	41b24c <argp_failure@@Base+0x29fc>
  418524:	mov	w0, #0x1                   	// #1
  418528:	str	w0, [x29, #140]
  41852c:	ldr	x0, [x29, #40]
  418530:	bl	402480 <funlockfile@plt>
  418534:	ldr	x0, [x29, #128]
  418538:	cmp	x0, #0x0
  41853c:	b.eq	418548 <argp_usage@@Base+0x45ec>  // b.none
  418540:	ldr	x0, [x29, #128]
  418544:	bl	415ae8 <argp_usage@@Base+0x1b8c>
  418548:	ldr	x0, [x29, #112]
  41854c:	bl	41a75c <argp_failure@@Base+0x1f0c>
  418550:	b	418558 <argp_usage@@Base+0x45fc>
  418554:	nop
  418558:	mov	sp, x29
  41855c:	ldp	x29, x30, [sp], #144
  418560:	ret

0000000000418564 <argp_help@@Base>:
  418564:	stp	x29, x30, [sp, #-144]!
  418568:	mov	x29, sp
  41856c:	str	x0, [sp, #40]
  418570:	str	x1, [sp, #32]
  418574:	str	w2, [sp, #28]
  418578:	str	x3, [sp, #16]
  41857c:	add	x0, sp, #0x30
  418580:	mov	x2, #0x60                  	// #96
  418584:	mov	w1, #0x0                   	// #0
  418588:	bl	4024c0 <memset@plt>
  41858c:	ldr	x0, [sp, #40]
  418590:	str	x0, [sp, #48]
  418594:	add	x0, sp, #0x30
  418598:	ldr	x4, [sp, #16]
  41859c:	ldr	w3, [sp, #28]
  4185a0:	ldr	x2, [sp, #32]
  4185a4:	mov	x1, x0
  4185a8:	ldr	x0, [sp, #40]
  4185ac:	bl	41814c <argp_usage@@Base+0x41f0>
  4185b0:	nop
  4185b4:	ldp	x29, x30, [sp], #144
  4185b8:	ret

00000000004185bc <argp_state_help@@Base>:
  4185bc:	stp	x29, x30, [sp, #-48]!
  4185c0:	mov	x29, sp
  4185c4:	str	x0, [sp, #40]
  4185c8:	str	x1, [sp, #32]
  4185cc:	str	w2, [sp, #28]
  4185d0:	ldr	x0, [sp, #40]
  4185d4:	cmp	x0, #0x0
  4185d8:	b.eq	4185f0 <argp_state_help@@Base+0x34>  // b.none
  4185dc:	ldr	x0, [sp, #40]
  4185e0:	ldr	w0, [x0, #28]
  4185e4:	and	w0, w0, #0x2
  4185e8:	cmp	w0, #0x0
  4185ec:	b.ne	4186d8 <argp_state_help@@Base+0x11c>  // b.any
  4185f0:	ldr	x0, [sp, #32]
  4185f4:	cmp	x0, #0x0
  4185f8:	b.eq	4186d8 <argp_state_help@@Base+0x11c>  // b.none
  4185fc:	ldr	x0, [sp, #40]
  418600:	cmp	x0, #0x0
  418604:	b.eq	418628 <argp_state_help@@Base+0x6c>  // b.none
  418608:	ldr	x0, [sp, #40]
  41860c:	ldr	w0, [x0, #28]
  418610:	and	w0, w0, #0x40
  418614:	cmp	w0, #0x0
  418618:	b.eq	418628 <argp_state_help@@Base+0x6c>  // b.none
  41861c:	ldr	w0, [sp, #28]
  418620:	orr	w0, w0, #0x80
  418624:	str	w0, [sp, #28]
  418628:	ldr	x0, [sp, #40]
  41862c:	cmp	x0, #0x0
  418630:	b.eq	418640 <argp_state_help@@Base+0x84>  // b.none
  418634:	ldr	x0, [sp, #40]
  418638:	ldr	x5, [x0]
  41863c:	b	418644 <argp_state_help@@Base+0x88>
  418640:	mov	x5, #0x0                   	// #0
  418644:	ldr	x0, [sp, #40]
  418648:	cmp	x0, #0x0
  41864c:	b.eq	41865c <argp_state_help@@Base+0xa0>  // b.none
  418650:	ldr	x0, [sp, #40]
  418654:	ldr	x0, [x0, #64]
  418658:	b	418668 <argp_state_help@@Base+0xac>
  41865c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  418660:	add	x0, x0, #0x20
  418664:	ldr	x0, [x0]
  418668:	mov	x4, x0
  41866c:	ldr	w3, [sp, #28]
  418670:	ldr	x2, [sp, #32]
  418674:	ldr	x1, [sp, #40]
  418678:	mov	x0, x5
  41867c:	bl	41814c <argp_usage@@Base+0x41f0>
  418680:	ldr	x0, [sp, #40]
  418684:	cmp	x0, #0x0
  418688:	b.eq	4186a0 <argp_state_help@@Base+0xe4>  // b.none
  41868c:	ldr	x0, [sp, #40]
  418690:	ldr	w0, [x0, #28]
  418694:	and	w0, w0, #0x20
  418698:	cmp	w0, #0x0
  41869c:	b.ne	4186d8 <argp_state_help@@Base+0x11c>  // b.any
  4186a0:	ldr	w0, [sp, #28]
  4186a4:	and	w0, w0, #0x100
  4186a8:	cmp	w0, #0x0
  4186ac:	b.eq	4186c0 <argp_state_help@@Base+0x104>  // b.none
  4186b0:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  4186b4:	add	x0, x0, #0xff0
  4186b8:	ldr	w0, [x0]
  4186bc:	bl	4022e0 <exit@plt>
  4186c0:	ldr	w0, [sp, #28]
  4186c4:	and	w0, w0, #0x200
  4186c8:	cmp	w0, #0x0
  4186cc:	b.eq	4186d8 <argp_state_help@@Base+0x11c>  // b.none
  4186d0:	mov	w0, #0x0                   	// #0
  4186d4:	bl	4022e0 <exit@plt>
  4186d8:	nop
  4186dc:	ldp	x29, x30, [sp], #48
  4186e0:	ret

00000000004186e4 <argp_error@@Base>:
  4186e4:	stp	x29, x30, [sp, #-288]!
  4186e8:	mov	x29, sp
  4186ec:	str	x0, [sp, #56]
  4186f0:	str	x1, [sp, #48]
  4186f4:	str	x2, [sp, #240]
  4186f8:	str	x3, [sp, #248]
  4186fc:	str	x4, [sp, #256]
  418700:	str	x5, [sp, #264]
  418704:	str	x6, [sp, #272]
  418708:	str	x7, [sp, #280]
  41870c:	str	q0, [sp, #112]
  418710:	str	q1, [sp, #128]
  418714:	str	q2, [sp, #144]
  418718:	str	q3, [sp, #160]
  41871c:	str	q4, [sp, #176]
  418720:	str	q5, [sp, #192]
  418724:	str	q6, [sp, #208]
  418728:	str	q7, [sp, #224]
  41872c:	ldr	x0, [sp, #56]
  418730:	cmp	x0, #0x0
  418734:	b.eq	41874c <argp_error@@Base+0x68>  // b.none
  418738:	ldr	x0, [sp, #56]
  41873c:	ldr	w0, [x0, #28]
  418740:	and	w0, w0, #0x2
  418744:	cmp	w0, #0x0
  418748:	b.ne	418844 <argp_error@@Base+0x160>  // b.any
  41874c:	ldr	x0, [sp, #56]
  418750:	cmp	x0, #0x0
  418754:	b.eq	418764 <argp_error@@Base+0x80>  // b.none
  418758:	ldr	x0, [sp, #56]
  41875c:	ldr	x0, [x0, #72]
  418760:	b	418770 <argp_error@@Base+0x8c>
  418764:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  418768:	add	x0, x0, #0x0
  41876c:	ldr	x0, [x0]
  418770:	str	x0, [sp, #104]
  418774:	ldr	x0, [sp, #104]
  418778:	cmp	x0, #0x0
  41877c:	b.eq	418844 <argp_error@@Base+0x160>  // b.none
  418780:	ldr	x0, [sp, #104]
  418784:	bl	402330 <flockfile@plt>
  418788:	add	x0, sp, #0x120
  41878c:	str	x0, [sp, #72]
  418790:	add	x0, sp, #0x120
  418794:	str	x0, [sp, #80]
  418798:	add	x0, sp, #0xf0
  41879c:	str	x0, [sp, #88]
  4187a0:	mov	w0, #0xffffffd0            	// #-48
  4187a4:	str	w0, [sp, #96]
  4187a8:	mov	w0, #0xffffff80            	// #-128
  4187ac:	str	w0, [sp, #100]
  4187b0:	ldr	x0, [sp, #56]
  4187b4:	cmp	x0, #0x0
  4187b8:	b.eq	4187c8 <argp_error@@Base+0xe4>  // b.none
  4187bc:	ldr	x0, [sp, #56]
  4187c0:	ldr	x0, [x0, #64]
  4187c4:	b	4187d4 <argp_error@@Base+0xf0>
  4187c8:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4187cc:	add	x0, x0, #0x20
  4187d0:	ldr	x0, [x0]
  4187d4:	ldr	x1, [sp, #104]
  4187d8:	bl	4027b0 <fputs_unlocked@plt>
  4187dc:	ldr	x1, [sp, #104]
  4187e0:	mov	w0, #0x3a                  	// #58
  4187e4:	bl	402400 <putc_unlocked@plt>
  4187e8:	ldr	x1, [sp, #104]
  4187ec:	mov	w0, #0x20                  	// #32
  4187f0:	bl	402400 <putc_unlocked@plt>
  4187f4:	add	x2, sp, #0x10
  4187f8:	add	x3, sp, #0x48
  4187fc:	ldp	x0, x1, [x3]
  418800:	stp	x0, x1, [x2]
  418804:	ldp	x0, x1, [x3, #16]
  418808:	stp	x0, x1, [x2, #16]
  41880c:	add	x0, sp, #0x10
  418810:	mov	x2, x0
  418814:	ldr	x1, [sp, #48]
  418818:	ldr	x0, [sp, #104]
  41881c:	bl	4027f0 <vfprintf@plt>
  418820:	ldr	x1, [sp, #104]
  418824:	mov	w0, #0xa                   	// #10
  418828:	bl	402400 <putc_unlocked@plt>
  41882c:	mov	w2, #0x104                 	// #260
  418830:	ldr	x1, [sp, #104]
  418834:	ldr	x0, [sp, #56]
  418838:	bl	4185bc <argp_state_help@@Base>
  41883c:	ldr	x0, [sp, #104]
  418840:	bl	402480 <funlockfile@plt>
  418844:	nop
  418848:	ldp	x29, x30, [sp], #288
  41884c:	ret

0000000000418850 <argp_failure@@Base>:
  418850:	stp	x29, x30, [sp, #-464]!
  418854:	mov	x29, sp
  418858:	str	x0, [sp, #72]
  41885c:	str	w1, [sp, #68]
  418860:	str	w2, [sp, #64]
  418864:	str	x3, [sp, #56]
  418868:	str	x4, [sp, #432]
  41886c:	str	x5, [sp, #440]
  418870:	str	x6, [sp, #448]
  418874:	str	x7, [sp, #456]
  418878:	str	q0, [sp, #304]
  41887c:	str	q1, [sp, #320]
  418880:	str	q2, [sp, #336]
  418884:	str	q3, [sp, #352]
  418888:	str	q4, [sp, #368]
  41888c:	str	q5, [sp, #384]
  418890:	str	q6, [sp, #400]
  418894:	str	q7, [sp, #416]
  418898:	ldr	x0, [sp, #72]
  41889c:	cmp	x0, #0x0
  4188a0:	b.eq	4188b8 <argp_failure@@Base+0x68>  // b.none
  4188a4:	ldr	x0, [sp, #72]
  4188a8:	ldr	w0, [x0, #28]
  4188ac:	and	w0, w0, #0x2
  4188b0:	cmp	w0, #0x0
  4188b4:	b.ne	418a5c <argp_failure@@Base+0x20c>  // b.any
  4188b8:	ldr	x0, [sp, #72]
  4188bc:	cmp	x0, #0x0
  4188c0:	b.eq	4188d0 <argp_failure@@Base+0x80>  // b.none
  4188c4:	ldr	x0, [sp, #72]
  4188c8:	ldr	x0, [x0, #72]
  4188cc:	b	4188dc <argp_failure@@Base+0x8c>
  4188d0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4188d4:	add	x0, x0, #0x0
  4188d8:	ldr	x0, [x0]
  4188dc:	str	x0, [sp, #288]
  4188e0:	ldr	x0, [sp, #288]
  4188e4:	cmp	x0, #0x0
  4188e8:	b.eq	418a5c <argp_failure@@Base+0x20c>  // b.none
  4188ec:	ldr	x0, [sp, #288]
  4188f0:	bl	402330 <flockfile@plt>
  4188f4:	ldr	x0, [sp, #72]
  4188f8:	cmp	x0, #0x0
  4188fc:	b.eq	41890c <argp_failure@@Base+0xbc>  // b.none
  418900:	ldr	x0, [sp, #72]
  418904:	ldr	x0, [x0, #64]
  418908:	b	418918 <argp_failure@@Base+0xc8>
  41890c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  418910:	add	x0, x0, #0x20
  418914:	ldr	x0, [x0]
  418918:	ldr	x1, [sp, #288]
  41891c:	bl	4027b0 <fputs_unlocked@plt>
  418920:	ldr	x0, [sp, #56]
  418924:	cmp	x0, #0x0
  418928:	b.eq	418998 <argp_failure@@Base+0x148>  // b.none
  41892c:	add	x0, sp, #0x1d0
  418930:	str	x0, [sp, #88]
  418934:	add	x0, sp, #0x1d0
  418938:	str	x0, [sp, #96]
  41893c:	add	x0, sp, #0x1b0
  418940:	str	x0, [sp, #104]
  418944:	mov	w0, #0xffffffe0            	// #-32
  418948:	str	w0, [sp, #112]
  41894c:	mov	w0, #0xffffff80            	// #-128
  418950:	str	w0, [sp, #116]
  418954:	ldr	x1, [sp, #288]
  418958:	mov	w0, #0x3a                  	// #58
  41895c:	bl	402400 <putc_unlocked@plt>
  418960:	ldr	x1, [sp, #288]
  418964:	mov	w0, #0x20                  	// #32
  418968:	bl	402400 <putc_unlocked@plt>
  41896c:	add	x2, sp, #0x10
  418970:	add	x3, sp, #0x58
  418974:	ldp	x0, x1, [x3]
  418978:	stp	x0, x1, [x2]
  41897c:	ldp	x0, x1, [x3, #16]
  418980:	stp	x0, x1, [x2, #16]
  418984:	add	x0, sp, #0x10
  418988:	mov	x2, x0
  41898c:	ldr	x1, [sp, #56]
  418990:	ldr	x0, [sp, #288]
  418994:	bl	4027f0 <vfprintf@plt>
  418998:	ldr	w0, [sp, #64]
  41899c:	cmp	w0, #0x0
  4189a0:	b.eq	418a14 <argp_failure@@Base+0x1c4>  // b.none
  4189a4:	str	xzr, [sp, #296]
  4189a8:	ldr	x1, [sp, #288]
  4189ac:	mov	w0, #0x3a                  	// #58
  4189b0:	bl	402400 <putc_unlocked@plt>
  4189b4:	ldr	x1, [sp, #288]
  4189b8:	mov	w0, #0x20                  	// #32
  4189bc:	bl	402400 <putc_unlocked@plt>
  4189c0:	add	x0, sp, #0x58
  4189c4:	mov	x2, #0xc8                  	// #200
  4189c8:	mov	x1, x0
  4189cc:	ldr	w0, [sp, #64]
  4189d0:	bl	402510 <strerror_r@plt>
  4189d4:	str	x0, [sp, #296]
  4189d8:	ldr	x0, [sp, #296]
  4189dc:	cmp	x0, #0x0
  4189e0:	b.ne	418a08 <argp_failure@@Base+0x1b8>  // b.any
  4189e4:	ldr	w0, [sp, #64]
  4189e8:	bl	402570 <strerror@plt>
  4189ec:	str	x0, [sp, #296]
  4189f0:	ldr	x0, [sp, #296]
  4189f4:	cmp	x0, #0x0
  4189f8:	b.ne	418a08 <argp_failure@@Base+0x1b8>  // b.any
  4189fc:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  418a00:	add	x0, x0, #0x3c8
  418a04:	str	x0, [sp, #296]
  418a08:	ldr	x1, [sp, #288]
  418a0c:	ldr	x0, [sp, #296]
  418a10:	bl	4022d0 <fputs@plt>
  418a14:	ldr	x1, [sp, #288]
  418a18:	mov	w0, #0xa                   	// #10
  418a1c:	bl	402400 <putc_unlocked@plt>
  418a20:	ldr	x0, [sp, #288]
  418a24:	bl	402480 <funlockfile@plt>
  418a28:	ldr	w0, [sp, #68]
  418a2c:	cmp	w0, #0x0
  418a30:	b.eq	418a5c <argp_failure@@Base+0x20c>  // b.none
  418a34:	ldr	x0, [sp, #72]
  418a38:	cmp	x0, #0x0
  418a3c:	b.eq	418a54 <argp_failure@@Base+0x204>  // b.none
  418a40:	ldr	x0, [sp, #72]
  418a44:	ldr	w0, [x0, #28]
  418a48:	and	w0, w0, #0x20
  418a4c:	cmp	w0, #0x0
  418a50:	b.ne	418a5c <argp_failure@@Base+0x20c>  // b.any
  418a54:	ldr	w0, [sp, #68]
  418a58:	bl	4022e0 <exit@plt>
  418a5c:	nop
  418a60:	ldp	x29, x30, [sp], #464
  418a64:	ret
  418a68:	stp	x29, x30, [sp, #-144]!
  418a6c:	mov	x29, sp
  418a70:	str	x19, [sp, #16]
  418a74:	str	x0, [sp, #40]
  418a78:	mov	x19, x1
  418a7c:	str	xzr, [sp, #136]
  418a80:	add	x2, sp, #0x38
  418a84:	mov	x3, x19
  418a88:	ldp	x0, x1, [x3]
  418a8c:	stp	x0, x1, [x2]
  418a90:	ldp	x0, x1, [x3, #16]
  418a94:	stp	x0, x1, [x2, #16]
  418a98:	ldr	x0, [sp, #40]
  418a9c:	str	x0, [sp, #128]
  418aa0:	b	418b20 <argp_failure@@Base+0x2d0>
  418aa4:	ldr	w1, [sp, #80]
  418aa8:	ldr	x0, [sp, #56]
  418aac:	cmp	w1, #0x0
  418ab0:	b.lt	418ac4 <argp_failure@@Base+0x274>  // b.tstop
  418ab4:	add	x1, x0, #0xf
  418ab8:	and	x1, x1, #0xfffffffffffffff8
  418abc:	str	x1, [sp, #56]
  418ac0:	b	418af4 <argp_failure@@Base+0x2a4>
  418ac4:	add	w2, w1, #0x8
  418ac8:	str	w2, [sp, #80]
  418acc:	ldr	w2, [sp, #80]
  418ad0:	cmp	w2, #0x0
  418ad4:	b.le	418ae8 <argp_failure@@Base+0x298>
  418ad8:	add	x1, x0, #0xf
  418adc:	and	x1, x1, #0xfffffffffffffff8
  418ae0:	str	x1, [sp, #56]
  418ae4:	b	418af4 <argp_failure@@Base+0x2a4>
  418ae8:	ldr	x2, [sp, #64]
  418aec:	sxtw	x0, w1
  418af0:	add	x0, x2, x0
  418af4:	ldr	x0, [x0]
  418af8:	str	x0, [sp, #88]
  418afc:	ldr	x0, [sp, #88]
  418b00:	bl	4022c0 <strlen@plt>
  418b04:	mov	x1, x0
  418b08:	ldr	x0, [sp, #136]
  418b0c:	bl	41b66c <argp_failure@@Base+0x2e1c>
  418b10:	str	x0, [sp, #136]
  418b14:	ldr	x0, [sp, #128]
  418b18:	sub	x0, x0, #0x1
  418b1c:	str	x0, [sp, #128]
  418b20:	ldr	x0, [sp, #128]
  418b24:	cmp	x0, #0x0
  418b28:	b.ne	418aa4 <argp_failure@@Base+0x254>  // b.any
  418b2c:	ldr	x0, [sp, #136]
  418b30:	cmn	x0, #0x1
  418b34:	b.eq	418b48 <argp_failure@@Base+0x2f8>  // b.none
  418b38:	ldr	x1, [sp, #136]
  418b3c:	mov	x0, #0x7fffffff            	// #2147483647
  418b40:	cmp	x1, x0
  418b44:	b.ls	418b60 <argp_failure@@Base+0x310>  // b.plast
  418b48:	bl	402820 <__errno_location@plt>
  418b4c:	mov	x1, x0
  418b50:	mov	w0, #0x4b                  	// #75
  418b54:	str	w0, [x1]
  418b58:	mov	x0, #0x0                   	// #0
  418b5c:	b	418c2c <argp_failure@@Base+0x3dc>
  418b60:	ldr	x0, [sp, #136]
  418b64:	add	x0, x0, #0x1
  418b68:	bl	414c7c <argp_usage@@Base+0xd20>
  418b6c:	str	x0, [sp, #112]
  418b70:	ldr	x0, [sp, #112]
  418b74:	str	x0, [sp, #120]
  418b78:	ldr	x0, [sp, #40]
  418b7c:	str	x0, [sp, #128]
  418b80:	b	418c14 <argp_failure@@Base+0x3c4>
  418b84:	ldr	w1, [x19, #24]
  418b88:	ldr	x0, [x19]
  418b8c:	cmp	w1, #0x0
  418b90:	b.lt	418ba4 <argp_failure@@Base+0x354>  // b.tstop
  418b94:	add	x1, x0, #0xf
  418b98:	and	x1, x1, #0xfffffffffffffff8
  418b9c:	str	x1, [x19]
  418ba0:	b	418bd4 <argp_failure@@Base+0x384>
  418ba4:	add	w2, w1, #0x8
  418ba8:	str	w2, [x19, #24]
  418bac:	ldr	w2, [x19, #24]
  418bb0:	cmp	w2, #0x0
  418bb4:	b.le	418bc8 <argp_failure@@Base+0x378>
  418bb8:	add	x1, x0, #0xf
  418bbc:	and	x1, x1, #0xfffffffffffffff8
  418bc0:	str	x1, [x19]
  418bc4:	b	418bd4 <argp_failure@@Base+0x384>
  418bc8:	ldr	x2, [x19, #8]
  418bcc:	sxtw	x0, w1
  418bd0:	add	x0, x2, x0
  418bd4:	ldr	x0, [x0]
  418bd8:	str	x0, [sp, #104]
  418bdc:	ldr	x0, [sp, #104]
  418be0:	bl	4022c0 <strlen@plt>
  418be4:	str	x0, [sp, #96]
  418be8:	ldr	x2, [sp, #96]
  418bec:	ldr	x1, [sp, #104]
  418bf0:	ldr	x0, [sp, #120]
  418bf4:	bl	402260 <memcpy@plt>
  418bf8:	ldr	x1, [sp, #120]
  418bfc:	ldr	x0, [sp, #96]
  418c00:	add	x0, x1, x0
  418c04:	str	x0, [sp, #120]
  418c08:	ldr	x0, [sp, #128]
  418c0c:	sub	x0, x0, #0x1
  418c10:	str	x0, [sp, #128]
  418c14:	ldr	x0, [sp, #128]
  418c18:	cmp	x0, #0x0
  418c1c:	b.ne	418b84 <argp_failure@@Base+0x334>  // b.any
  418c20:	ldr	x0, [sp, #120]
  418c24:	strb	wzr, [x0]
  418c28:	ldr	x0, [sp, #112]
  418c2c:	ldr	x19, [sp, #16]
  418c30:	ldp	x29, x30, [sp], #144
  418c34:	ret
  418c38:	stp	x29, x30, [sp, #-112]!
  418c3c:	mov	x29, sp
  418c40:	str	x19, [sp, #16]
  418c44:	str	x0, [sp, #72]
  418c48:	mov	x19, x1
  418c4c:	str	xzr, [sp, #104]
  418c50:	ldr	x0, [sp, #72]
  418c54:	str	x0, [sp, #96]
  418c58:	ldr	x0, [sp, #96]
  418c5c:	ldrb	w0, [x0]
  418c60:	cmp	w0, #0x0
  418c64:	b.ne	418c94 <argp_failure@@Base+0x444>  // b.any
  418c68:	add	x2, sp, #0x20
  418c6c:	mov	x3, x19
  418c70:	ldp	x0, x1, [x3]
  418c74:	stp	x0, x1, [x2]
  418c78:	ldp	x0, x1, [x3, #16]
  418c7c:	stp	x0, x1, [x2, #16]
  418c80:	add	x0, sp, #0x20
  418c84:	mov	x1, x0
  418c88:	ldr	x0, [sp, #104]
  418c8c:	bl	418a68 <argp_failure@@Base+0x218>
  418c90:	b	418d3c <argp_failure@@Base+0x4ec>
  418c94:	ldr	x0, [sp, #96]
  418c98:	ldrb	w0, [x0]
  418c9c:	cmp	w0, #0x25
  418ca0:	b.ne	418cdc <argp_failure@@Base+0x48c>  // b.any
  418ca4:	ldr	x0, [sp, #96]
  418ca8:	add	x0, x0, #0x1
  418cac:	str	x0, [sp, #96]
  418cb0:	ldr	x0, [sp, #96]
  418cb4:	ldrb	w0, [x0]
  418cb8:	cmp	w0, #0x73
  418cbc:	b.ne	418ce4 <argp_failure@@Base+0x494>  // b.any
  418cc0:	ldr	x0, [sp, #96]
  418cc4:	add	x0, x0, #0x1
  418cc8:	str	x0, [sp, #96]
  418ccc:	ldr	x0, [sp, #104]
  418cd0:	add	x0, x0, #0x1
  418cd4:	str	x0, [sp, #104]
  418cd8:	b	418c58 <argp_failure@@Base+0x408>
  418cdc:	nop
  418ce0:	b	418ce8 <argp_failure@@Base+0x498>
  418ce4:	nop
  418ce8:	add	x2, sp, #0x20
  418cec:	mov	x3, x19
  418cf0:	ldp	x0, x1, [x3]
  418cf4:	stp	x0, x1, [x2]
  418cf8:	ldp	x0, x1, [x3, #16]
  418cfc:	stp	x0, x1, [x2, #16]
  418d00:	add	x1, sp, #0x20
  418d04:	add	x0, sp, #0x58
  418d08:	mov	x2, x1
  418d0c:	ldr	x1, [sp, #72]
  418d10:	bl	402670 <vasprintf@plt>
  418d14:	cmp	w0, #0x0
  418d18:	b.ge	418d38 <argp_failure@@Base+0x4e8>  // b.tcont
  418d1c:	bl	402820 <__errno_location@plt>
  418d20:	ldr	w0, [x0]
  418d24:	cmp	w0, #0xc
  418d28:	b.ne	418d30 <argp_failure@@Base+0x4e0>  // b.any
  418d2c:	bl	414e10 <argp_usage@@Base+0xeb4>
  418d30:	mov	x0, #0x0                   	// #0
  418d34:	b	418d3c <argp_failure@@Base+0x4ec>
  418d38:	ldr	x0, [sp, #88]
  418d3c:	ldr	x19, [sp, #16]
  418d40:	ldp	x29, x30, [sp], #112
  418d44:	ret
  418d48:	str	x19, [sp, #-64]!
  418d4c:	str	x0, [sp, #24]
  418d50:	str	x1, [sp, #16]
  418d54:	ldr	x0, [sp, #16]
  418d58:	ldr	w0, [x0, #48]
  418d5c:	str	w0, [sp, #60]
  418d60:	ldr	x0, [sp, #16]
  418d64:	ldr	w0, [x0, #52]
  418d68:	str	w0, [sp, #52]
  418d6c:	ldr	x0, [sp, #16]
  418d70:	ldr	w0, [x0]
  418d74:	str	w0, [sp, #56]
  418d78:	b	418f20 <argp_failure@@Base+0x6d0>
  418d7c:	ldr	w1, [sp, #56]
  418d80:	ldr	w0, [sp, #52]
  418d84:	sub	w1, w1, w0
  418d88:	ldr	w2, [sp, #52]
  418d8c:	ldr	w0, [sp, #60]
  418d90:	sub	w0, w2, w0
  418d94:	cmp	w1, w0
  418d98:	b.le	418e70 <argp_failure@@Base+0x620>
  418d9c:	ldr	w1, [sp, #52]
  418da0:	ldr	w0, [sp, #60]
  418da4:	sub	w0, w1, w0
  418da8:	str	w0, [sp, #36]
  418dac:	mov	w19, #0x0                   	// #0
  418db0:	b	418e50 <argp_failure@@Base+0x600>
  418db4:	ldr	w0, [sp, #60]
  418db8:	add	w0, w19, w0
  418dbc:	sxtw	x0, w0
  418dc0:	lsl	x0, x0, #3
  418dc4:	ldr	x1, [sp, #24]
  418dc8:	add	x0, x1, x0
  418dcc:	ldr	x0, [x0]
  418dd0:	str	x0, [sp, #40]
  418dd4:	ldr	w1, [sp, #52]
  418dd8:	ldr	w0, [sp, #60]
  418ddc:	sub	w0, w1, w0
  418de0:	ldr	w1, [sp, #56]
  418de4:	sub	w0, w1, w0
  418de8:	add	w0, w19, w0
  418dec:	sxtw	x0, w0
  418df0:	lsl	x0, x0, #3
  418df4:	ldr	x1, [sp, #24]
  418df8:	add	x1, x1, x0
  418dfc:	ldr	w0, [sp, #60]
  418e00:	add	w0, w19, w0
  418e04:	sxtw	x0, w0
  418e08:	lsl	x0, x0, #3
  418e0c:	ldr	x2, [sp, #24]
  418e10:	add	x0, x2, x0
  418e14:	ldr	x1, [x1]
  418e18:	str	x1, [x0]
  418e1c:	ldr	w1, [sp, #52]
  418e20:	ldr	w0, [sp, #60]
  418e24:	sub	w0, w1, w0
  418e28:	ldr	w1, [sp, #56]
  418e2c:	sub	w0, w1, w0
  418e30:	add	w0, w19, w0
  418e34:	sxtw	x0, w0
  418e38:	lsl	x0, x0, #3
  418e3c:	ldr	x1, [sp, #24]
  418e40:	add	x0, x1, x0
  418e44:	ldr	x1, [sp, #40]
  418e48:	str	x1, [x0]
  418e4c:	add	w19, w19, #0x1
  418e50:	ldr	w0, [sp, #36]
  418e54:	cmp	w19, w0
  418e58:	b.lt	418db4 <argp_failure@@Base+0x564>  // b.tstop
  418e5c:	ldr	w1, [sp, #56]
  418e60:	ldr	w0, [sp, #36]
  418e64:	sub	w0, w1, w0
  418e68:	str	w0, [sp, #56]
  418e6c:	b	418f20 <argp_failure@@Base+0x6d0>
  418e70:	ldr	w1, [sp, #56]
  418e74:	ldr	w0, [sp, #52]
  418e78:	sub	w0, w1, w0
  418e7c:	str	w0, [sp, #48]
  418e80:	mov	w19, #0x0                   	// #0
  418e84:	b	418f04 <argp_failure@@Base+0x6b4>
  418e88:	ldr	w0, [sp, #60]
  418e8c:	add	w0, w19, w0
  418e90:	sxtw	x0, w0
  418e94:	lsl	x0, x0, #3
  418e98:	ldr	x1, [sp, #24]
  418e9c:	add	x0, x1, x0
  418ea0:	ldr	x0, [x0]
  418ea4:	str	x0, [sp, #40]
  418ea8:	ldr	w0, [sp, #52]
  418eac:	add	w0, w19, w0
  418eb0:	sxtw	x0, w0
  418eb4:	lsl	x0, x0, #3
  418eb8:	ldr	x1, [sp, #24]
  418ebc:	add	x1, x1, x0
  418ec0:	ldr	w0, [sp, #60]
  418ec4:	add	w0, w19, w0
  418ec8:	sxtw	x0, w0
  418ecc:	lsl	x0, x0, #3
  418ed0:	ldr	x2, [sp, #24]
  418ed4:	add	x0, x2, x0
  418ed8:	ldr	x1, [x1]
  418edc:	str	x1, [x0]
  418ee0:	ldr	w0, [sp, #52]
  418ee4:	add	w0, w19, w0
  418ee8:	sxtw	x0, w0
  418eec:	lsl	x0, x0, #3
  418ef0:	ldr	x1, [sp, #24]
  418ef4:	add	x0, x1, x0
  418ef8:	ldr	x1, [sp, #40]
  418efc:	str	x1, [x0]
  418f00:	add	w19, w19, #0x1
  418f04:	ldr	w0, [sp, #48]
  418f08:	cmp	w19, w0
  418f0c:	b.lt	418e88 <argp_failure@@Base+0x638>  // b.tstop
  418f10:	ldr	w1, [sp, #60]
  418f14:	ldr	w0, [sp, #48]
  418f18:	add	w0, w1, w0
  418f1c:	str	w0, [sp, #60]
  418f20:	ldr	w1, [sp, #56]
  418f24:	ldr	w0, [sp, #52]
  418f28:	cmp	w1, w0
  418f2c:	b.le	418f40 <argp_failure@@Base+0x6f0>
  418f30:	ldr	w1, [sp, #52]
  418f34:	ldr	w0, [sp, #60]
  418f38:	cmp	w1, w0
  418f3c:	b.gt	418d7c <argp_failure@@Base+0x52c>
  418f40:	ldr	x0, [sp, #16]
  418f44:	ldr	w1, [x0, #48]
  418f48:	ldr	x0, [sp, #16]
  418f4c:	ldr	w2, [x0]
  418f50:	ldr	x0, [sp, #16]
  418f54:	ldr	w0, [x0, #52]
  418f58:	sub	w0, w2, w0
  418f5c:	add	w1, w1, w0
  418f60:	ldr	x0, [sp, #16]
  418f64:	str	w1, [x0, #48]
  418f68:	ldr	x0, [sp, #16]
  418f6c:	ldr	w1, [x0]
  418f70:	ldr	x0, [sp, #16]
  418f74:	str	w1, [x0, #52]
  418f78:	nop
  418f7c:	ldr	x19, [sp], #64
  418f80:	ret
  418f84:	stp	x29, x30, [sp, #-48]!
  418f88:	mov	x29, sp
  418f8c:	str	w0, [sp, #44]
  418f90:	str	x1, [sp, #32]
  418f94:	str	x2, [sp, #24]
  418f98:	str	x3, [sp, #16]
  418f9c:	str	w4, [sp, #40]
  418fa0:	ldr	x0, [sp, #16]
  418fa4:	ldr	w1, [x0]
  418fa8:	ldr	x0, [sp, #16]
  418fac:	str	w1, [x0, #52]
  418fb0:	ldr	x0, [sp, #16]
  418fb4:	ldr	w1, [x0, #52]
  418fb8:	ldr	x0, [sp, #16]
  418fbc:	str	w1, [x0, #48]
  418fc0:	ldr	x0, [sp, #16]
  418fc4:	str	xzr, [x0, #32]
  418fc8:	ldr	w0, [sp, #40]
  418fcc:	cmp	w0, #0x0
  418fd0:	b.ne	418fe8 <argp_failure@@Base+0x798>  // b.any
  418fd4:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  418fd8:	add	x0, x0, #0x400
  418fdc:	bl	402840 <getenv@plt>
  418fe0:	cmp	x0, #0x0
  418fe4:	b.eq	418ff0 <argp_failure@@Base+0x7a0>  // b.none
  418fe8:	mov	w0, #0x1                   	// #1
  418fec:	b	418ff4 <argp_failure@@Base+0x7a4>
  418ff0:	mov	w0, #0x0                   	// #0
  418ff4:	ldr	x1, [sp, #16]
  418ff8:	str	w0, [x1, #44]
  418ffc:	ldr	x0, [sp, #24]
  419000:	ldrb	w0, [x0]
  419004:	cmp	w0, #0x2d
  419008:	b.ne	419028 <argp_failure@@Base+0x7d8>  // b.any
  41900c:	ldr	x0, [sp, #16]
  419010:	mov	w1, #0x2                   	// #2
  419014:	str	w1, [x0, #40]
  419018:	ldr	x0, [sp, #24]
  41901c:	add	x0, x0, #0x1
  419020:	str	x0, [sp, #24]
  419024:	b	419078 <argp_failure@@Base+0x828>
  419028:	ldr	x0, [sp, #24]
  41902c:	ldrb	w0, [x0]
  419030:	cmp	w0, #0x2b
  419034:	b.ne	419050 <argp_failure@@Base+0x800>  // b.any
  419038:	ldr	x0, [sp, #16]
  41903c:	str	wzr, [x0, #40]
  419040:	ldr	x0, [sp, #24]
  419044:	add	x0, x0, #0x1
  419048:	str	x0, [sp, #24]
  41904c:	b	419078 <argp_failure@@Base+0x828>
  419050:	ldr	x0, [sp, #16]
  419054:	ldr	w0, [x0, #44]
  419058:	cmp	w0, #0x0
  41905c:	b.eq	41906c <argp_failure@@Base+0x81c>  // b.none
  419060:	ldr	x0, [sp, #16]
  419064:	str	wzr, [x0, #40]
  419068:	b	419078 <argp_failure@@Base+0x828>
  41906c:	ldr	x0, [sp, #16]
  419070:	mov	w1, #0x1                   	// #1
  419074:	str	w1, [x0, #40]
  419078:	ldr	x0, [sp, #24]
  41907c:	ldp	x29, x30, [sp], #48
  419080:	ret
  419084:	stp	x29, x30, [sp, #-272]!
  419088:	mov	x29, sp
  41908c:	str	x19, [sp, #16]
  419090:	str	w0, [sp, #92]
  419094:	str	x1, [sp, #80]
  419098:	str	x2, [sp, #72]
  41909c:	str	x3, [sp, #64]
  4190a0:	str	x4, [sp, #56]
  4190a4:	str	w5, [sp, #88]
  4190a8:	str	x6, [sp, #48]
  4190ac:	str	w7, [sp, #44]
  4190b0:	ldr	x0, [sp, #48]
  4190b4:	ldr	w0, [x0, #4]
  4190b8:	str	w0, [sp, #268]
  4190bc:	ldr	w0, [sp, #92]
  4190c0:	cmp	w0, #0x0
  4190c4:	b.gt	4190d0 <argp_failure@@Base+0x880>
  4190c8:	mov	w0, #0xffffffff            	// #-1
  4190cc:	b	41a56c <argp_failure@@Base+0x1d1c>
  4190d0:	ldr	x0, [sp, #48]
  4190d4:	str	xzr, [x0, #16]
  4190d8:	ldr	x0, [sp, #48]
  4190dc:	ldr	w0, [x0]
  4190e0:	cmp	w0, #0x0
  4190e4:	b.eq	4190f8 <argp_failure@@Base+0x8a8>  // b.none
  4190e8:	ldr	x0, [sp, #48]
  4190ec:	ldr	w0, [x0, #24]
  4190f0:	cmp	w0, #0x0
  4190f4:	b.ne	419140 <argp_failure@@Base+0x8f0>  // b.any
  4190f8:	ldr	x0, [sp, #48]
  4190fc:	ldr	w0, [x0]
  419100:	cmp	w0, #0x0
  419104:	b.ne	419114 <argp_failure@@Base+0x8c4>  // b.any
  419108:	ldr	x0, [sp, #48]
  41910c:	mov	w1, #0x1                   	// #1
  419110:	str	w1, [x0]
  419114:	ldr	w4, [sp, #44]
  419118:	ldr	x3, [sp, #48]
  41911c:	ldr	x2, [sp, #72]
  419120:	ldr	x1, [sp, #80]
  419124:	ldr	w0, [sp, #92]
  419128:	bl	418f84 <argp_failure@@Base+0x734>
  41912c:	str	x0, [sp, #72]
  419130:	ldr	x0, [sp, #48]
  419134:	mov	w1, #0x1                   	// #1
  419138:	str	w1, [x0, #24]
  41913c:	b	41916c <argp_failure@@Base+0x91c>
  419140:	ldr	x0, [sp, #72]
  419144:	ldrb	w0, [x0]
  419148:	cmp	w0, #0x2d
  41914c:	b.eq	419160 <argp_failure@@Base+0x910>  // b.none
  419150:	ldr	x0, [sp, #72]
  419154:	ldrb	w0, [x0]
  419158:	cmp	w0, #0x2b
  41915c:	b.ne	41916c <argp_failure@@Base+0x91c>  // b.any
  419160:	ldr	x0, [sp, #72]
  419164:	add	x0, x0, #0x1
  419168:	str	x0, [sp, #72]
  41916c:	ldr	x0, [sp, #72]
  419170:	ldrb	w0, [x0]
  419174:	cmp	w0, #0x3a
  419178:	b.ne	419180 <argp_failure@@Base+0x930>  // b.any
  41917c:	str	wzr, [sp, #268]
  419180:	ldr	x0, [sp, #48]
  419184:	ldr	x0, [x0, #32]
  419188:	cmp	x0, #0x0
  41918c:	b.eq	4191a4 <argp_failure@@Base+0x954>  // b.none
  419190:	ldr	x0, [sp, #48]
  419194:	ldr	x0, [x0, #32]
  419198:	ldrb	w0, [x0]
  41919c:	cmp	w0, #0x0
  4191a0:	b.ne	419534 <argp_failure@@Base+0xce4>  // b.any
  4191a4:	ldr	x0, [sp, #48]
  4191a8:	ldr	w1, [x0, #52]
  4191ac:	ldr	x0, [sp, #48]
  4191b0:	ldr	w0, [x0]
  4191b4:	cmp	w1, w0
  4191b8:	b.le	4191cc <argp_failure@@Base+0x97c>
  4191bc:	ldr	x0, [sp, #48]
  4191c0:	ldr	w1, [x0]
  4191c4:	ldr	x0, [sp, #48]
  4191c8:	str	w1, [x0, #52]
  4191cc:	ldr	x0, [sp, #48]
  4191d0:	ldr	w1, [x0, #48]
  4191d4:	ldr	x0, [sp, #48]
  4191d8:	ldr	w0, [x0]
  4191dc:	cmp	w1, w0
  4191e0:	b.le	4191f4 <argp_failure@@Base+0x9a4>
  4191e4:	ldr	x0, [sp, #48]
  4191e8:	ldr	w1, [x0]
  4191ec:	ldr	x0, [sp, #48]
  4191f0:	str	w1, [x0, #48]
  4191f4:	ldr	x0, [sp, #48]
  4191f8:	ldr	w0, [x0, #40]
  4191fc:	cmp	w0, #0x1
  419200:	b.ne	4192fc <argp_failure@@Base+0xaac>  // b.any
  419204:	ldr	x0, [sp, #48]
  419208:	ldr	w1, [x0, #48]
  41920c:	ldr	x0, [sp, #48]
  419210:	ldr	w0, [x0, #52]
  419214:	cmp	w1, w0
  419218:	b.eq	419244 <argp_failure@@Base+0x9f4>  // b.none
  41921c:	ldr	x0, [sp, #48]
  419220:	ldr	w1, [x0, #52]
  419224:	ldr	x0, [sp, #48]
  419228:	ldr	w0, [x0]
  41922c:	cmp	w1, w0
  419230:	b.eq	419244 <argp_failure@@Base+0x9f4>  // b.none
  419234:	ldr	x1, [sp, #48]
  419238:	ldr	x0, [sp, #80]
  41923c:	bl	418d48 <argp_failure@@Base+0x4f8>
  419240:	b	41926c <argp_failure@@Base+0xa1c>
  419244:	ldr	x0, [sp, #48]
  419248:	ldr	w1, [x0, #52]
  41924c:	ldr	x0, [sp, #48]
  419250:	ldr	w0, [x0]
  419254:	cmp	w1, w0
  419258:	b.eq	419284 <argp_failure@@Base+0xa34>  // b.none
  41925c:	ldr	x0, [sp, #48]
  419260:	ldr	w1, [x0]
  419264:	ldr	x0, [sp, #48]
  419268:	str	w1, [x0, #48]
  41926c:	b	419284 <argp_failure@@Base+0xa34>
  419270:	ldr	x0, [sp, #48]
  419274:	ldr	w0, [x0]
  419278:	add	w1, w0, #0x1
  41927c:	ldr	x0, [sp, #48]
  419280:	str	w1, [x0]
  419284:	ldr	x0, [sp, #48]
  419288:	ldr	w0, [x0]
  41928c:	ldr	w1, [sp, #92]
  419290:	cmp	w1, w0
  419294:	b.le	4192ec <argp_failure@@Base+0xa9c>
  419298:	ldr	x0, [sp, #48]
  41929c:	ldr	w0, [x0]
  4192a0:	sxtw	x0, w0
  4192a4:	lsl	x0, x0, #3
  4192a8:	ldr	x1, [sp, #80]
  4192ac:	add	x0, x1, x0
  4192b0:	ldr	x0, [x0]
  4192b4:	ldrb	w0, [x0]
  4192b8:	cmp	w0, #0x2d
  4192bc:	b.ne	419270 <argp_failure@@Base+0xa20>  // b.any
  4192c0:	ldr	x0, [sp, #48]
  4192c4:	ldr	w0, [x0]
  4192c8:	sxtw	x0, w0
  4192cc:	lsl	x0, x0, #3
  4192d0:	ldr	x1, [sp, #80]
  4192d4:	add	x0, x1, x0
  4192d8:	ldr	x0, [x0]
  4192dc:	add	x0, x0, #0x1
  4192e0:	ldrb	w0, [x0]
  4192e4:	cmp	w0, #0x0
  4192e8:	b.eq	419270 <argp_failure@@Base+0xa20>  // b.none
  4192ec:	ldr	x0, [sp, #48]
  4192f0:	ldr	w1, [x0]
  4192f4:	ldr	x0, [sp, #48]
  4192f8:	str	w1, [x0, #52]
  4192fc:	ldr	x0, [sp, #48]
  419300:	ldr	w0, [x0]
  419304:	ldr	w1, [sp, #92]
  419308:	cmp	w1, w0
  41930c:	b.eq	4193d8 <argp_failure@@Base+0xb88>  // b.none
  419310:	ldr	x0, [sp, #48]
  419314:	ldr	w0, [x0]
  419318:	sxtw	x0, w0
  41931c:	lsl	x0, x0, #3
  419320:	ldr	x1, [sp, #80]
  419324:	add	x0, x1, x0
  419328:	ldr	x2, [x0]
  41932c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419330:	add	x1, x0, #0x410
  419334:	mov	x0, x2
  419338:	bl	402610 <strcmp@plt>
  41933c:	cmp	w0, #0x0
  419340:	b.ne	4193d8 <argp_failure@@Base+0xb88>  // b.any
  419344:	ldr	x0, [sp, #48]
  419348:	ldr	w0, [x0]
  41934c:	add	w1, w0, #0x1
  419350:	ldr	x0, [sp, #48]
  419354:	str	w1, [x0]
  419358:	ldr	x0, [sp, #48]
  41935c:	ldr	w1, [x0, #48]
  419360:	ldr	x0, [sp, #48]
  419364:	ldr	w0, [x0, #52]
  419368:	cmp	w1, w0
  41936c:	b.eq	419398 <argp_failure@@Base+0xb48>  // b.none
  419370:	ldr	x0, [sp, #48]
  419374:	ldr	w1, [x0, #52]
  419378:	ldr	x0, [sp, #48]
  41937c:	ldr	w0, [x0]
  419380:	cmp	w1, w0
  419384:	b.eq	419398 <argp_failure@@Base+0xb48>  // b.none
  419388:	ldr	x1, [sp, #48]
  41938c:	ldr	x0, [sp, #80]
  419390:	bl	418d48 <argp_failure@@Base+0x4f8>
  419394:	b	4193c0 <argp_failure@@Base+0xb70>
  419398:	ldr	x0, [sp, #48]
  41939c:	ldr	w1, [x0, #48]
  4193a0:	ldr	x0, [sp, #48]
  4193a4:	ldr	w0, [x0, #52]
  4193a8:	cmp	w1, w0
  4193ac:	b.ne	4193c0 <argp_failure@@Base+0xb70>  // b.any
  4193b0:	ldr	x0, [sp, #48]
  4193b4:	ldr	w1, [x0]
  4193b8:	ldr	x0, [sp, #48]
  4193bc:	str	w1, [x0, #48]
  4193c0:	ldr	x0, [sp, #48]
  4193c4:	ldr	w1, [sp, #92]
  4193c8:	str	w1, [x0, #52]
  4193cc:	ldr	x0, [sp, #48]
  4193d0:	ldr	w1, [sp, #92]
  4193d4:	str	w1, [x0]
  4193d8:	ldr	x0, [sp, #48]
  4193dc:	ldr	w0, [x0]
  4193e0:	ldr	w1, [sp, #92]
  4193e4:	cmp	w1, w0
  4193e8:	b.ne	41941c <argp_failure@@Base+0xbcc>  // b.any
  4193ec:	ldr	x0, [sp, #48]
  4193f0:	ldr	w1, [x0, #48]
  4193f4:	ldr	x0, [sp, #48]
  4193f8:	ldr	w0, [x0, #52]
  4193fc:	cmp	w1, w0
  419400:	b.eq	419414 <argp_failure@@Base+0xbc4>  // b.none
  419404:	ldr	x0, [sp, #48]
  419408:	ldr	w1, [x0, #48]
  41940c:	ldr	x0, [sp, #48]
  419410:	str	w1, [x0]
  419414:	mov	w0, #0xffffffff            	// #-1
  419418:	b	41a56c <argp_failure@@Base+0x1d1c>
  41941c:	ldr	x0, [sp, #48]
  419420:	ldr	w0, [x0]
  419424:	sxtw	x0, w0
  419428:	lsl	x0, x0, #3
  41942c:	ldr	x1, [sp, #80]
  419430:	add	x0, x1, x0
  419434:	ldr	x0, [x0]
  419438:	ldrb	w0, [x0]
  41943c:	cmp	w0, #0x2d
  419440:	b.ne	419470 <argp_failure@@Base+0xc20>  // b.any
  419444:	ldr	x0, [sp, #48]
  419448:	ldr	w0, [x0]
  41944c:	sxtw	x0, w0
  419450:	lsl	x0, x0, #3
  419454:	ldr	x1, [sp, #80]
  419458:	add	x0, x1, x0
  41945c:	ldr	x0, [x0]
  419460:	add	x0, x0, #0x1
  419464:	ldrb	w0, [x0]
  419468:	cmp	w0, #0x0
  41946c:	b.ne	4194c0 <argp_failure@@Base+0xc70>  // b.any
  419470:	ldr	x0, [sp, #48]
  419474:	ldr	w0, [x0, #40]
  419478:	cmp	w0, #0x0
  41947c:	b.ne	419488 <argp_failure@@Base+0xc38>  // b.any
  419480:	mov	w0, #0xffffffff            	// #-1
  419484:	b	41a56c <argp_failure@@Base+0x1d1c>
  419488:	ldr	x0, [sp, #48]
  41948c:	ldr	w0, [x0]
  419490:	add	w2, w0, #0x1
  419494:	ldr	x1, [sp, #48]
  419498:	str	w2, [x1]
  41949c:	sxtw	x0, w0
  4194a0:	lsl	x0, x0, #3
  4194a4:	ldr	x1, [sp, #80]
  4194a8:	add	x0, x1, x0
  4194ac:	ldr	x1, [x0]
  4194b0:	ldr	x0, [sp, #48]
  4194b4:	str	x1, [x0, #16]
  4194b8:	mov	w0, #0x1                   	// #1
  4194bc:	b	41a56c <argp_failure@@Base+0x1d1c>
  4194c0:	ldr	x0, [sp, #48]
  4194c4:	ldr	w0, [x0]
  4194c8:	sxtw	x0, w0
  4194cc:	lsl	x0, x0, #3
  4194d0:	ldr	x1, [sp, #80]
  4194d4:	add	x0, x1, x0
  4194d8:	ldr	x1, [x0]
  4194dc:	ldr	x0, [sp, #64]
  4194e0:	cmp	x0, #0x0
  4194e4:	b.eq	41951c <argp_failure@@Base+0xccc>  // b.none
  4194e8:	ldr	x0, [sp, #48]
  4194ec:	ldr	w0, [x0]
  4194f0:	sxtw	x0, w0
  4194f4:	lsl	x0, x0, #3
  4194f8:	ldr	x2, [sp, #80]
  4194fc:	add	x0, x2, x0
  419500:	ldr	x0, [x0]
  419504:	add	x0, x0, #0x1
  419508:	ldrb	w0, [x0]
  41950c:	cmp	w0, #0x2d
  419510:	b.ne	41951c <argp_failure@@Base+0xccc>  // b.any
  419514:	mov	w0, #0x1                   	// #1
  419518:	b	419520 <argp_failure@@Base+0xcd0>
  41951c:	mov	w0, #0x0                   	// #0
  419520:	sxtw	x0, w0
  419524:	add	x0, x0, #0x1
  419528:	add	x1, x1, x0
  41952c:	ldr	x0, [sp, #48]
  419530:	str	x1, [x0, #32]
  419534:	ldr	x0, [sp, #64]
  419538:	cmp	x0, #0x0
  41953c:	b.eq	419dd0 <argp_failure@@Base+0x1580>  // b.none
  419540:	ldr	x0, [sp, #48]
  419544:	ldr	w0, [x0]
  419548:	sxtw	x0, w0
  41954c:	lsl	x0, x0, #3
  419550:	ldr	x1, [sp, #80]
  419554:	add	x0, x1, x0
  419558:	ldr	x0, [x0]
  41955c:	add	x0, x0, #0x1
  419560:	ldrb	w0, [x0]
  419564:	cmp	w0, #0x2d
  419568:	b.eq	4195dc <argp_failure@@Base+0xd8c>  // b.none
  41956c:	ldr	w0, [sp, #88]
  419570:	cmp	w0, #0x0
  419574:	b.eq	419dd0 <argp_failure@@Base+0x1580>  // b.none
  419578:	ldr	x0, [sp, #48]
  41957c:	ldr	w0, [x0]
  419580:	sxtw	x0, w0
  419584:	lsl	x0, x0, #3
  419588:	ldr	x1, [sp, #80]
  41958c:	add	x0, x1, x0
  419590:	ldr	x0, [x0]
  419594:	add	x0, x0, #0x2
  419598:	ldrb	w0, [x0]
  41959c:	cmp	w0, #0x0
  4195a0:	b.ne	4195dc <argp_failure@@Base+0xd8c>  // b.any
  4195a4:	ldr	x0, [sp, #48]
  4195a8:	ldr	w0, [x0]
  4195ac:	sxtw	x0, w0
  4195b0:	lsl	x0, x0, #3
  4195b4:	ldr	x1, [sp, #80]
  4195b8:	add	x0, x1, x0
  4195bc:	ldr	x0, [x0]
  4195c0:	add	x0, x0, #0x1
  4195c4:	ldrb	w0, [x0]
  4195c8:	mov	w1, w0
  4195cc:	ldr	x0, [sp, #72]
  4195d0:	bl	4026b0 <strchr@plt>
  4195d4:	cmp	x0, #0x0
  4195d8:	b.ne	419dd0 <argp_failure@@Base+0x1580>  // b.any
  4195dc:	str	xzr, [sp, #240]
  4195e0:	str	xzr, [sp, #232]
  4195e4:	str	wzr, [sp, #228]
  4195e8:	str	wzr, [sp, #224]
  4195ec:	mov	w0, #0xffffffff            	// #-1
  4195f0:	str	w0, [sp, #220]
  4195f4:	ldr	x0, [sp, #48]
  4195f8:	ldr	x0, [x0, #32]
  4195fc:	str	x0, [sp, #256]
  419600:	b	419610 <argp_failure@@Base+0xdc0>
  419604:	ldr	x0, [sp, #256]
  419608:	add	x0, x0, #0x1
  41960c:	str	x0, [sp, #256]
  419610:	ldr	x0, [sp, #256]
  419614:	ldrb	w0, [x0]
  419618:	cmp	w0, #0x0
  41961c:	b.eq	419630 <argp_failure@@Base+0xde0>  // b.none
  419620:	ldr	x0, [sp, #256]
  419624:	ldrb	w0, [x0]
  419628:	cmp	w0, #0x3d
  41962c:	b.ne	419604 <argp_failure@@Base+0xdb4>  // b.any
  419630:	ldr	x0, [sp, #48]
  419634:	ldr	x0, [x0, #32]
  419638:	ldr	x1, [sp, #256]
  41963c:	sub	x0, x1, x0
  419640:	str	w0, [sp, #164]
  419644:	ldr	x0, [sp, #64]
  419648:	str	x0, [sp, #248]
  41964c:	str	wzr, [sp, #216]
  419650:	b	4197c4 <argp_failure@@Base+0xf74>
  419654:	ldr	x0, [sp, #248]
  419658:	ldr	x3, [x0]
  41965c:	ldr	x0, [sp, #48]
  419660:	ldr	x0, [x0, #32]
  419664:	ldr	w1, [sp, #164]
  419668:	mov	x2, x1
  41966c:	mov	x1, x0
  419670:	mov	x0, x3
  419674:	bl	4024a0 <strncmp@plt>
  419678:	cmp	w0, #0x0
  41967c:	b.ne	4197ac <argp_failure@@Base+0xf5c>  // b.any
  419680:	ldr	x0, [sp, #248]
  419684:	ldr	x0, [x0]
  419688:	bl	4022c0 <strlen@plt>
  41968c:	mov	w1, w0
  419690:	ldr	w0, [sp, #164]
  419694:	cmp	w0, w1
  419698:	b.ne	4196b8 <argp_failure@@Base+0xe68>  // b.any
  41969c:	ldr	x0, [sp, #248]
  4196a0:	str	x0, [sp, #240]
  4196a4:	ldr	w0, [sp, #216]
  4196a8:	str	w0, [sp, #220]
  4196ac:	mov	w0, #0x1                   	// #1
  4196b0:	str	w0, [sp, #228]
  4196b4:	b	4197d4 <argp_failure@@Base+0xf84>
  4196b8:	ldr	x0, [sp, #240]
  4196bc:	cmp	x0, #0x0
  4196c0:	b.ne	4196d8 <argp_failure@@Base+0xe88>  // b.any
  4196c4:	ldr	x0, [sp, #248]
  4196c8:	str	x0, [sp, #240]
  4196cc:	ldr	w0, [sp, #216]
  4196d0:	str	w0, [sp, #220]
  4196d4:	b	4197ac <argp_failure@@Base+0xf5c>
  4196d8:	ldr	w0, [sp, #224]
  4196dc:	cmp	w0, #0x0
  4196e0:	b.ne	4197ac <argp_failure@@Base+0xf5c>  // b.any
  4196e4:	ldr	w0, [sp, #88]
  4196e8:	cmp	w0, #0x0
  4196ec:	b.ne	419738 <argp_failure@@Base+0xee8>  // b.any
  4196f0:	ldr	x0, [sp, #240]
  4196f4:	ldr	w1, [x0, #8]
  4196f8:	ldr	x0, [sp, #248]
  4196fc:	ldr	w0, [x0, #8]
  419700:	cmp	w1, w0
  419704:	b.ne	419738 <argp_failure@@Base+0xee8>  // b.any
  419708:	ldr	x0, [sp, #240]
  41970c:	ldr	x1, [x0, #16]
  419710:	ldr	x0, [sp, #248]
  419714:	ldr	x0, [x0, #16]
  419718:	cmp	x1, x0
  41971c:	b.ne	419738 <argp_failure@@Base+0xee8>  // b.any
  419720:	ldr	x0, [sp, #240]
  419724:	ldr	w1, [x0, #24]
  419728:	ldr	x0, [sp, #248]
  41972c:	ldr	w0, [x0, #24]
  419730:	cmp	w1, w0
  419734:	b.eq	4197ac <argp_failure@@Base+0xf5c>  // b.none
  419738:	mov	x0, #0x10                  	// #16
  41973c:	bl	402450 <malloc@plt>
  419740:	str	x0, [sp, #152]
  419744:	ldr	x0, [sp, #152]
  419748:	cmp	x0, #0x0
  41974c:	b.ne	41978c <argp_failure@@Base+0xf3c>  // b.any
  419750:	b	419770 <argp_failure@@Base+0xf20>
  419754:	ldr	x0, [sp, #232]
  419758:	ldr	x0, [x0, #8]
  41975c:	str	x0, [sp, #144]
  419760:	ldr	x0, [sp, #232]
  419764:	bl	402640 <free@plt>
  419768:	ldr	x0, [sp, #144]
  41976c:	str	x0, [sp, #232]
  419770:	ldr	x0, [sp, #232]
  419774:	cmp	x0, #0x0
  419778:	b.ne	419754 <argp_failure@@Base+0xf04>  // b.any
  41977c:	str	xzr, [sp, #232]
  419780:	mov	w0, #0x1                   	// #1
  419784:	str	w0, [sp, #224]
  419788:	b	4197ac <argp_failure@@Base+0xf5c>
  41978c:	ldr	x0, [sp, #152]
  419790:	ldr	x1, [sp, #248]
  419794:	str	x1, [x0]
  419798:	ldr	x0, [sp, #152]
  41979c:	ldr	x1, [sp, #232]
  4197a0:	str	x1, [x0, #8]
  4197a4:	ldr	x0, [sp, #152]
  4197a8:	str	x0, [sp, #232]
  4197ac:	ldr	x0, [sp, #248]
  4197b0:	add	x0, x0, #0x20
  4197b4:	str	x0, [sp, #248]
  4197b8:	ldr	w0, [sp, #216]
  4197bc:	add	w0, w0, #0x1
  4197c0:	str	w0, [sp, #216]
  4197c4:	ldr	x0, [sp, #248]
  4197c8:	ldr	x0, [x0]
  4197cc:	cmp	x0, #0x0
  4197d0:	b.ne	419654 <argp_failure@@Base+0xe04>  // b.any
  4197d4:	ldr	w0, [sp, #224]
  4197d8:	cmp	w0, #0x0
  4197dc:	b.ne	4197ec <argp_failure@@Base+0xf9c>  // b.any
  4197e0:	ldr	x0, [sp, #232]
  4197e4:	cmp	x0, #0x0
  4197e8:	b.eq	4199b4 <argp_failure@@Base+0x1164>  // b.none
  4197ec:	ldr	w0, [sp, #228]
  4197f0:	cmp	w0, #0x0
  4197f4:	b.ne	4199b4 <argp_failure@@Base+0x1164>  // b.any
  4197f8:	ldr	w0, [sp, #268]
  4197fc:	cmp	w0, #0x0
  419800:	b.eq	4198cc <argp_failure@@Base+0x107c>  // b.none
  419804:	ldr	x0, [sp, #232]
  419808:	cmp	x0, #0x0
  41980c:	b.eq	4198cc <argp_failure@@Base+0x107c>  // b.none
  419810:	ldr	x0, [sp, #240]
  419814:	str	x0, [sp, #104]
  419818:	ldr	x0, [sp, #232]
  41981c:	str	x0, [sp, #112]
  419820:	add	x0, sp, #0x68
  419824:	str	x0, [sp, #232]
  419828:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41982c:	add	x0, x0, #0x0
  419830:	ldr	x4, [x0]
  419834:	ldr	x0, [sp, #80]
  419838:	ldr	x2, [x0]
  41983c:	ldr	x0, [sp, #48]
  419840:	ldr	w0, [x0]
  419844:	sxtw	x0, w0
  419848:	lsl	x0, x0, #3
  41984c:	ldr	x1, [sp, #80]
  419850:	add	x0, x1, x0
  419854:	ldr	x0, [x0]
  419858:	mov	x3, x0
  41985c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419860:	add	x1, x0, #0x418
  419864:	mov	x0, x4
  419868:	bl	402860 <fprintf@plt>
  41986c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419870:	add	x0, x0, #0x0
  419874:	ldr	x3, [x0]
  419878:	ldr	x0, [sp, #232]
  41987c:	ldr	x0, [x0]
  419880:	ldr	x0, [x0]
  419884:	mov	x2, x0
  419888:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41988c:	add	x1, x0, #0x448
  419890:	mov	x0, x3
  419894:	bl	402860 <fprintf@plt>
  419898:	ldr	x0, [sp, #232]
  41989c:	ldr	x0, [x0, #8]
  4198a0:	str	x0, [sp, #232]
  4198a4:	ldr	x0, [sp, #232]
  4198a8:	cmp	x0, #0x0
  4198ac:	b.ne	41986c <argp_failure@@Base+0x101c>  // b.any
  4198b0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4198b4:	add	x0, x0, #0x0
  4198b8:	ldr	x0, [x0]
  4198bc:	mov	x1, x0
  4198c0:	mov	w0, #0xa                   	// #10
  4198c4:	bl	4023b0 <fputc@plt>
  4198c8:	b	419928 <argp_failure@@Base+0x10d8>
  4198cc:	ldr	w0, [sp, #268]
  4198d0:	cmp	w0, #0x0
  4198d4:	b.eq	419928 <argp_failure@@Base+0x10d8>  // b.none
  4198d8:	ldr	w0, [sp, #224]
  4198dc:	cmp	w0, #0x0
  4198e0:	b.eq	419928 <argp_failure@@Base+0x10d8>  // b.none
  4198e4:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  4198e8:	add	x0, x0, #0x0
  4198ec:	ldr	x4, [x0]
  4198f0:	ldr	x0, [sp, #80]
  4198f4:	ldr	x2, [x0]
  4198f8:	ldr	x0, [sp, #48]
  4198fc:	ldr	w0, [x0]
  419900:	sxtw	x0, w0
  419904:	lsl	x0, x0, #3
  419908:	ldr	x1, [sp, #80]
  41990c:	add	x0, x1, x0
  419910:	ldr	x0, [x0]
  419914:	mov	x3, x0
  419918:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41991c:	add	x1, x0, #0x450
  419920:	mov	x0, x4
  419924:	bl	402860 <fprintf@plt>
  419928:	ldr	x0, [sp, #48]
  41992c:	ldr	x19, [x0, #32]
  419930:	ldr	x0, [sp, #48]
  419934:	ldr	x0, [x0, #32]
  419938:	bl	4022c0 <strlen@plt>
  41993c:	add	x1, x19, x0
  419940:	ldr	x0, [sp, #48]
  419944:	str	x1, [x0, #32]
  419948:	ldr	x0, [sp, #48]
  41994c:	ldr	w0, [x0]
  419950:	add	w1, w0, #0x1
  419954:	ldr	x0, [sp, #48]
  419958:	str	w1, [x0]
  41995c:	ldr	x0, [sp, #48]
  419960:	str	wzr, [x0, #8]
  419964:	b	419984 <argp_failure@@Base+0x1134>
  419968:	ldr	x0, [sp, #232]
  41996c:	ldr	x0, [x0, #8]
  419970:	str	x0, [sp, #136]
  419974:	ldr	x0, [sp, #232]
  419978:	bl	402640 <free@plt>
  41997c:	ldr	x0, [sp, #136]
  419980:	str	x0, [sp, #232]
  419984:	ldr	x0, [sp, #232]
  419988:	cmp	x0, #0x0
  41998c:	b.ne	419968 <argp_failure@@Base+0x1118>  // b.any
  419990:	mov	w0, #0x3f                  	// #63
  419994:	b	41a56c <argp_failure@@Base+0x1d1c>
  419998:	ldr	x0, [sp, #232]
  41999c:	ldr	x0, [x0, #8]
  4199a0:	str	x0, [sp, #128]
  4199a4:	ldr	x0, [sp, #232]
  4199a8:	bl	402640 <free@plt>
  4199ac:	ldr	x0, [sp, #128]
  4199b0:	str	x0, [sp, #232]
  4199b4:	ldr	x0, [sp, #232]
  4199b8:	cmp	x0, #0x0
  4199bc:	b.ne	419998 <argp_failure@@Base+0x1148>  // b.any
  4199c0:	ldr	x0, [sp, #240]
  4199c4:	cmp	x0, #0x0
  4199c8:	b.eq	419c7c <argp_failure@@Base+0x142c>  // b.none
  4199cc:	ldr	w0, [sp, #220]
  4199d0:	str	w0, [sp, #216]
  4199d4:	ldr	x0, [sp, #48]
  4199d8:	ldr	w0, [x0]
  4199dc:	add	w1, w0, #0x1
  4199e0:	ldr	x0, [sp, #48]
  4199e4:	str	w1, [x0]
  4199e8:	ldr	x0, [sp, #256]
  4199ec:	ldrb	w0, [x0]
  4199f0:	cmp	w0, #0x0
  4199f4:	b.eq	419b24 <argp_failure@@Base+0x12d4>  // b.none
  4199f8:	ldr	x0, [sp, #240]
  4199fc:	ldr	w0, [x0, #8]
  419a00:	cmp	w0, #0x0
  419a04:	b.eq	419a1c <argp_failure@@Base+0x11cc>  // b.none
  419a08:	ldr	x0, [sp, #256]
  419a0c:	add	x1, x0, #0x1
  419a10:	ldr	x0, [sp, #48]
  419a14:	str	x1, [x0, #16]
  419a18:	b	419c0c <argp_failure@@Base+0x13bc>
  419a1c:	ldr	w0, [sp, #268]
  419a20:	cmp	w0, #0x0
  419a24:	b.eq	419aec <argp_failure@@Base+0x129c>  // b.none
  419a28:	ldr	x0, [sp, #48]
  419a2c:	ldr	w0, [x0]
  419a30:	sxtw	x0, w0
  419a34:	lsl	x0, x0, #3
  419a38:	sub	x0, x0, #0x8
  419a3c:	ldr	x1, [sp, #80]
  419a40:	add	x0, x1, x0
  419a44:	ldr	x0, [x0]
  419a48:	add	x0, x0, #0x1
  419a4c:	ldrb	w0, [x0]
  419a50:	cmp	w0, #0x2d
  419a54:	b.ne	419a90 <argp_failure@@Base+0x1240>  // b.any
  419a58:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419a5c:	add	x0, x0, #0x0
  419a60:	ldr	x4, [x0]
  419a64:	ldr	x0, [sp, #80]
  419a68:	ldr	x1, [x0]
  419a6c:	ldr	x0, [sp, #240]
  419a70:	ldr	x0, [x0]
  419a74:	mov	x3, x0
  419a78:	mov	x2, x1
  419a7c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419a80:	add	x1, x0, #0x470
  419a84:	mov	x0, x4
  419a88:	bl	402860 <fprintf@plt>
  419a8c:	b	419aec <argp_failure@@Base+0x129c>
  419a90:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419a94:	add	x0, x0, #0x0
  419a98:	ldr	x5, [x0]
  419a9c:	ldr	x0, [sp, #80]
  419aa0:	ldr	x2, [x0]
  419aa4:	ldr	x0, [sp, #48]
  419aa8:	ldr	w0, [x0]
  419aac:	sxtw	x0, w0
  419ab0:	lsl	x0, x0, #3
  419ab4:	sub	x0, x0, #0x8
  419ab8:	ldr	x1, [sp, #80]
  419abc:	add	x0, x1, x0
  419ac0:	ldr	x0, [x0]
  419ac4:	ldrb	w0, [x0]
  419ac8:	mov	w1, w0
  419acc:	ldr	x0, [sp, #240]
  419ad0:	ldr	x0, [x0]
  419ad4:	mov	x4, x0
  419ad8:	mov	w3, w1
  419adc:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419ae0:	add	x1, x0, #0x4a0
  419ae4:	mov	x0, x5
  419ae8:	bl	402860 <fprintf@plt>
  419aec:	ldr	x0, [sp, #48]
  419af0:	ldr	x19, [x0, #32]
  419af4:	ldr	x0, [sp, #48]
  419af8:	ldr	x0, [x0, #32]
  419afc:	bl	4022c0 <strlen@plt>
  419b00:	add	x1, x19, x0
  419b04:	ldr	x0, [sp, #48]
  419b08:	str	x1, [x0, #32]
  419b0c:	ldr	x0, [sp, #240]
  419b10:	ldr	w1, [x0, #24]
  419b14:	ldr	x0, [sp, #48]
  419b18:	str	w1, [x0, #8]
  419b1c:	mov	w0, #0x3f                  	// #63
  419b20:	b	41a56c <argp_failure@@Base+0x1d1c>
  419b24:	ldr	x0, [sp, #240]
  419b28:	ldr	w0, [x0, #8]
  419b2c:	cmp	w0, #0x1
  419b30:	b.ne	419c0c <argp_failure@@Base+0x13bc>  // b.any
  419b34:	ldr	x0, [sp, #48]
  419b38:	ldr	w0, [x0]
  419b3c:	ldr	w1, [sp, #92]
  419b40:	cmp	w1, w0
  419b44:	b.le	419b7c <argp_failure@@Base+0x132c>
  419b48:	ldr	x0, [sp, #48]
  419b4c:	ldr	w0, [x0]
  419b50:	add	w2, w0, #0x1
  419b54:	ldr	x1, [sp, #48]
  419b58:	str	w2, [x1]
  419b5c:	sxtw	x0, w0
  419b60:	lsl	x0, x0, #3
  419b64:	ldr	x1, [sp, #80]
  419b68:	add	x0, x1, x0
  419b6c:	ldr	x1, [x0]
  419b70:	ldr	x0, [sp, #48]
  419b74:	str	x1, [x0, #16]
  419b78:	b	419c0c <argp_failure@@Base+0x13bc>
  419b7c:	ldr	w0, [sp, #268]
  419b80:	cmp	w0, #0x0
  419b84:	b.eq	419bbc <argp_failure@@Base+0x136c>  // b.none
  419b88:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419b8c:	add	x0, x0, #0x0
  419b90:	ldr	x4, [x0]
  419b94:	ldr	x0, [sp, #80]
  419b98:	ldr	x1, [x0]
  419b9c:	ldr	x0, [sp, #240]
  419ba0:	ldr	x0, [x0]
  419ba4:	mov	x3, x0
  419ba8:	mov	x2, x1
  419bac:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419bb0:	add	x1, x0, #0x4d0
  419bb4:	mov	x0, x4
  419bb8:	bl	402860 <fprintf@plt>
  419bbc:	ldr	x0, [sp, #48]
  419bc0:	ldr	x19, [x0, #32]
  419bc4:	ldr	x0, [sp, #48]
  419bc8:	ldr	x0, [x0, #32]
  419bcc:	bl	4022c0 <strlen@plt>
  419bd0:	add	x1, x19, x0
  419bd4:	ldr	x0, [sp, #48]
  419bd8:	str	x1, [x0, #32]
  419bdc:	ldr	x0, [sp, #240]
  419be0:	ldr	w1, [x0, #24]
  419be4:	ldr	x0, [sp, #48]
  419be8:	str	w1, [x0, #8]
  419bec:	ldr	x0, [sp, #72]
  419bf0:	ldrb	w0, [x0]
  419bf4:	cmp	w0, #0x3a
  419bf8:	b.ne	419c04 <argp_failure@@Base+0x13b4>  // b.any
  419bfc:	mov	w0, #0x3a                  	// #58
  419c00:	b	41a56c <argp_failure@@Base+0x1d1c>
  419c04:	mov	w0, #0x3f                  	// #63
  419c08:	b	41a56c <argp_failure@@Base+0x1d1c>
  419c0c:	ldr	x0, [sp, #48]
  419c10:	ldr	x19, [x0, #32]
  419c14:	ldr	x0, [sp, #48]
  419c18:	ldr	x0, [x0, #32]
  419c1c:	bl	4022c0 <strlen@plt>
  419c20:	add	x1, x19, x0
  419c24:	ldr	x0, [sp, #48]
  419c28:	str	x1, [x0, #32]
  419c2c:	ldr	x0, [sp, #56]
  419c30:	cmp	x0, #0x0
  419c34:	b.eq	419c44 <argp_failure@@Base+0x13f4>  // b.none
  419c38:	ldr	x0, [sp, #56]
  419c3c:	ldr	w1, [sp, #216]
  419c40:	str	w1, [x0]
  419c44:	ldr	x0, [sp, #240]
  419c48:	ldr	x0, [x0, #16]
  419c4c:	cmp	x0, #0x0
  419c50:	b.eq	419c70 <argp_failure@@Base+0x1420>  // b.none
  419c54:	ldr	x0, [sp, #240]
  419c58:	ldr	x0, [x0, #16]
  419c5c:	ldr	x1, [sp, #240]
  419c60:	ldr	w1, [x1, #24]
  419c64:	str	w1, [x0]
  419c68:	mov	w0, #0x0                   	// #0
  419c6c:	b	41a56c <argp_failure@@Base+0x1d1c>
  419c70:	ldr	x0, [sp, #240]
  419c74:	ldr	w0, [x0, #24]
  419c78:	b	41a56c <argp_failure@@Base+0x1d1c>
  419c7c:	ldr	w0, [sp, #88]
  419c80:	cmp	w0, #0x0
  419c84:	b.eq	419cd4 <argp_failure@@Base+0x1484>  // b.none
  419c88:	ldr	x0, [sp, #48]
  419c8c:	ldr	w0, [x0]
  419c90:	sxtw	x0, w0
  419c94:	lsl	x0, x0, #3
  419c98:	ldr	x1, [sp, #80]
  419c9c:	add	x0, x1, x0
  419ca0:	ldr	x0, [x0]
  419ca4:	add	x0, x0, #0x1
  419ca8:	ldrb	w0, [x0]
  419cac:	cmp	w0, #0x2d
  419cb0:	b.eq	419cd4 <argp_failure@@Base+0x1484>  // b.none
  419cb4:	ldr	x0, [sp, #48]
  419cb8:	ldr	x0, [x0, #32]
  419cbc:	ldrb	w0, [x0]
  419cc0:	mov	w1, w0
  419cc4:	ldr	x0, [sp, #72]
  419cc8:	bl	4026b0 <strchr@plt>
  419ccc:	cmp	x0, #0x0
  419cd0:	b.ne	419dd0 <argp_failure@@Base+0x1580>  // b.any
  419cd4:	ldr	w0, [sp, #268]
  419cd8:	cmp	w0, #0x0
  419cdc:	b.eq	419d9c <argp_failure@@Base+0x154c>  // b.none
  419ce0:	ldr	x0, [sp, #48]
  419ce4:	ldr	w0, [x0]
  419ce8:	sxtw	x0, w0
  419cec:	lsl	x0, x0, #3
  419cf0:	ldr	x1, [sp, #80]
  419cf4:	add	x0, x1, x0
  419cf8:	ldr	x0, [x0]
  419cfc:	add	x0, x0, #0x1
  419d00:	ldrb	w0, [x0]
  419d04:	cmp	w0, #0x2d
  419d08:	b.ne	419d44 <argp_failure@@Base+0x14f4>  // b.any
  419d0c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419d10:	add	x0, x0, #0x0
  419d14:	ldr	x4, [x0]
  419d18:	ldr	x0, [sp, #80]
  419d1c:	ldr	x1, [x0]
  419d20:	ldr	x0, [sp, #48]
  419d24:	ldr	x0, [x0, #32]
  419d28:	mov	x3, x0
  419d2c:	mov	x2, x1
  419d30:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419d34:	add	x1, x0, #0x4f8
  419d38:	mov	x0, x4
  419d3c:	bl	402860 <fprintf@plt>
  419d40:	b	419d9c <argp_failure@@Base+0x154c>
  419d44:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419d48:	add	x0, x0, #0x0
  419d4c:	ldr	x5, [x0]
  419d50:	ldr	x0, [sp, #80]
  419d54:	ldr	x2, [x0]
  419d58:	ldr	x0, [sp, #48]
  419d5c:	ldr	w0, [x0]
  419d60:	sxtw	x0, w0
  419d64:	lsl	x0, x0, #3
  419d68:	ldr	x1, [sp, #80]
  419d6c:	add	x0, x1, x0
  419d70:	ldr	x0, [x0]
  419d74:	ldrb	w0, [x0]
  419d78:	mov	w1, w0
  419d7c:	ldr	x0, [sp, #48]
  419d80:	ldr	x0, [x0, #32]
  419d84:	mov	x4, x0
  419d88:	mov	w3, w1
  419d8c:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419d90:	add	x1, x0, #0x518
  419d94:	mov	x0, x5
  419d98:	bl	402860 <fprintf@plt>
  419d9c:	ldr	x0, [sp, #48]
  419da0:	adrp	x1, 41f000 <argp_failure@@Base+0x67b0>
  419da4:	add	x1, x1, #0x538
  419da8:	str	x1, [x0, #32]
  419dac:	ldr	x0, [sp, #48]
  419db0:	ldr	w0, [x0]
  419db4:	add	w1, w0, #0x1
  419db8:	ldr	x0, [sp, #48]
  419dbc:	str	w1, [x0]
  419dc0:	ldr	x0, [sp, #48]
  419dc4:	str	wzr, [x0, #8]
  419dc8:	mov	w0, #0x3f                  	// #63
  419dcc:	b	41a56c <argp_failure@@Base+0x1d1c>
  419dd0:	ldr	x0, [sp, #48]
  419dd4:	ldr	x0, [x0, #32]
  419dd8:	add	x2, x0, #0x1
  419ddc:	ldr	x1, [sp, #48]
  419de0:	str	x2, [x1, #32]
  419de4:	ldrb	w0, [x0]
  419de8:	strb	w0, [sp, #215]
  419dec:	ldrb	w0, [sp, #215]
  419df0:	mov	w1, w0
  419df4:	ldr	x0, [sp, #72]
  419df8:	bl	4026b0 <strchr@plt>
  419dfc:	str	x0, [sp, #120]
  419e00:	ldr	x0, [sp, #48]
  419e04:	ldr	x0, [x0, #32]
  419e08:	ldrb	w0, [x0]
  419e0c:	cmp	w0, #0x0
  419e10:	b.ne	419e28 <argp_failure@@Base+0x15d8>  // b.any
  419e14:	ldr	x0, [sp, #48]
  419e18:	ldr	w0, [x0]
  419e1c:	add	w1, w0, #0x1
  419e20:	ldr	x0, [sp, #48]
  419e24:	str	w1, [x0]
  419e28:	ldr	x0, [sp, #120]
  419e2c:	cmp	x0, #0x0
  419e30:	b.eq	419e4c <argp_failure@@Base+0x15fc>  // b.none
  419e34:	ldrb	w0, [sp, #215]
  419e38:	cmp	w0, #0x3a
  419e3c:	b.eq	419e4c <argp_failure@@Base+0x15fc>  // b.none
  419e40:	ldrb	w0, [sp, #215]
  419e44:	cmp	w0, #0x3b
  419e48:	b.ne	419e9c <argp_failure@@Base+0x164c>  // b.any
  419e4c:	ldr	w0, [sp, #268]
  419e50:	cmp	w0, #0x0
  419e54:	b.eq	419e88 <argp_failure@@Base+0x1638>  // b.none
  419e58:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419e5c:	add	x0, x0, #0x0
  419e60:	ldr	x4, [x0]
  419e64:	ldr	x0, [sp, #80]
  419e68:	ldr	x0, [x0]
  419e6c:	ldrb	w1, [sp, #215]
  419e70:	mov	w3, w1
  419e74:	mov	x2, x0
  419e78:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419e7c:	add	x1, x0, #0x540
  419e80:	mov	x0, x4
  419e84:	bl	402860 <fprintf@plt>
  419e88:	ldrb	w1, [sp, #215]
  419e8c:	ldr	x0, [sp, #48]
  419e90:	str	w1, [x0, #8]
  419e94:	mov	w0, #0x3f                  	// #63
  419e98:	b	41a56c <argp_failure@@Base+0x1d1c>
  419e9c:	ldr	x0, [sp, #120]
  419ea0:	ldrb	w0, [x0]
  419ea4:	cmp	w0, #0x57
  419ea8:	b.ne	41a3f8 <argp_failure@@Base+0x1ba8>  // b.any
  419eac:	ldr	x0, [sp, #120]
  419eb0:	add	x0, x0, #0x1
  419eb4:	ldrb	w0, [x0]
  419eb8:	cmp	w0, #0x3b
  419ebc:	b.ne	41a3f8 <argp_failure@@Base+0x1ba8>  // b.any
  419ec0:	str	xzr, [sp, #184]
  419ec4:	str	wzr, [sp, #180]
  419ec8:	str	wzr, [sp, #176]
  419ecc:	str	wzr, [sp, #172]
  419ed0:	ldr	x0, [sp, #64]
  419ed4:	cmp	x0, #0x0
  419ed8:	b.eq	41a3dc <argp_failure@@Base+0x1b8c>  // b.none
  419edc:	ldr	x0, [sp, #48]
  419ee0:	ldr	x0, [x0, #32]
  419ee4:	ldrb	w0, [x0]
  419ee8:	cmp	w0, #0x0
  419eec:	b.eq	419f18 <argp_failure@@Base+0x16c8>  // b.none
  419ef0:	ldr	x0, [sp, #48]
  419ef4:	ldr	x1, [x0, #32]
  419ef8:	ldr	x0, [sp, #48]
  419efc:	str	x1, [x0, #16]
  419f00:	ldr	x0, [sp, #48]
  419f04:	ldr	w0, [x0]
  419f08:	add	w1, w0, #0x1
  419f0c:	ldr	x0, [sp, #48]
  419f10:	str	w1, [x0]
  419f14:	b	419fd0 <argp_failure@@Base+0x1780>
  419f18:	ldr	x0, [sp, #48]
  419f1c:	ldr	w0, [x0]
  419f20:	ldr	w1, [sp, #92]
  419f24:	cmp	w1, w0
  419f28:	b.ne	419fa0 <argp_failure@@Base+0x1750>  // b.any
  419f2c:	ldr	w0, [sp, #268]
  419f30:	cmp	w0, #0x0
  419f34:	b.eq	419f68 <argp_failure@@Base+0x1718>  // b.none
  419f38:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  419f3c:	add	x0, x0, #0x0
  419f40:	ldr	x4, [x0]
  419f44:	ldr	x0, [sp, #80]
  419f48:	ldr	x0, [x0]
  419f4c:	ldrb	w1, [sp, #215]
  419f50:	mov	w3, w1
  419f54:	mov	x2, x0
  419f58:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  419f5c:	add	x1, x0, #0x560
  419f60:	mov	x0, x4
  419f64:	bl	402860 <fprintf@plt>
  419f68:	ldrb	w1, [sp, #215]
  419f6c:	ldr	x0, [sp, #48]
  419f70:	str	w1, [x0, #8]
  419f74:	ldr	x0, [sp, #72]
  419f78:	ldrb	w0, [x0]
  419f7c:	cmp	w0, #0x3a
  419f80:	b.ne	419f90 <argp_failure@@Base+0x1740>  // b.any
  419f84:	mov	w0, #0x3a                  	// #58
  419f88:	strb	w0, [sp, #215]
  419f8c:	b	419f98 <argp_failure@@Base+0x1748>
  419f90:	mov	w0, #0x3f                  	// #63
  419f94:	strb	w0, [sp, #215]
  419f98:	ldrb	w0, [sp, #215]
  419f9c:	b	41a56c <argp_failure@@Base+0x1d1c>
  419fa0:	ldr	x0, [sp, #48]
  419fa4:	ldr	w0, [x0]
  419fa8:	add	w2, w0, #0x1
  419fac:	ldr	x1, [sp, #48]
  419fb0:	str	w2, [x1]
  419fb4:	sxtw	x0, w0
  419fb8:	lsl	x0, x0, #3
  419fbc:	ldr	x1, [sp, #80]
  419fc0:	add	x0, x1, x0
  419fc4:	ldr	x1, [x0]
  419fc8:	ldr	x0, [sp, #48]
  419fcc:	str	x1, [x0, #16]
  419fd0:	ldr	x0, [sp, #48]
  419fd4:	ldr	x0, [x0, #16]
  419fd8:	str	x0, [sp, #200]
  419fdc:	ldr	x0, [sp, #48]
  419fe0:	ldr	x1, [sp, #200]
  419fe4:	str	x1, [x0, #32]
  419fe8:	b	419ff8 <argp_failure@@Base+0x17a8>
  419fec:	ldr	x0, [sp, #200]
  419ff0:	add	x0, x0, #0x1
  419ff4:	str	x0, [sp, #200]
  419ff8:	ldr	x0, [sp, #200]
  419ffc:	ldrb	w0, [x0]
  41a000:	cmp	w0, #0x0
  41a004:	b.eq	41a018 <argp_failure@@Base+0x17c8>  // b.none
  41a008:	ldr	x0, [sp, #200]
  41a00c:	ldrb	w0, [x0]
  41a010:	cmp	w0, #0x3d
  41a014:	b.ne	419fec <argp_failure@@Base+0x179c>  // b.any
  41a018:	ldr	x0, [sp, #64]
  41a01c:	str	x0, [sp, #192]
  41a020:	str	wzr, [sp, #168]
  41a024:	b	41a138 <argp_failure@@Base+0x18e8>
  41a028:	ldr	x0, [sp, #192]
  41a02c:	ldr	x3, [x0]
  41a030:	ldr	x0, [sp, #48]
  41a034:	ldr	x4, [x0, #32]
  41a038:	ldr	x0, [sp, #48]
  41a03c:	ldr	x0, [x0, #32]
  41a040:	ldr	x1, [sp, #200]
  41a044:	sub	x0, x1, x0
  41a048:	mov	x2, x0
  41a04c:	mov	x1, x4
  41a050:	mov	x0, x3
  41a054:	bl	4024a0 <strncmp@plt>
  41a058:	cmp	w0, #0x0
  41a05c:	b.ne	41a120 <argp_failure@@Base+0x18d0>  // b.any
  41a060:	ldr	x0, [sp, #48]
  41a064:	ldr	x0, [x0, #32]
  41a068:	ldr	x1, [sp, #200]
  41a06c:	sub	x0, x1, x0
  41a070:	mov	w19, w0
  41a074:	ldr	x0, [sp, #192]
  41a078:	ldr	x0, [x0]
  41a07c:	bl	4022c0 <strlen@plt>
  41a080:	cmp	x19, x0
  41a084:	b.ne	41a0a4 <argp_failure@@Base+0x1854>  // b.any
  41a088:	ldr	x0, [sp, #192]
  41a08c:	str	x0, [sp, #184]
  41a090:	ldr	w0, [sp, #168]
  41a094:	str	w0, [sp, #172]
  41a098:	mov	w0, #0x1                   	// #1
  41a09c:	str	w0, [sp, #180]
  41a0a0:	b	41a148 <argp_failure@@Base+0x18f8>
  41a0a4:	ldr	x0, [sp, #184]
  41a0a8:	cmp	x0, #0x0
  41a0ac:	b.ne	41a0c4 <argp_failure@@Base+0x1874>  // b.any
  41a0b0:	ldr	x0, [sp, #192]
  41a0b4:	str	x0, [sp, #184]
  41a0b8:	ldr	w0, [sp, #168]
  41a0bc:	str	w0, [sp, #172]
  41a0c0:	b	41a120 <argp_failure@@Base+0x18d0>
  41a0c4:	ldr	w0, [sp, #88]
  41a0c8:	cmp	w0, #0x0
  41a0cc:	b.ne	41a118 <argp_failure@@Base+0x18c8>  // b.any
  41a0d0:	ldr	x0, [sp, #184]
  41a0d4:	ldr	w1, [x0, #8]
  41a0d8:	ldr	x0, [sp, #192]
  41a0dc:	ldr	w0, [x0, #8]
  41a0e0:	cmp	w1, w0
  41a0e4:	b.ne	41a118 <argp_failure@@Base+0x18c8>  // b.any
  41a0e8:	ldr	x0, [sp, #184]
  41a0ec:	ldr	x1, [x0, #16]
  41a0f0:	ldr	x0, [sp, #192]
  41a0f4:	ldr	x0, [x0, #16]
  41a0f8:	cmp	x1, x0
  41a0fc:	b.ne	41a118 <argp_failure@@Base+0x18c8>  // b.any
  41a100:	ldr	x0, [sp, #184]
  41a104:	ldr	w1, [x0, #24]
  41a108:	ldr	x0, [sp, #192]
  41a10c:	ldr	w0, [x0, #24]
  41a110:	cmp	w1, w0
  41a114:	b.eq	41a120 <argp_failure@@Base+0x18d0>  // b.none
  41a118:	mov	w0, #0x1                   	// #1
  41a11c:	str	w0, [sp, #176]
  41a120:	ldr	x0, [sp, #192]
  41a124:	add	x0, x0, #0x20
  41a128:	str	x0, [sp, #192]
  41a12c:	ldr	w0, [sp, #168]
  41a130:	add	w0, w0, #0x1
  41a134:	str	w0, [sp, #168]
  41a138:	ldr	x0, [sp, #192]
  41a13c:	ldr	x0, [x0]
  41a140:	cmp	x0, #0x0
  41a144:	b.ne	41a028 <argp_failure@@Base+0x17d8>  // b.any
  41a148:	ldr	w0, [sp, #176]
  41a14c:	cmp	w0, #0x0
  41a150:	b.eq	41a1dc <argp_failure@@Base+0x198c>  // b.none
  41a154:	ldr	w0, [sp, #180]
  41a158:	cmp	w0, #0x0
  41a15c:	b.ne	41a1dc <argp_failure@@Base+0x198c>  // b.any
  41a160:	ldr	w0, [sp, #268]
  41a164:	cmp	w0, #0x0
  41a168:	b.eq	41a1a0 <argp_failure@@Base+0x1950>  // b.none
  41a16c:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41a170:	add	x0, x0, #0x0
  41a174:	ldr	x4, [x0]
  41a178:	ldr	x0, [sp, #80]
  41a17c:	ldr	x1, [x0]
  41a180:	ldr	x0, [sp, #48]
  41a184:	ldr	x0, [x0, #16]
  41a188:	mov	x3, x0
  41a18c:	mov	x2, x1
  41a190:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41a194:	add	x1, x0, #0x590
  41a198:	mov	x0, x4
  41a19c:	bl	402860 <fprintf@plt>
  41a1a0:	ldr	x0, [sp, #48]
  41a1a4:	ldr	x19, [x0, #32]
  41a1a8:	ldr	x0, [sp, #48]
  41a1ac:	ldr	x0, [x0, #32]
  41a1b0:	bl	4022c0 <strlen@plt>
  41a1b4:	add	x1, x19, x0
  41a1b8:	ldr	x0, [sp, #48]
  41a1bc:	str	x1, [x0, #32]
  41a1c0:	ldr	x0, [sp, #48]
  41a1c4:	ldr	w0, [x0]
  41a1c8:	add	w1, w0, #0x1
  41a1cc:	ldr	x0, [sp, #48]
  41a1d0:	str	w1, [x0]
  41a1d4:	mov	w0, #0x3f                  	// #63
  41a1d8:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a1dc:	ldr	x0, [sp, #184]
  41a1e0:	cmp	x0, #0x0
  41a1e4:	b.eq	41a3e4 <argp_failure@@Base+0x1b94>  // b.none
  41a1e8:	ldr	w0, [sp, #172]
  41a1ec:	str	w0, [sp, #168]
  41a1f0:	ldr	x0, [sp, #200]
  41a1f4:	ldrb	w0, [x0]
  41a1f8:	cmp	w0, #0x0
  41a1fc:	b.eq	41a28c <argp_failure@@Base+0x1a3c>  // b.none
  41a200:	ldr	x0, [sp, #184]
  41a204:	ldr	w0, [x0, #8]
  41a208:	cmp	w0, #0x0
  41a20c:	b.eq	41a224 <argp_failure@@Base+0x19d4>  // b.none
  41a210:	ldr	x0, [sp, #200]
  41a214:	add	x1, x0, #0x1
  41a218:	ldr	x0, [sp, #48]
  41a21c:	str	x1, [x0, #16]
  41a220:	b	41a36c <argp_failure@@Base+0x1b1c>
  41a224:	ldr	w0, [sp, #268]
  41a228:	cmp	w0, #0x0
  41a22c:	b.eq	41a264 <argp_failure@@Base+0x1a14>  // b.none
  41a230:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41a234:	add	x0, x0, #0x0
  41a238:	ldr	x4, [x0]
  41a23c:	ldr	x0, [sp, #80]
  41a240:	ldr	x1, [x0]
  41a244:	ldr	x0, [sp, #184]
  41a248:	ldr	x0, [x0]
  41a24c:	mov	x3, x0
  41a250:	mov	x2, x1
  41a254:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41a258:	add	x1, x0, #0x5b8
  41a25c:	mov	x0, x4
  41a260:	bl	402860 <fprintf@plt>
  41a264:	ldr	x0, [sp, #48]
  41a268:	ldr	x19, [x0, #32]
  41a26c:	ldr	x0, [sp, #48]
  41a270:	ldr	x0, [x0, #32]
  41a274:	bl	4022c0 <strlen@plt>
  41a278:	add	x1, x19, x0
  41a27c:	ldr	x0, [sp, #48]
  41a280:	str	x1, [x0, #32]
  41a284:	mov	w0, #0x3f                  	// #63
  41a288:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a28c:	ldr	x0, [sp, #184]
  41a290:	ldr	w0, [x0, #8]
  41a294:	cmp	w0, #0x1
  41a298:	b.ne	41a364 <argp_failure@@Base+0x1b14>  // b.any
  41a29c:	ldr	x0, [sp, #48]
  41a2a0:	ldr	w0, [x0]
  41a2a4:	ldr	w1, [sp, #92]
  41a2a8:	cmp	w1, w0
  41a2ac:	b.le	41a2e4 <argp_failure@@Base+0x1a94>
  41a2b0:	ldr	x0, [sp, #48]
  41a2b4:	ldr	w0, [x0]
  41a2b8:	add	w2, w0, #0x1
  41a2bc:	ldr	x1, [sp, #48]
  41a2c0:	str	w2, [x1]
  41a2c4:	sxtw	x0, w0
  41a2c8:	lsl	x0, x0, #3
  41a2cc:	ldr	x1, [sp, #80]
  41a2d0:	add	x0, x1, x0
  41a2d4:	ldr	x1, [x0]
  41a2d8:	ldr	x0, [sp, #48]
  41a2dc:	str	x1, [x0, #16]
  41a2e0:	b	41a36c <argp_failure@@Base+0x1b1c>
  41a2e4:	ldr	w0, [sp, #268]
  41a2e8:	cmp	w0, #0x0
  41a2ec:	b.eq	41a324 <argp_failure@@Base+0x1ad4>  // b.none
  41a2f0:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41a2f4:	add	x0, x0, #0x0
  41a2f8:	ldr	x4, [x0]
  41a2fc:	ldr	x0, [sp, #80]
  41a300:	ldr	x1, [x0]
  41a304:	ldr	x0, [sp, #184]
  41a308:	ldr	x0, [x0]
  41a30c:	mov	x3, x0
  41a310:	mov	x2, x1
  41a314:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41a318:	add	x1, x0, #0x5e8
  41a31c:	mov	x0, x4
  41a320:	bl	402860 <fprintf@plt>
  41a324:	ldr	x0, [sp, #48]
  41a328:	ldr	x19, [x0, #32]
  41a32c:	ldr	x0, [sp, #48]
  41a330:	ldr	x0, [x0, #32]
  41a334:	bl	4022c0 <strlen@plt>
  41a338:	add	x1, x19, x0
  41a33c:	ldr	x0, [sp, #48]
  41a340:	str	x1, [x0, #32]
  41a344:	ldr	x0, [sp, #72]
  41a348:	ldrb	w0, [x0]
  41a34c:	cmp	w0, #0x3a
  41a350:	b.ne	41a35c <argp_failure@@Base+0x1b0c>  // b.any
  41a354:	mov	w0, #0x3a                  	// #58
  41a358:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a35c:	mov	w0, #0x3f                  	// #63
  41a360:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a364:	ldr	x0, [sp, #48]
  41a368:	str	xzr, [x0, #16]
  41a36c:	ldr	x0, [sp, #48]
  41a370:	ldr	x19, [x0, #32]
  41a374:	ldr	x0, [sp, #48]
  41a378:	ldr	x0, [x0, #32]
  41a37c:	bl	4022c0 <strlen@plt>
  41a380:	add	x1, x19, x0
  41a384:	ldr	x0, [sp, #48]
  41a388:	str	x1, [x0, #32]
  41a38c:	ldr	x0, [sp, #56]
  41a390:	cmp	x0, #0x0
  41a394:	b.eq	41a3a4 <argp_failure@@Base+0x1b54>  // b.none
  41a398:	ldr	x0, [sp, #56]
  41a39c:	ldr	w1, [sp, #168]
  41a3a0:	str	w1, [x0]
  41a3a4:	ldr	x0, [sp, #184]
  41a3a8:	ldr	x0, [x0, #16]
  41a3ac:	cmp	x0, #0x0
  41a3b0:	b.eq	41a3d0 <argp_failure@@Base+0x1b80>  // b.none
  41a3b4:	ldr	x0, [sp, #184]
  41a3b8:	ldr	x0, [x0, #16]
  41a3bc:	ldr	x1, [sp, #184]
  41a3c0:	ldr	w1, [x1, #24]
  41a3c4:	str	w1, [x0]
  41a3c8:	mov	w0, #0x0                   	// #0
  41a3cc:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a3d0:	ldr	x0, [sp, #184]
  41a3d4:	ldr	w0, [x0, #24]
  41a3d8:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a3dc:	nop
  41a3e0:	b	41a3e8 <argp_failure@@Base+0x1b98>
  41a3e4:	nop
  41a3e8:	ldr	x0, [sp, #48]
  41a3ec:	str	xzr, [x0, #32]
  41a3f0:	mov	w0, #0x57                  	// #87
  41a3f4:	b	41a56c <argp_failure@@Base+0x1d1c>
  41a3f8:	ldr	x0, [sp, #120]
  41a3fc:	add	x0, x0, #0x1
  41a400:	ldrb	w0, [x0]
  41a404:	cmp	w0, #0x3a
  41a408:	b.ne	41a568 <argp_failure@@Base+0x1d18>  // b.any
  41a40c:	ldr	x0, [sp, #120]
  41a410:	add	x0, x0, #0x2
  41a414:	ldrb	w0, [x0]
  41a418:	cmp	w0, #0x3a
  41a41c:	b.ne	41a470 <argp_failure@@Base+0x1c20>  // b.any
  41a420:	ldr	x0, [sp, #48]
  41a424:	ldr	x0, [x0, #32]
  41a428:	ldrb	w0, [x0]
  41a42c:	cmp	w0, #0x0
  41a430:	b.eq	41a45c <argp_failure@@Base+0x1c0c>  // b.none
  41a434:	ldr	x0, [sp, #48]
  41a438:	ldr	x1, [x0, #32]
  41a43c:	ldr	x0, [sp, #48]
  41a440:	str	x1, [x0, #16]
  41a444:	ldr	x0, [sp, #48]
  41a448:	ldr	w0, [x0]
  41a44c:	add	w1, w0, #0x1
  41a450:	ldr	x0, [sp, #48]
  41a454:	str	w1, [x0]
  41a458:	b	41a464 <argp_failure@@Base+0x1c14>
  41a45c:	ldr	x0, [sp, #48]
  41a460:	str	xzr, [x0, #16]
  41a464:	ldr	x0, [sp, #48]
  41a468:	str	xzr, [x0, #32]
  41a46c:	b	41a568 <argp_failure@@Base+0x1d18>
  41a470:	ldr	x0, [sp, #48]
  41a474:	ldr	x0, [x0, #32]
  41a478:	ldrb	w0, [x0]
  41a47c:	cmp	w0, #0x0
  41a480:	b.eq	41a4ac <argp_failure@@Base+0x1c5c>  // b.none
  41a484:	ldr	x0, [sp, #48]
  41a488:	ldr	x1, [x0, #32]
  41a48c:	ldr	x0, [sp, #48]
  41a490:	str	x1, [x0, #16]
  41a494:	ldr	x0, [sp, #48]
  41a498:	ldr	w0, [x0]
  41a49c:	add	w1, w0, #0x1
  41a4a0:	ldr	x0, [sp, #48]
  41a4a4:	str	w1, [x0]
  41a4a8:	b	41a560 <argp_failure@@Base+0x1d10>
  41a4ac:	ldr	x0, [sp, #48]
  41a4b0:	ldr	w0, [x0]
  41a4b4:	ldr	w1, [sp, #92]
  41a4b8:	cmp	w1, w0
  41a4bc:	b.ne	41a530 <argp_failure@@Base+0x1ce0>  // b.any
  41a4c0:	ldr	w0, [sp, #268]
  41a4c4:	cmp	w0, #0x0
  41a4c8:	b.eq	41a4fc <argp_failure@@Base+0x1cac>  // b.none
  41a4cc:	adrp	x0, 435000 <stderr@@GLIBC_2.17>
  41a4d0:	add	x0, x0, #0x0
  41a4d4:	ldr	x4, [x0]
  41a4d8:	ldr	x0, [sp, #80]
  41a4dc:	ldr	x0, [x0]
  41a4e0:	ldrb	w1, [sp, #215]
  41a4e4:	mov	w3, w1
  41a4e8:	mov	x2, x0
  41a4ec:	adrp	x0, 41f000 <argp_failure@@Base+0x67b0>
  41a4f0:	add	x1, x0, #0x560
  41a4f4:	mov	x0, x4
  41a4f8:	bl	402860 <fprintf@plt>
  41a4fc:	ldrb	w1, [sp, #215]
  41a500:	ldr	x0, [sp, #48]
  41a504:	str	w1, [x0, #8]
  41a508:	ldr	x0, [sp, #72]
  41a50c:	ldrb	w0, [x0]
  41a510:	cmp	w0, #0x3a
  41a514:	b.ne	41a524 <argp_failure@@Base+0x1cd4>  // b.any
  41a518:	mov	w0, #0x3a                  	// #58
  41a51c:	strb	w0, [sp, #215]
  41a520:	b	41a560 <argp_failure@@Base+0x1d10>
  41a524:	mov	w0, #0x3f                  	// #63
  41a528:	strb	w0, [sp, #215]
  41a52c:	b	41a560 <argp_failure@@Base+0x1d10>
  41a530:	ldr	x0, [sp, #48]
  41a534:	ldr	w0, [x0]
  41a538:	add	w2, w0, #0x1
  41a53c:	ldr	x1, [sp, #48]
  41a540:	str	w2, [x1]
  41a544:	sxtw	x0, w0
  41a548:	lsl	x0, x0, #3
  41a54c:	ldr	x1, [sp, #80]
  41a550:	add	x0, x1, x0
  41a554:	ldr	x1, [x0]
  41a558:	ldr	x0, [sp, #48]
  41a55c:	str	x1, [x0, #16]
  41a560:	ldr	x0, [sp, #48]
  41a564:	str	xzr, [x0, #32]
  41a568:	ldrb	w0, [sp, #215]
  41a56c:	ldr	x19, [sp, #16]
  41a570:	ldp	x29, x30, [sp], #272
  41a574:	ret
  41a578:	stp	x29, x30, [sp, #-80]!
  41a57c:	mov	x29, sp
  41a580:	str	w0, [sp, #60]
  41a584:	str	x1, [sp, #48]
  41a588:	str	x2, [sp, #40]
  41a58c:	str	x3, [sp, #32]
  41a590:	str	x4, [sp, #24]
  41a594:	str	w5, [sp, #56]
  41a598:	str	w6, [sp, #20]
  41a59c:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41a5a0:	add	x0, x0, #0xfe4
  41a5a4:	ldr	w1, [x0]
  41a5a8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41a5ac:	add	x0, x0, #0x1d0
  41a5b0:	str	w1, [x0]
  41a5b4:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41a5b8:	add	x0, x0, #0xfe8
  41a5bc:	ldr	w1, [x0]
  41a5c0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41a5c4:	add	x0, x0, #0x1d0
  41a5c8:	str	w1, [x0, #4]
  41a5cc:	ldr	w7, [sp, #20]
  41a5d0:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41a5d4:	add	x6, x0, #0x1d0
  41a5d8:	ldr	w5, [sp, #56]
  41a5dc:	ldr	x4, [sp, #24]
  41a5e0:	ldr	x3, [sp, #32]
  41a5e4:	ldr	x2, [sp, #40]
  41a5e8:	ldr	x1, [sp, #48]
  41a5ec:	ldr	w0, [sp, #60]
  41a5f0:	bl	419084 <argp_failure@@Base+0x834>
  41a5f4:	str	w0, [sp, #76]
  41a5f8:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41a5fc:	add	x0, x0, #0x1d0
  41a600:	ldr	w1, [x0]
  41a604:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41a608:	add	x0, x0, #0xfe4
  41a60c:	str	w1, [x0]
  41a610:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41a614:	add	x0, x0, #0x1d0
  41a618:	ldr	x1, [x0, #16]
  41a61c:	adrp	x0, 442000 <argp_program_version_hook@@Base+0xbe50>
  41a620:	add	x0, x0, #0x8c0
  41a624:	str	x1, [x0]
  41a628:	adrp	x0, 436000 <__progname@@GLIBC_2.17+0xfe0>
  41a62c:	add	x0, x0, #0x1d0
  41a630:	ldr	w1, [x0, #8]
  41a634:	adrp	x0, 434000 <argp_failure@@Base+0x1b7b0>
  41a638:	add	x0, x0, #0xfec
  41a63c:	str	w1, [x0]
  41a640:	ldr	w0, [sp, #76]
  41a644:	ldp	x29, x30, [sp], #80
  41a648:	ret
  41a64c:	stp	x29, x30, [sp, #-48]!
  41a650:	mov	x29, sp
  41a654:	str	w0, [sp, #44]
  41a658:	str	x1, [sp, #32]
  41a65c:	str	x2, [sp, #24]
  41a660:	mov	w6, #0x1                   	// #1
  41a664:	mov	w5, #0x0                   	// #0
  41a668:	mov	x4, #0x0                   	// #0
  41a66c:	mov	x3, #0x0                   	// #0
  41a670:	ldr	x2, [sp, #24]
  41a674:	ldr	x1, [sp, #32]
  41a678:	ldr	w0, [sp, #44]
  41a67c:	bl	41a578 <argp_failure@@Base+0x1d28>
  41a680:	ldp	x29, x30, [sp], #48
  41a684:	ret
  41a688:	stp	x29, x30, [sp, #-64]!
  41a68c:	mov	x29, sp
  41a690:	str	x0, [sp, #40]
  41a694:	str	x1, [sp, #32]
  41a698:	str	x2, [sp, #24]
  41a69c:	str	x3, [sp, #16]
  41a6a0:	mov	x0, #0x48                  	// #72
  41a6a4:	bl	402450 <malloc@plt>
  41a6a8:	str	x0, [sp, #56]
  41a6ac:	ldr	x0, [sp, #56]
  41a6b0:	cmp	x0, #0x0
  41a6b4:	b.eq	41a750 <argp_failure@@Base+0x1f00>  // b.none
  41a6b8:	ldr	x0, [sp, #56]
  41a6bc:	ldr	x1, [sp, #40]
  41a6c0:	str	x1, [x0]
  41a6c4:	ldr	x0, [sp, #56]
  41a6c8:	ldr	x1, [sp, #32]
  41a6cc:	str	x1, [x0, #8]
  41a6d0:	ldr	x0, [sp, #56]
  41a6d4:	ldr	x1, [sp, #24]
  41a6d8:	str	x1, [x0, #16]
  41a6dc:	ldr	x0, [sp, #56]
  41a6e0:	ldr	x1, [sp, #16]
  41a6e4:	str	x1, [x0, #24]
  41a6e8:	ldr	x0, [sp, #56]
  41a6ec:	str	xzr, [x0, #40]
  41a6f0:	ldr	x0, [sp, #56]
  41a6f4:	str	xzr, [x0, #32]
  41a6f8:	mov	x0, #0xc8                  	// #200
  41a6fc:	bl	402450 <malloc@plt>
  41a700:	mov	x1, x0
  41a704:	ldr	x0, [sp, #56]
  41a708:	str	x1, [x0, #48]
  41a70c:	ldr	x0, [sp, #56]
  41a710:	ldr	x0, [x0, #48]
  41a714:	cmp	x0, #0x0
  41a718:	b.ne	41a72c <argp_failure@@Base+0x1edc>  // b.any
  41a71c:	ldr	x0, [sp, #56]
  41a720:	bl	402640 <free@plt>
  41a724:	str	xzr, [sp, #56]
  41a728:	b	41a750 <argp_failure@@Base+0x1f00>
  41a72c:	ldr	x0, [sp, #56]
  41a730:	ldr	x1, [x0, #48]
  41a734:	ldr	x0, [sp, #56]
  41a738:	str	x1, [x0, #56]
  41a73c:	ldr	x0, [sp, #56]
  41a740:	ldr	x0, [x0, #48]
  41a744:	add	x1, x0, #0xc8
  41a748:	ldr	x0, [sp, #56]
  41a74c:	str	x1, [x0, #64]
  41a750:	ldr	x0, [sp, #56]
  41a754:	ldp	x29, x30, [sp], #64
  41a758:	ret
  41a75c:	stp	x29, x30, [sp, #-32]!
  41a760:	mov	x29, sp
  41a764:	str	x0, [sp, #24]
  41a768:	ldr	x0, [sp, #24]
  41a76c:	bl	41a7e4 <argp_failure@@Base+0x1f94>
  41a770:	ldr	x0, [sp, #24]
  41a774:	ldr	x1, [x0, #56]
  41a778:	ldr	x0, [sp, #24]
  41a77c:	ldr	x0, [x0, #48]
  41a780:	cmp	x1, x0
  41a784:	b.ls	41a7c4 <argp_failure@@Base+0x1f74>  // b.plast
  41a788:	ldr	x0, [sp, #24]
  41a78c:	ldr	x4, [x0, #48]
  41a790:	ldr	x0, [sp, #24]
  41a794:	ldr	x1, [x0, #56]
  41a798:	ldr	x0, [sp, #24]
  41a79c:	ldr	x0, [x0, #48]
  41a7a0:	sub	x0, x1, x0
  41a7a4:	mov	x1, x0
  41a7a8:	ldr	x0, [sp, #24]
  41a7ac:	ldr	x0, [x0]
  41a7b0:	mov	x3, x0
  41a7b4:	mov	x2, x1
  41a7b8:	mov	x1, #0x1                   	// #1
  41a7bc:	mov	x0, x4
  41a7c0:	bl	4022b0 <fwrite_unlocked@plt>
  41a7c4:	ldr	x0, [sp, #24]
  41a7c8:	ldr	x0, [x0, #48]
  41a7cc:	bl	402640 <free@plt>
  41a7d0:	ldr	x0, [sp, #24]
  41a7d4:	bl	402640 <free@plt>
  41a7d8:	nop
  41a7dc:	ldp	x29, x30, [sp], #32
  41a7e0:	ret
  41a7e4:	stp	x29, x30, [sp, #-112]!
  41a7e8:	mov	x29, sp
  41a7ec:	str	x0, [sp, #24]
  41a7f0:	ldr	x0, [sp, #24]
  41a7f4:	ldr	x1, [x0, #48]
  41a7f8:	ldr	x0, [sp, #24]
  41a7fc:	ldr	x0, [x0, #32]
  41a800:	add	x0, x1, x0
  41a804:	str	x0, [sp, #104]
  41a808:	b	41b00c <argp_failure@@Base+0x27bc>
  41a80c:	ldr	x0, [sp, #24]
  41a810:	ldr	x0, [x0, #40]
  41a814:	cmp	x0, #0x0
  41a818:	b.ne	41a904 <argp_failure@@Base+0x20b4>  // b.any
  41a81c:	ldr	x0, [sp, #24]
  41a820:	ldr	x0, [x0, #8]
  41a824:	cmp	x0, #0x0
  41a828:	b.eq	41a904 <argp_failure@@Base+0x20b4>  // b.none
  41a82c:	ldr	x0, [sp, #24]
  41a830:	ldr	x0, [x0, #8]
  41a834:	str	x0, [sp, #48]
  41a838:	ldr	x0, [sp, #24]
  41a83c:	ldr	x1, [x0, #56]
  41a840:	ldr	x0, [sp, #48]
  41a844:	add	x1, x1, x0
  41a848:	ldr	x0, [sp, #24]
  41a84c:	ldr	x0, [x0, #64]
  41a850:	cmp	x1, x0
  41a854:	b.cs	41a8c0 <argp_failure@@Base+0x2070>  // b.hs, b.nlast
  41a858:	ldr	x1, [sp, #104]
  41a85c:	ldr	x0, [sp, #48]
  41a860:	add	x3, x1, x0
  41a864:	ldr	x0, [sp, #24]
  41a868:	ldr	x1, [x0, #56]
  41a86c:	ldr	x0, [sp, #104]
  41a870:	sub	x0, x1, x0
  41a874:	mov	x2, x0
  41a878:	ldr	x1, [sp, #104]
  41a87c:	mov	x0, x3
  41a880:	bl	402270 <memmove@plt>
  41a884:	ldr	x0, [sp, #24]
  41a888:	ldr	x1, [x0, #56]
  41a88c:	ldr	x0, [sp, #48]
  41a890:	add	x1, x1, x0
  41a894:	ldr	x0, [sp, #24]
  41a898:	str	x1, [x0, #56]
  41a89c:	ldr	x2, [sp, #48]
  41a8a0:	mov	w1, #0x20                  	// #32
  41a8a4:	ldr	x0, [sp, #104]
  41a8a8:	bl	4024c0 <memset@plt>
  41a8ac:	ldr	x1, [sp, #104]
  41a8b0:	ldr	x0, [sp, #48]
  41a8b4:	add	x0, x1, x0
  41a8b8:	str	x0, [sp, #104]
  41a8bc:	b	41a8f8 <argp_failure@@Base+0x20a8>
  41a8c0:	str	xzr, [sp, #80]
  41a8c4:	b	41a8e8 <argp_failure@@Base+0x2098>
  41a8c8:	ldr	x0, [sp, #24]
  41a8cc:	ldr	x0, [x0]
  41a8d0:	mov	x1, x0
  41a8d4:	mov	w0, #0x20                  	// #32
  41a8d8:	bl	402400 <putc_unlocked@plt>
  41a8dc:	ldr	x0, [sp, #80]
  41a8e0:	add	x0, x0, #0x1
  41a8e4:	str	x0, [sp, #80]
  41a8e8:	ldr	x1, [sp, #80]
  41a8ec:	ldr	x0, [sp, #48]
  41a8f0:	cmp	x1, x0
  41a8f4:	b.cc	41a8c8 <argp_failure@@Base+0x2078>  // b.lo, b.ul, b.last
  41a8f8:	ldr	x1, [sp, #48]
  41a8fc:	ldr	x0, [sp, #24]
  41a900:	str	x1, [x0, #40]
  41a904:	ldr	x0, [sp, #24]
  41a908:	ldr	x1, [x0, #56]
  41a90c:	ldr	x0, [sp, #104]
  41a910:	sub	x0, x1, x0
  41a914:	str	x0, [sp, #88]
  41a918:	ldr	x2, [sp, #88]
  41a91c:	mov	w1, #0xa                   	// #10
  41a920:	ldr	x0, [sp, #104]
  41a924:	bl	402730 <memchr@plt>
  41a928:	str	x0, [sp, #96]
  41a92c:	ldr	x0, [sp, #24]
  41a930:	ldr	x0, [x0, #40]
  41a934:	cmp	x0, #0x0
  41a938:	b.ge	41a944 <argp_failure@@Base+0x20f4>  // b.tcont
  41a93c:	ldr	x0, [sp, #24]
  41a940:	str	xzr, [x0, #40]
  41a944:	ldr	x0, [sp, #96]
  41a948:	cmp	x0, #0x0
  41a94c:	b.ne	41a9a8 <argp_failure@@Base+0x2158>  // b.any
  41a950:	ldr	x0, [sp, #24]
  41a954:	ldr	x0, [x0, #40]
  41a958:	mov	x1, x0
  41a95c:	ldr	x0, [sp, #88]
  41a960:	add	x1, x1, x0
  41a964:	ldr	x0, [sp, #24]
  41a968:	ldr	x0, [x0, #16]
  41a96c:	cmp	x1, x0
  41a970:	b.cs	41a998 <argp_failure@@Base+0x2148>  // b.hs, b.nlast
  41a974:	ldr	x0, [sp, #24]
  41a978:	ldr	x0, [x0, #40]
  41a97c:	mov	x1, x0
  41a980:	ldr	x0, [sp, #88]
  41a984:	add	x0, x1, x0
  41a988:	mov	x1, x0
  41a98c:	ldr	x0, [sp, #24]
  41a990:	str	x1, [x0, #40]
  41a994:	b	41b020 <argp_failure@@Base+0x27d0>
  41a998:	ldr	x0, [sp, #24]
  41a99c:	ldr	x0, [x0, #56]
  41a9a0:	str	x0, [sp, #96]
  41a9a4:	b	41a9e8 <argp_failure@@Base+0x2198>
  41a9a8:	ldr	x0, [sp, #24]
  41a9ac:	ldr	x1, [x0, #40]
  41a9b0:	ldr	x2, [sp, #96]
  41a9b4:	ldr	x0, [sp, #104]
  41a9b8:	sub	x0, x2, x0
  41a9bc:	add	x0, x1, x0
  41a9c0:	ldr	x1, [sp, #24]
  41a9c4:	ldr	x1, [x1, #16]
  41a9c8:	cmp	x0, x1
  41a9cc:	b.ge	41a9e8 <argp_failure@@Base+0x2198>  // b.tcont
  41a9d0:	ldr	x0, [sp, #24]
  41a9d4:	str	xzr, [x0, #40]
  41a9d8:	ldr	x0, [sp, #96]
  41a9dc:	add	x0, x0, #0x1
  41a9e0:	str	x0, [sp, #104]
  41a9e4:	b	41b00c <argp_failure@@Base+0x27bc>
  41a9e8:	ldr	x0, [sp, #24]
  41a9ec:	ldr	x0, [x0, #16]
  41a9f0:	sub	x0, x0, #0x1
  41a9f4:	str	x0, [sp, #40]
  41a9f8:	ldr	x0, [sp, #24]
  41a9fc:	ldr	x0, [x0, #24]
  41aa00:	cmp	x0, #0x0
  41aa04:	b.ge	41ab00 <argp_failure@@Base+0x22b0>  // b.tcont
  41aa08:	ldr	x0, [sp, #24]
  41aa0c:	ldr	x0, [x0, #56]
  41aa10:	ldr	x1, [sp, #96]
  41aa14:	cmp	x1, x0
  41aa18:	b.cs	41aab4 <argp_failure@@Base+0x2264>  // b.hs, b.nlast
  41aa1c:	ldr	x0, [sp, #24]
  41aa20:	ldr	x0, [x0, #40]
  41aa24:	mov	x1, x0
  41aa28:	ldr	x0, [sp, #40]
  41aa2c:	sub	x0, x0, x1
  41aa30:	ldr	x1, [sp, #104]
  41aa34:	add	x3, x1, x0
  41aa38:	ldr	x0, [sp, #24]
  41aa3c:	ldr	x1, [x0, #56]
  41aa40:	ldr	x0, [sp, #96]
  41aa44:	sub	x0, x1, x0
  41aa48:	mov	x2, x0
  41aa4c:	ldr	x1, [sp, #96]
  41aa50:	mov	x0, x3
  41aa54:	bl	402270 <memmove@plt>
  41aa58:	ldr	x0, [sp, #24]
  41aa5c:	ldr	x1, [x0, #56]
  41aa60:	ldr	x0, [sp, #24]
  41aa64:	ldr	x0, [x0, #40]
  41aa68:	mov	x2, x0
  41aa6c:	ldr	x0, [sp, #40]
  41aa70:	sub	x0, x0, x2
  41aa74:	ldr	x2, [sp, #104]
  41aa78:	add	x2, x2, x0
  41aa7c:	ldr	x0, [sp, #96]
  41aa80:	sub	x0, x2, x0
  41aa84:	neg	x0, x0
  41aa88:	add	x1, x1, x0
  41aa8c:	ldr	x0, [sp, #24]
  41aa90:	str	x1, [x0, #56]
  41aa94:	ldr	x0, [sp, #24]
  41aa98:	str	xzr, [x0, #40]
  41aa9c:	ldr	x0, [sp, #40]
  41aaa0:	add	x0, x0, #0x1
  41aaa4:	ldr	x1, [sp, #104]
  41aaa8:	add	x0, x1, x0
  41aaac:	str	x0, [sp, #104]
  41aab0:	b	41b00c <argp_failure@@Base+0x27bc>
  41aab4:	ldr	x0, [sp, #24]
  41aab8:	ldr	x0, [x0, #40]
  41aabc:	mov	x1, x0
  41aac0:	ldr	x0, [sp, #88]
  41aac4:	add	x0, x1, x0
  41aac8:	mov	x1, x0
  41aacc:	ldr	x0, [sp, #24]
  41aad0:	str	x1, [x0, #40]
  41aad4:	ldr	x0, [sp, #24]
  41aad8:	ldr	x1, [x0, #56]
  41aadc:	ldr	x0, [sp, #24]
  41aae0:	ldr	x0, [x0, #40]
  41aae4:	mov	x2, x0
  41aae8:	ldr	x0, [sp, #40]
  41aaec:	sub	x0, x0, x2
  41aaf0:	add	x1, x1, x0
  41aaf4:	ldr	x0, [sp, #24]
  41aaf8:	str	x1, [x0, #56]
  41aafc:	b	41b020 <argp_failure@@Base+0x27d0>
  41ab00:	ldr	x0, [sp, #24]
  41ab04:	ldr	x0, [x0, #40]
  41ab08:	mov	x1, x0
  41ab0c:	ldr	x0, [sp, #40]
  41ab10:	sub	x0, x0, x1
  41ab14:	add	x0, x0, #0x1
  41ab18:	ldr	x1, [sp, #104]
  41ab1c:	add	x0, x1, x0
  41ab20:	str	x0, [sp, #72]
  41ab24:	b	41ab34 <argp_failure@@Base+0x22e4>
  41ab28:	ldr	x0, [sp, #72]
  41ab2c:	sub	x0, x0, #0x1
  41ab30:	str	x0, [sp, #72]
  41ab34:	ldr	x1, [sp, #72]
  41ab38:	ldr	x0, [sp, #104]
  41ab3c:	cmp	x1, x0
  41ab40:	b.cc	41ab70 <argp_failure@@Base+0x2320>  // b.lo, b.ul, b.last
  41ab44:	bl	402630 <__ctype_b_loc@plt>
  41ab48:	ldr	x1, [x0]
  41ab4c:	ldr	x0, [sp, #72]
  41ab50:	ldrb	w0, [x0]
  41ab54:	and	x0, x0, #0xff
  41ab58:	lsl	x0, x0, #1
  41ab5c:	add	x0, x1, x0
  41ab60:	ldrh	w0, [x0]
  41ab64:	and	w0, w0, #0x1
  41ab68:	cmp	w0, #0x0
  41ab6c:	b.eq	41ab28 <argp_failure@@Base+0x22d8>  // b.none
  41ab70:	ldr	x0, [sp, #72]
  41ab74:	add	x0, x0, #0x1
  41ab78:	str	x0, [sp, #64]
  41ab7c:	ldr	x1, [sp, #64]
  41ab80:	ldr	x0, [sp, #104]
  41ab84:	cmp	x1, x0
  41ab88:	b.ls	41abf4 <argp_failure@@Base+0x23a4>  // b.plast
  41ab8c:	ldr	x1, [sp, #72]
  41ab90:	ldr	x0, [sp, #104]
  41ab94:	cmp	x1, x0
  41ab98:	b.cc	41abe4 <argp_failure@@Base+0x2394>  // b.lo, b.ul, b.last
  41ab9c:	ldr	x0, [sp, #72]
  41aba0:	sub	x0, x0, #0x1
  41aba4:	str	x0, [sp, #72]
  41aba8:	ldr	x1, [sp, #72]
  41abac:	ldr	x0, [sp, #104]
  41abb0:	cmp	x1, x0
  41abb4:	b.cc	41abe4 <argp_failure@@Base+0x2394>  // b.lo, b.ul, b.last
  41abb8:	bl	402630 <__ctype_b_loc@plt>
  41abbc:	ldr	x1, [x0]
  41abc0:	ldr	x0, [sp, #72]
  41abc4:	ldrb	w0, [x0]
  41abc8:	and	x0, x0, #0xff
  41abcc:	lsl	x0, x0, #1
  41abd0:	add	x0, x1, x0
  41abd4:	ldrh	w0, [x0]
  41abd8:	and	w0, w0, #0x1
  41abdc:	cmp	w0, #0x0
  41abe0:	b.ne	41ab9c <argp_failure@@Base+0x234c>  // b.any
  41abe4:	ldr	x0, [sp, #72]
  41abe8:	add	x0, x0, #0x1
  41abec:	str	x0, [sp, #96]
  41abf0:	b	41ace0 <argp_failure@@Base+0x2490>
  41abf4:	ldr	x0, [sp, #24]
  41abf8:	ldr	x0, [x0, #40]
  41abfc:	mov	x1, x0
  41ac00:	ldr	x0, [sp, #40]
  41ac04:	sub	x0, x0, x1
  41ac08:	add	x0, x0, #0x1
  41ac0c:	ldr	x1, [sp, #104]
  41ac10:	add	x0, x1, x0
  41ac14:	str	x0, [sp, #72]
  41ac18:	ldr	x1, [sp, #72]
  41ac1c:	ldr	x0, [sp, #96]
  41ac20:	cmp	x1, x0
  41ac24:	b.cs	41ac70 <argp_failure@@Base+0x2420>  // b.hs, b.nlast
  41ac28:	ldr	x0, [sp, #72]
  41ac2c:	add	x0, x0, #0x1
  41ac30:	str	x0, [sp, #72]
  41ac34:	ldr	x1, [sp, #72]
  41ac38:	ldr	x0, [sp, #96]
  41ac3c:	cmp	x1, x0
  41ac40:	b.cs	41ac70 <argp_failure@@Base+0x2420>  // b.hs, b.nlast
  41ac44:	bl	402630 <__ctype_b_loc@plt>
  41ac48:	ldr	x1, [x0]
  41ac4c:	ldr	x0, [sp, #72]
  41ac50:	ldrb	w0, [x0]
  41ac54:	and	x0, x0, #0xff
  41ac58:	lsl	x0, x0, #1
  41ac5c:	add	x0, x1, x0
  41ac60:	ldrh	w0, [x0]
  41ac64:	and	w0, w0, #0x1
  41ac68:	cmp	w0, #0x0
  41ac6c:	b.eq	41ac28 <argp_failure@@Base+0x23d8>  // b.none
  41ac70:	ldr	x1, [sp, #72]
  41ac74:	ldr	x0, [sp, #96]
  41ac78:	cmp	x1, x0
  41ac7c:	b.ne	41ac98 <argp_failure@@Base+0x2448>  // b.any
  41ac80:	ldr	x0, [sp, #24]
  41ac84:	str	xzr, [x0, #40]
  41ac88:	ldr	x0, [sp, #96]
  41ac8c:	add	x0, x0, #0x1
  41ac90:	str	x0, [sp, #104]
  41ac94:	b	41b00c <argp_failure@@Base+0x27bc>
  41ac98:	ldr	x0, [sp, #72]
  41ac9c:	str	x0, [sp, #96]
  41aca0:	ldr	x0, [sp, #72]
  41aca4:	add	x0, x0, #0x1
  41aca8:	str	x0, [sp, #72]
  41acac:	bl	402630 <__ctype_b_loc@plt>
  41acb0:	ldr	x1, [x0]
  41acb4:	ldr	x0, [sp, #72]
  41acb8:	ldrb	w0, [x0]
  41acbc:	and	x0, x0, #0xff
  41acc0:	lsl	x0, x0, #1
  41acc4:	add	x0, x1, x0
  41acc8:	ldrh	w0, [x0]
  41accc:	and	w0, w0, #0x1
  41acd0:	cmp	w0, #0x0
  41acd4:	b.ne	41aca0 <argp_failure@@Base+0x2450>  // b.any
  41acd8:	ldr	x0, [sp, #72]
  41acdc:	str	x0, [sp, #64]
  41ace0:	ldr	x0, [sp, #88]
  41ace4:	add	x0, x0, #0x1
  41ace8:	ldr	x1, [sp, #104]
  41acec:	add	x0, x1, x0
  41acf0:	ldr	x1, [sp, #64]
  41acf4:	cmp	x1, x0
  41acf8:	b.ne	41ad20 <argp_failure@@Base+0x24d0>  // b.any
  41acfc:	ldr	x0, [sp, #24]
  41ad00:	ldr	x1, [x0, #24]
  41ad04:	ldr	x0, [sp, #24]
  41ad08:	ldr	x2, [x0, #64]
  41ad0c:	ldr	x0, [sp, #96]
  41ad10:	sub	x0, x2, x0
  41ad14:	cmp	x1, x0
  41ad18:	b.ge	41ad40 <argp_failure@@Base+0x24f0>  // b.tcont
  41ad1c:	b	41ae90 <argp_failure@@Base+0x2640>
  41ad20:	ldr	x0, [sp, #96]
  41ad24:	add	x0, x0, #0x1
  41ad28:	ldr	x1, [sp, #64]
  41ad2c:	sub	x1, x1, x0
  41ad30:	ldr	x0, [sp, #24]
  41ad34:	ldr	x0, [x0, #24]
  41ad38:	cmp	x1, x0
  41ad3c:	b.ge	41ae90 <argp_failure@@Base+0x2640>  // b.tcont
  41ad40:	ldr	x0, [sp, #24]
  41ad44:	ldr	x0, [x0, #56]
  41ad48:	ldr	x1, [sp, #64]
  41ad4c:	cmp	x1, x0
  41ad50:	b.cs	41ae90 <argp_failure@@Base+0x2640>  // b.hs, b.nlast
  41ad54:	ldr	x0, [sp, #24]
  41ad58:	ldr	x1, [x0, #64]
  41ad5c:	ldr	x0, [sp, #24]
  41ad60:	ldr	x0, [x0, #56]
  41ad64:	sub	x1, x1, x0
  41ad68:	ldr	x0, [sp, #24]
  41ad6c:	ldr	x0, [x0, #24]
  41ad70:	add	x0, x0, #0x1
  41ad74:	cmp	x1, x0
  41ad78:	b.le	41adf8 <argp_failure@@Base+0x25a8>
  41ad7c:	ldr	x0, [sp, #24]
  41ad80:	ldr	x1, [x0, #56]
  41ad84:	ldr	x0, [sp, #64]
  41ad88:	sub	x0, x1, x0
  41ad8c:	str	x0, [sp, #32]
  41ad90:	ldr	x0, [sp, #24]
  41ad94:	ldr	x0, [x0, #24]
  41ad98:	add	x0, x0, #0x1
  41ad9c:	ldr	x1, [sp, #96]
  41ada0:	add	x0, x1, x0
  41ada4:	ldr	x2, [sp, #32]
  41ada8:	ldr	x1, [sp, #64]
  41adac:	bl	402270 <memmove@plt>
  41adb0:	ldr	x0, [sp, #24]
  41adb4:	ldr	x0, [x0, #24]
  41adb8:	add	x0, x0, #0x1
  41adbc:	ldr	x1, [sp, #96]
  41adc0:	add	x0, x1, x0
  41adc4:	str	x0, [sp, #64]
  41adc8:	ldr	x1, [sp, #64]
  41adcc:	ldr	x0, [sp, #32]
  41add0:	add	x1, x1, x0
  41add4:	ldr	x0, [sp, #104]
  41add8:	sub	x0, x1, x0
  41addc:	str	x0, [sp, #88]
  41ade0:	ldr	x0, [sp, #96]
  41ade4:	add	x1, x0, #0x1
  41ade8:	str	x1, [sp, #96]
  41adec:	mov	w1, #0xa                   	// #10
  41adf0:	strb	w1, [x0]
  41adf4:	b	41aea4 <argp_failure@@Base+0x2654>
  41adf8:	ldr	x0, [sp, #24]
  41adfc:	ldr	x0, [x0, #48]
  41ae00:	ldr	x1, [sp, #96]
  41ae04:	cmp	x1, x0
  41ae08:	b.ls	41ae44 <argp_failure@@Base+0x25f4>  // b.plast
  41ae0c:	ldr	x0, [sp, #24]
  41ae10:	ldr	x4, [x0, #48]
  41ae14:	ldr	x0, [sp, #24]
  41ae18:	ldr	x0, [x0, #48]
  41ae1c:	ldr	x1, [sp, #96]
  41ae20:	sub	x0, x1, x0
  41ae24:	mov	x1, x0
  41ae28:	ldr	x0, [sp, #24]
  41ae2c:	ldr	x0, [x0]
  41ae30:	mov	x3, x0
  41ae34:	mov	x2, x1
  41ae38:	mov	x1, #0x1                   	// #1
  41ae3c:	mov	x0, x4
  41ae40:	bl	4022b0 <fwrite_unlocked@plt>
  41ae44:	ldr	x0, [sp, #24]
  41ae48:	ldr	x0, [x0]
  41ae4c:	mov	x1, x0
  41ae50:	mov	w0, #0xa                   	// #10
  41ae54:	bl	402400 <putc_unlocked@plt>
  41ae58:	ldr	x0, [sp, #24]
  41ae5c:	ldr	x0, [x0, #48]
  41ae60:	ldr	x1, [sp, #104]
  41ae64:	sub	x0, x1, x0
  41ae68:	mov	x1, x0
  41ae6c:	ldr	x0, [sp, #88]
  41ae70:	add	x0, x0, x1
  41ae74:	str	x0, [sp, #88]
  41ae78:	ldr	x0, [sp, #24]
  41ae7c:	ldr	x0, [x0, #48]
  41ae80:	str	x0, [sp, #104]
  41ae84:	ldr	x0, [sp, #104]
  41ae88:	str	x0, [sp, #96]
  41ae8c:	b	41aea4 <argp_failure@@Base+0x2654>
  41ae90:	ldr	x0, [sp, #96]
  41ae94:	add	x1, x0, #0x1
  41ae98:	str	x1, [sp, #96]
  41ae9c:	mov	w1, #0xa                   	// #10
  41aea0:	strb	w1, [x0]
  41aea4:	ldr	x1, [sp, #64]
  41aea8:	ldr	x0, [sp, #96]
  41aeac:	sub	x1, x1, x0
  41aeb0:	ldr	x0, [sp, #24]
  41aeb4:	ldr	x0, [x0, #24]
  41aeb8:	cmp	x1, x0
  41aebc:	b.ge	41aefc <argp_failure@@Base+0x26ac>  // b.tcont
  41aec0:	ldr	x0, [sp, #88]
  41aec4:	add	x0, x0, #0x1
  41aec8:	ldr	x1, [sp, #104]
  41aecc:	add	x0, x1, x0
  41aed0:	ldr	x1, [sp, #64]
  41aed4:	cmp	x1, x0
  41aed8:	b.ne	41af3c <argp_failure@@Base+0x26ec>  // b.any
  41aedc:	ldr	x0, [sp, #24]
  41aee0:	ldr	x1, [x0, #64]
  41aee4:	ldr	x0, [sp, #64]
  41aee8:	sub	x1, x1, x0
  41aeec:	ldr	x0, [sp, #24]
  41aef0:	ldr	x0, [x0, #24]
  41aef4:	cmp	x1, x0
  41aef8:	b.lt	41af3c <argp_failure@@Base+0x26ec>  // b.tstop
  41aefc:	str	wzr, [sp, #60]
  41af00:	b	41af24 <argp_failure@@Base+0x26d4>
  41af04:	ldr	x0, [sp, #96]
  41af08:	add	x1, x0, #0x1
  41af0c:	str	x1, [sp, #96]
  41af10:	mov	w1, #0x20                  	// #32
  41af14:	strb	w1, [x0]
  41af18:	ldr	w0, [sp, #60]
  41af1c:	add	w0, w0, #0x1
  41af20:	str	w0, [sp, #60]
  41af24:	ldrsw	x1, [sp, #60]
  41af28:	ldr	x0, [sp, #24]
  41af2c:	ldr	x0, [x0, #24]
  41af30:	cmp	x1, x0
  41af34:	b.lt	41af04 <argp_failure@@Base+0x26b4>  // b.tstop
  41af38:	b	41af78 <argp_failure@@Base+0x2728>
  41af3c:	str	wzr, [sp, #60]
  41af40:	b	41af64 <argp_failure@@Base+0x2714>
  41af44:	ldr	x0, [sp, #24]
  41af48:	ldr	x0, [x0]
  41af4c:	mov	x1, x0
  41af50:	mov	w0, #0x20                  	// #32
  41af54:	bl	402400 <putc_unlocked@plt>
  41af58:	ldr	w0, [sp, #60]
  41af5c:	add	w0, w0, #0x1
  41af60:	str	w0, [sp, #60]
  41af64:	ldrsw	x1, [sp, #60]
  41af68:	ldr	x0, [sp, #24]
  41af6c:	ldr	x0, [x0, #24]
  41af70:	cmp	x1, x0
  41af74:	b.lt	41af44 <argp_failure@@Base+0x26f4>  // b.tstop
  41af78:	ldr	x1, [sp, #96]
  41af7c:	ldr	x0, [sp, #64]
  41af80:	cmp	x1, x0
  41af84:	b.cs	41afac <argp_failure@@Base+0x275c>  // b.hs, b.nlast
  41af88:	ldr	x1, [sp, #104]
  41af8c:	ldr	x0, [sp, #88]
  41af90:	add	x1, x1, x0
  41af94:	ldr	x0, [sp, #64]
  41af98:	sub	x0, x1, x0
  41af9c:	mov	x2, x0
  41afa0:	ldr	x1, [sp, #64]
  41afa4:	ldr	x0, [sp, #96]
  41afa8:	bl	402270 <memmove@plt>
  41afac:	ldr	x1, [sp, #64]
  41afb0:	ldr	x0, [sp, #104]
  41afb4:	sub	x0, x1, x0
  41afb8:	mov	x1, x0
  41afbc:	ldr	x0, [sp, #88]
  41afc0:	sub	x0, x0, x1
  41afc4:	str	x0, [sp, #88]
  41afc8:	ldr	x0, [sp, #96]
  41afcc:	str	x0, [sp, #104]
  41afd0:	ldr	x1, [sp, #96]
  41afd4:	ldr	x0, [sp, #88]
  41afd8:	add	x1, x1, x0
  41afdc:	ldr	x0, [sp, #24]
  41afe0:	str	x1, [x0, #56]
  41afe4:	ldr	x0, [sp, #24]
  41afe8:	ldr	x0, [x0, #24]
  41afec:	cmp	x0, #0x0
  41aff0:	b.eq	41b000 <argp_failure@@Base+0x27b0>  // b.none
  41aff4:	ldr	x0, [sp, #24]
  41aff8:	ldr	x0, [x0, #24]
  41affc:	b	41b004 <argp_failure@@Base+0x27b4>
  41b000:	mov	x0, #0xffffffffffffffff    	// #-1
  41b004:	ldr	x1, [sp, #24]
  41b008:	str	x0, [x1, #40]
  41b00c:	ldr	x0, [sp, #24]
  41b010:	ldr	x0, [x0, #56]
  41b014:	ldr	x1, [sp, #104]
  41b018:	cmp	x1, x0
  41b01c:	b.cc	41a80c <argp_failure@@Base+0x1fbc>  // b.lo, b.ul, b.last
  41b020:	ldr	x0, [sp, #24]
  41b024:	ldr	x1, [x0, #56]
  41b028:	ldr	x0, [sp, #24]
  41b02c:	ldr	x0, [x0, #48]
  41b030:	sub	x0, x1, x0
  41b034:	mov	x1, x0
  41b038:	ldr	x0, [sp, #24]
  41b03c:	str	x1, [x0, #32]
  41b040:	nop
  41b044:	ldp	x29, x30, [sp], #112
  41b048:	ret
  41b04c:	stp	x29, x30, [sp, #-64]!
  41b050:	mov	x29, sp
  41b054:	str	x0, [sp, #24]
  41b058:	str	x1, [sp, #16]
  41b05c:	ldr	x0, [sp, #24]
  41b060:	ldr	x1, [x0, #64]
  41b064:	ldr	x0, [sp, #24]
  41b068:	ldr	x0, [x0, #56]
  41b06c:	sub	x0, x1, x0
  41b070:	mov	x1, x0
  41b074:	ldr	x0, [sp, #16]
  41b078:	cmp	x0, x1
  41b07c:	b.ls	41b240 <argp_failure@@Base+0x29f0>  // b.plast
  41b080:	ldr	x0, [sp, #24]
  41b084:	bl	41a7e4 <argp_failure@@Base+0x1f94>
  41b088:	ldr	x0, [sp, #24]
  41b08c:	ldr	x4, [x0, #48]
  41b090:	ldr	x0, [sp, #24]
  41b094:	ldr	x1, [x0, #56]
  41b098:	ldr	x0, [sp, #24]
  41b09c:	ldr	x0, [x0, #48]
  41b0a0:	sub	x0, x1, x0
  41b0a4:	mov	x1, x0
  41b0a8:	ldr	x0, [sp, #24]
  41b0ac:	ldr	x0, [x0]
  41b0b0:	mov	x3, x0
  41b0b4:	mov	x2, x1
  41b0b8:	mov	x1, #0x1                   	// #1
  41b0bc:	mov	x0, x4
  41b0c0:	bl	4022b0 <fwrite_unlocked@plt>
  41b0c4:	str	x0, [sp, #56]
  41b0c8:	ldr	x0, [sp, #24]
  41b0cc:	ldr	x1, [x0, #56]
  41b0d0:	ldr	x0, [sp, #24]
  41b0d4:	ldr	x0, [x0, #48]
  41b0d8:	sub	x0, x1, x0
  41b0dc:	ldr	x1, [sp, #56]
  41b0e0:	cmp	x1, x0
  41b0e4:	b.ne	41b128 <argp_failure@@Base+0x28d8>  // b.any
  41b0e8:	ldr	x0, [sp, #24]
  41b0ec:	ldr	x1, [x0, #48]
  41b0f0:	ldr	x0, [sp, #24]
  41b0f4:	str	x1, [x0, #56]
  41b0f8:	ldr	x0, [sp, #24]
  41b0fc:	str	xzr, [x0, #32]
  41b100:	ldr	x0, [sp, #24]
  41b104:	ldr	x1, [x0, #64]
  41b108:	ldr	x0, [sp, #24]
  41b10c:	ldr	x0, [x0, #48]
  41b110:	sub	x0, x1, x0
  41b114:	mov	x1, x0
  41b118:	ldr	x0, [sp, #16]
  41b11c:	cmp	x0, x1
  41b120:	b.ls	41b240 <argp_failure@@Base+0x29f0>  // b.plast
  41b124:	b	41b1a0 <argp_failure@@Base+0x2950>
  41b128:	ldr	x0, [sp, #24]
  41b12c:	ldr	x1, [x0, #56]
  41b130:	ldr	x0, [sp, #56]
  41b134:	neg	x0, x0
  41b138:	add	x1, x1, x0
  41b13c:	ldr	x0, [sp, #24]
  41b140:	str	x1, [x0, #56]
  41b144:	ldr	x0, [sp, #24]
  41b148:	ldr	x1, [x0, #32]
  41b14c:	ldr	x0, [sp, #56]
  41b150:	sub	x1, x1, x0
  41b154:	ldr	x0, [sp, #24]
  41b158:	str	x1, [x0, #32]
  41b15c:	ldr	x0, [sp, #24]
  41b160:	ldr	x3, [x0, #48]
  41b164:	ldr	x0, [sp, #24]
  41b168:	ldr	x1, [x0, #48]
  41b16c:	ldr	x0, [sp, #56]
  41b170:	add	x4, x1, x0
  41b174:	ldr	x0, [sp, #24]
  41b178:	ldr	x1, [x0, #56]
  41b17c:	ldr	x0, [sp, #24]
  41b180:	ldr	x0, [x0, #48]
  41b184:	sub	x0, x1, x0
  41b188:	mov	x2, x0
  41b18c:	mov	x1, x4
  41b190:	mov	x0, x3
  41b194:	bl	402270 <memmove@plt>
  41b198:	mov	w0, #0x0                   	// #0
  41b19c:	b	41b244 <argp_failure@@Base+0x29f4>
  41b1a0:	ldr	x0, [sp, #24]
  41b1a4:	ldr	x1, [x0, #64]
  41b1a8:	ldr	x0, [sp, #24]
  41b1ac:	ldr	x0, [x0, #48]
  41b1b0:	sub	x0, x1, x0
  41b1b4:	str	x0, [sp, #48]
  41b1b8:	ldr	x1, [sp, #48]
  41b1bc:	ldr	x0, [sp, #16]
  41b1c0:	add	x0, x1, x0
  41b1c4:	str	x0, [sp, #40]
  41b1c8:	ldr	x1, [sp, #40]
  41b1cc:	ldr	x0, [sp, #48]
  41b1d0:	cmp	x1, x0
  41b1d4:	b.cc	41b1f8 <argp_failure@@Base+0x29a8>  // b.lo, b.ul, b.last
  41b1d8:	ldr	x0, [sp, #24]
  41b1dc:	ldr	x0, [x0, #48]
  41b1e0:	ldr	x1, [sp, #40]
  41b1e4:	bl	402540 <realloc@plt>
  41b1e8:	str	x0, [sp, #32]
  41b1ec:	ldr	x0, [sp, #32]
  41b1f0:	cmp	x0, #0x0
  41b1f4:	b.ne	41b210 <argp_failure@@Base+0x29c0>  // b.any
  41b1f8:	bl	402820 <__errno_location@plt>
  41b1fc:	mov	x1, x0
  41b200:	mov	w0, #0xc                   	// #12
  41b204:	str	w0, [x1]
  41b208:	mov	w0, #0x0                   	// #0
  41b20c:	b	41b244 <argp_failure@@Base+0x29f4>
  41b210:	ldr	x0, [sp, #24]
  41b214:	ldr	x1, [sp, #32]
  41b218:	str	x1, [x0, #48]
  41b21c:	ldr	x1, [sp, #32]
  41b220:	ldr	x0, [sp, #40]
  41b224:	add	x1, x1, x0
  41b228:	ldr	x0, [sp, #24]
  41b22c:	str	x1, [x0, #64]
  41b230:	ldr	x0, [sp, #24]
  41b234:	ldr	x1, [x0, #48]
  41b238:	ldr	x0, [sp, #24]
  41b23c:	str	x1, [x0, #56]
  41b240:	mov	w0, #0x1                   	// #1
  41b244:	ldp	x29, x30, [sp], #64
  41b248:	ret
  41b24c:	stp	x29, x30, [sp, #-304]!
  41b250:	mov	x29, sp
  41b254:	str	x0, [sp, #56]
  41b258:	str	x1, [sp, #48]
  41b25c:	str	x2, [sp, #256]
  41b260:	str	x3, [sp, #264]
  41b264:	str	x4, [sp, #272]
  41b268:	str	x5, [sp, #280]
  41b26c:	str	x6, [sp, #288]
  41b270:	str	x7, [sp, #296]
  41b274:	str	q0, [sp, #128]
  41b278:	str	q1, [sp, #144]
  41b27c:	str	q2, [sp, #160]
  41b280:	str	q3, [sp, #176]
  41b284:	str	q4, [sp, #192]
  41b288:	str	q5, [sp, #208]
  41b28c:	str	q6, [sp, #224]
  41b290:	str	q7, [sp, #240]
  41b294:	mov	x0, #0x96                  	// #150
  41b298:	str	x0, [sp, #120]
  41b29c:	ldr	x1, [sp, #120]
  41b2a0:	ldr	x0, [sp, #56]
  41b2a4:	bl	41b04c <argp_failure@@Base+0x27fc>
  41b2a8:	cmp	w0, #0x0
  41b2ac:	b.ne	41b2b8 <argp_failure@@Base+0x2a68>  // b.any
  41b2b0:	mov	x0, #0xffffffffffffffff    	// #-1
  41b2b4:	b	41b380 <argp_failure@@Base+0x2b30>
  41b2b8:	add	x0, sp, #0x130
  41b2bc:	str	x0, [sp, #72]
  41b2c0:	add	x0, sp, #0x130
  41b2c4:	str	x0, [sp, #80]
  41b2c8:	add	x0, sp, #0x100
  41b2cc:	str	x0, [sp, #88]
  41b2d0:	mov	w0, #0xffffffd0            	// #-48
  41b2d4:	str	w0, [sp, #96]
  41b2d8:	mov	w0, #0xffffff80            	// #-128
  41b2dc:	str	w0, [sp, #100]
  41b2e0:	ldr	x0, [sp, #56]
  41b2e4:	ldr	x1, [x0, #64]
  41b2e8:	ldr	x0, [sp, #56]
  41b2ec:	ldr	x0, [x0, #56]
  41b2f0:	sub	x0, x1, x0
  41b2f4:	str	x0, [sp, #112]
  41b2f8:	ldr	x0, [sp, #56]
  41b2fc:	ldr	x4, [x0, #56]
  41b300:	add	x2, sp, #0x10
  41b304:	add	x3, sp, #0x48
  41b308:	ldp	x0, x1, [x3]
  41b30c:	stp	x0, x1, [x2]
  41b310:	ldp	x0, x1, [x3, #16]
  41b314:	stp	x0, x1, [x2, #16]
  41b318:	add	x0, sp, #0x10
  41b31c:	mov	x3, x0
  41b320:	ldr	x2, [sp, #48]
  41b324:	ldr	x1, [sp, #112]
  41b328:	mov	x0, x4
  41b32c:	bl	4027a0 <vsnprintf@plt>
  41b330:	str	w0, [sp, #108]
  41b334:	ldrsw	x0, [sp, #108]
  41b338:	ldr	x1, [sp, #112]
  41b33c:	cmp	x1, x0
  41b340:	b.hi	41b354 <argp_failure@@Base+0x2b04>  // b.pmore
  41b344:	ldr	w0, [sp, #108]
  41b348:	add	w0, w0, #0x1
  41b34c:	sxtw	x0, w0
  41b350:	str	x0, [sp, #120]
  41b354:	ldrsw	x0, [sp, #108]
  41b358:	ldr	x1, [sp, #112]
  41b35c:	cmp	x1, x0
  41b360:	b.ls	41b29c <argp_failure@@Base+0x2a4c>  // b.plast
  41b364:	ldr	x0, [sp, #56]
  41b368:	ldr	x1, [x0, #56]
  41b36c:	ldrsw	x0, [sp, #108]
  41b370:	add	x1, x1, x0
  41b374:	ldr	x0, [sp, #56]
  41b378:	str	x1, [x0, #56]
  41b37c:	ldrsw	x0, [sp, #108]
  41b380:	ldp	x29, x30, [sp], #304
  41b384:	ret
  41b388:	stp	x29, x30, [sp, #-48]!
  41b38c:	mov	x29, sp
  41b390:	str	x0, [sp, #40]
  41b394:	str	x1, [sp, #32]
  41b398:	str	x2, [sp, #24]
  41b39c:	ldr	x0, [sp, #40]
  41b3a0:	ldr	x1, [x0, #56]
  41b3a4:	ldr	x0, [sp, #24]
  41b3a8:	add	x1, x1, x0
  41b3ac:	ldr	x0, [sp, #40]
  41b3b0:	ldr	x0, [x0, #64]
  41b3b4:	cmp	x1, x0
  41b3b8:	b.ls	41b3d0 <argp_failure@@Base+0x2b80>  // b.plast
  41b3bc:	ldr	x1, [sp, #24]
  41b3c0:	ldr	x0, [sp, #40]
  41b3c4:	bl	41b04c <argp_failure@@Base+0x27fc>
  41b3c8:	cmp	w0, #0x0
  41b3cc:	b.eq	41b404 <argp_failure@@Base+0x2bb4>  // b.none
  41b3d0:	ldr	x0, [sp, #40]
  41b3d4:	ldr	x0, [x0, #56]
  41b3d8:	ldr	x2, [sp, #24]
  41b3dc:	ldr	x1, [sp, #32]
  41b3e0:	bl	402260 <memcpy@plt>
  41b3e4:	ldr	x0, [sp, #40]
  41b3e8:	ldr	x1, [x0, #56]
  41b3ec:	ldr	x0, [sp, #24]
  41b3f0:	add	x1, x1, x0
  41b3f4:	ldr	x0, [sp, #40]
  41b3f8:	str	x1, [x0, #56]
  41b3fc:	ldr	x0, [sp, #24]
  41b400:	b	41b408 <argp_failure@@Base+0x2bb8>
  41b404:	mov	x0, #0x0                   	// #0
  41b408:	ldp	x29, x30, [sp], #48
  41b40c:	ret
  41b410:	stp	x29, x30, [sp, #-48]!
  41b414:	mov	x29, sp
  41b418:	str	x0, [sp, #24]
  41b41c:	str	x1, [sp, #16]
  41b420:	ldr	x0, [sp, #16]
  41b424:	bl	4022c0 <strlen@plt>
  41b428:	str	x0, [sp, #40]
  41b42c:	ldr	x0, [sp, #40]
  41b430:	cmp	x0, #0x0
  41b434:	b.eq	41b46c <argp_failure@@Base+0x2c1c>  // b.none
  41b438:	ldr	x2, [sp, #40]
  41b43c:	ldr	x1, [sp, #16]
  41b440:	ldr	x0, [sp, #24]
  41b444:	bl	41b388 <argp_failure@@Base+0x2b38>
  41b448:	str	x0, [sp, #32]
  41b44c:	ldr	x1, [sp, #32]
  41b450:	ldr	x0, [sp, #40]
  41b454:	cmp	x1, x0
  41b458:	b.ne	41b464 <argp_failure@@Base+0x2c14>  // b.any
  41b45c:	mov	w0, #0x0                   	// #0
  41b460:	b	41b470 <argp_failure@@Base+0x2c20>
  41b464:	mov	w0, #0xffffffff            	// #-1
  41b468:	b	41b470 <argp_failure@@Base+0x2c20>
  41b46c:	mov	w0, #0x0                   	// #0
  41b470:	ldp	x29, x30, [sp], #48
  41b474:	ret
  41b478:	stp	x29, x30, [sp, #-32]!
  41b47c:	mov	x29, sp
  41b480:	str	x0, [sp, #24]
  41b484:	str	w1, [sp, #20]
  41b488:	ldr	x0, [sp, #24]
  41b48c:	ldr	x1, [x0, #56]
  41b490:	ldr	x0, [sp, #24]
  41b494:	ldr	x0, [x0, #64]
  41b498:	cmp	x1, x0
  41b49c:	b.cc	41b4b4 <argp_failure@@Base+0x2c64>  // b.lo, b.ul, b.last
  41b4a0:	mov	x1, #0x1                   	// #1
  41b4a4:	ldr	x0, [sp, #24]
  41b4a8:	bl	41b04c <argp_failure@@Base+0x27fc>
  41b4ac:	cmp	w0, #0x0
  41b4b0:	b.eq	41b4dc <argp_failure@@Base+0x2c8c>  // b.none
  41b4b4:	ldr	x0, [sp, #24]
  41b4b8:	ldr	x0, [x0, #56]
  41b4bc:	add	x2, x0, #0x1
  41b4c0:	ldr	x1, [sp, #24]
  41b4c4:	str	x2, [x1, #56]
  41b4c8:	ldr	w1, [sp, #20]
  41b4cc:	and	w1, w1, #0xff
  41b4d0:	strb	w1, [x0]
  41b4d4:	ldrb	w0, [x0]
  41b4d8:	b	41b4e0 <argp_failure@@Base+0x2c90>
  41b4dc:	mov	w0, #0xffffffff            	// #-1
  41b4e0:	ldp	x29, x30, [sp], #32
  41b4e4:	ret
  41b4e8:	stp	x29, x30, [sp, #-48]!
  41b4ec:	mov	x29, sp
  41b4f0:	str	x0, [sp, #24]
  41b4f4:	str	x1, [sp, #16]
  41b4f8:	ldr	x0, [sp, #24]
  41b4fc:	ldr	x1, [x0, #56]
  41b500:	ldr	x0, [sp, #24]
  41b504:	ldr	x0, [x0, #48]
  41b508:	sub	x0, x1, x0
  41b50c:	mov	x1, x0
  41b510:	ldr	x0, [sp, #24]
  41b514:	ldr	x0, [x0, #32]
  41b518:	cmp	x1, x0
  41b51c:	b.ls	41b528 <argp_failure@@Base+0x2cd8>  // b.plast
  41b520:	ldr	x0, [sp, #24]
  41b524:	bl	41a7e4 <argp_failure@@Base+0x1f94>
  41b528:	ldr	x0, [sp, #24]
  41b52c:	ldr	x0, [x0, #8]
  41b530:	str	x0, [sp, #40]
  41b534:	ldr	x0, [sp, #24]
  41b538:	ldr	x1, [sp, #16]
  41b53c:	str	x1, [x0, #8]
  41b540:	ldr	x0, [sp, #40]
  41b544:	ldp	x29, x30, [sp], #48
  41b548:	ret
  41b54c:	stp	x29, x30, [sp, #-48]!
  41b550:	mov	x29, sp
  41b554:	str	x0, [sp, #24]
  41b558:	str	x1, [sp, #16]
  41b55c:	ldr	x0, [sp, #24]
  41b560:	ldr	x1, [x0, #56]
  41b564:	ldr	x0, [sp, #24]
  41b568:	ldr	x0, [x0, #48]
  41b56c:	sub	x0, x1, x0
  41b570:	mov	x1, x0
  41b574:	ldr	x0, [sp, #24]
  41b578:	ldr	x0, [x0, #32]
  41b57c:	cmp	x1, x0
  41b580:	b.ls	41b58c <argp_failure@@Base+0x2d3c>  // b.plast
  41b584:	ldr	x0, [sp, #24]
  41b588:	bl	41a7e4 <argp_failure@@Base+0x1f94>
  41b58c:	ldr	x0, [sp, #24]
  41b590:	ldr	x0, [x0, #16]
  41b594:	str	x0, [sp, #40]
  41b598:	ldr	x0, [sp, #24]
  41b59c:	ldr	x1, [sp, #16]
  41b5a0:	str	x1, [x0, #16]
  41b5a4:	ldr	x0, [sp, #40]
  41b5a8:	ldp	x29, x30, [sp], #48
  41b5ac:	ret
  41b5b0:	stp	x29, x30, [sp, #-48]!
  41b5b4:	mov	x29, sp
  41b5b8:	str	x0, [sp, #24]
  41b5bc:	str	x1, [sp, #16]
  41b5c0:	ldr	x0, [sp, #24]
  41b5c4:	ldr	x1, [x0, #56]
  41b5c8:	ldr	x0, [sp, #24]
  41b5cc:	ldr	x0, [x0, #48]
  41b5d0:	sub	x0, x1, x0
  41b5d4:	mov	x1, x0
  41b5d8:	ldr	x0, [sp, #24]
  41b5dc:	ldr	x0, [x0, #32]
  41b5e0:	cmp	x1, x0
  41b5e4:	b.ls	41b5f0 <argp_failure@@Base+0x2da0>  // b.plast
  41b5e8:	ldr	x0, [sp, #24]
  41b5ec:	bl	41a7e4 <argp_failure@@Base+0x1f94>
  41b5f0:	ldr	x0, [sp, #24]
  41b5f4:	ldr	x0, [x0, #24]
  41b5f8:	str	x0, [sp, #40]
  41b5fc:	ldr	x1, [sp, #16]
  41b600:	ldr	x0, [sp, #24]
  41b604:	str	x1, [x0, #24]
  41b608:	ldr	x0, [sp, #40]
  41b60c:	ldp	x29, x30, [sp], #48
  41b610:	ret
  41b614:	stp	x29, x30, [sp, #-32]!
  41b618:	mov	x29, sp
  41b61c:	str	x0, [sp, #24]
  41b620:	ldr	x0, [sp, #24]
  41b624:	ldr	x1, [x0, #56]
  41b628:	ldr	x0, [sp, #24]
  41b62c:	ldr	x0, [x0, #48]
  41b630:	sub	x0, x1, x0
  41b634:	mov	x1, x0
  41b638:	ldr	x0, [sp, #24]
  41b63c:	ldr	x0, [x0, #32]
  41b640:	cmp	x1, x0
  41b644:	b.ls	41b650 <argp_failure@@Base+0x2e00>  // b.plast
  41b648:	ldr	x0, [sp, #24]
  41b64c:	bl	41a7e4 <argp_failure@@Base+0x1f94>
  41b650:	ldr	x0, [sp, #24]
  41b654:	ldr	x0, [x0, #40]
  41b658:	mov	x1, #0x0                   	// #0
  41b65c:	cmp	x0, #0x0
  41b660:	csel	x0, x0, x1, ge  // ge = tcont
  41b664:	ldp	x29, x30, [sp], #32
  41b668:	ret
  41b66c:	sub	sp, sp, #0x20
  41b670:	str	x0, [sp, #8]
  41b674:	str	x1, [sp]
  41b678:	ldr	x1, [sp, #8]
  41b67c:	ldr	x0, [sp]
  41b680:	add	x0, x1, x0
  41b684:	str	x0, [sp, #24]
  41b688:	ldr	x1, [sp, #24]
  41b68c:	ldr	x0, [sp, #8]
  41b690:	cmp	x1, x0
  41b694:	b.cc	41b6a0 <argp_failure@@Base+0x2e50>  // b.lo, b.ul, b.last
  41b698:	ldr	x0, [sp, #24]
  41b69c:	b	41b6a4 <argp_failure@@Base+0x2e54>
  41b6a0:	mov	x0, #0xffffffffffffffff    	// #-1
  41b6a4:	add	sp, sp, #0x20
  41b6a8:	ret
  41b6ac:	stp	x29, x30, [sp, #-48]!
  41b6b0:	mov	x29, sp
  41b6b4:	str	x0, [sp, #40]
  41b6b8:	str	x1, [sp, #32]
  41b6bc:	str	x2, [sp, #24]
  41b6c0:	ldr	x1, [sp, #32]
  41b6c4:	ldr	x0, [sp, #40]
  41b6c8:	bl	41b66c <argp_failure@@Base+0x2e1c>
  41b6cc:	ldr	x1, [sp, #24]
  41b6d0:	bl	41b66c <argp_failure@@Base+0x2e1c>
  41b6d4:	ldp	x29, x30, [sp], #48
  41b6d8:	ret
  41b6dc:	stp	x29, x30, [sp, #-48]!
  41b6e0:	mov	x29, sp
  41b6e4:	str	x0, [sp, #40]
  41b6e8:	str	x1, [sp, #32]
  41b6ec:	str	x2, [sp, #24]
  41b6f0:	str	x3, [sp, #16]
  41b6f4:	ldr	x1, [sp, #32]
  41b6f8:	ldr	x0, [sp, #40]
  41b6fc:	bl	41b66c <argp_failure@@Base+0x2e1c>
  41b700:	ldr	x1, [sp, #24]
  41b704:	bl	41b66c <argp_failure@@Base+0x2e1c>
  41b708:	ldr	x1, [sp, #16]
  41b70c:	bl	41b66c <argp_failure@@Base+0x2e1c>
  41b710:	ldp	x29, x30, [sp], #48
  41b714:	ret
  41b718:	sub	sp, sp, #0x10
  41b71c:	str	x0, [sp, #8]
  41b720:	str	x1, [sp]
  41b724:	ldr	x0, [sp]
  41b728:	ldr	x2, [sp, #8]
  41b72c:	ldr	x1, [sp, #8]
  41b730:	cmp	x2, x0
  41b734:	csel	x0, x1, x0, cs  // cs = hs, nlast
  41b738:	add	sp, sp, #0x10
  41b73c:	ret
  41b740:	stp	x29, x30, [sp, #-64]!
  41b744:	mov	x29, sp
  41b748:	stp	x19, x20, [sp, #16]
  41b74c:	adrp	x20, 432000 <argp_failure@@Base+0x197b0>
  41b750:	add	x20, x20, #0xdd0
  41b754:	stp	x21, x22, [sp, #32]
  41b758:	adrp	x21, 432000 <argp_failure@@Base+0x197b0>
  41b75c:	add	x21, x21, #0xdc8
  41b760:	sub	x20, x20, x21
  41b764:	mov	w22, w0
  41b768:	stp	x23, x24, [sp, #48]
  41b76c:	mov	x23, x1
  41b770:	mov	x24, x2
  41b774:	bl	402228 <memcpy@plt-0x38>
  41b778:	cmp	xzr, x20, asr #3
  41b77c:	b.eq	41b7a8 <argp_failure@@Base+0x2f58>  // b.none
  41b780:	asr	x20, x20, #3
  41b784:	mov	x19, #0x0                   	// #0
  41b788:	ldr	x3, [x21, x19, lsl #3]
  41b78c:	mov	x2, x24
  41b790:	add	x19, x19, #0x1
  41b794:	mov	x1, x23
  41b798:	mov	w0, w22
  41b79c:	blr	x3
  41b7a0:	cmp	x20, x19
  41b7a4:	b.ne	41b788 <argp_failure@@Base+0x2f38>  // b.any
  41b7a8:	ldp	x19, x20, [sp, #16]
  41b7ac:	ldp	x21, x22, [sp, #32]
  41b7b0:	ldp	x23, x24, [sp, #48]
  41b7b4:	ldp	x29, x30, [sp], #64
  41b7b8:	ret
  41b7bc:	nop
  41b7c0:	ret

Disassembly of section .fini:

000000000041b7c4 <.fini>:
  41b7c4:	stp	x29, x30, [sp, #-16]!
  41b7c8:	mov	x29, sp
  41b7cc:	ldp	x29, x30, [sp], #16
  41b7d0:	ret
