HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:CDC3FF
Implementation;Synthesis|| CG360 ||@W:Removing wire syncSignal, as there is no assignment to it.||CDC3FF.srr(32);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/32||HW8P1.v(19);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\hdl\HW8P1.v'/linenumber/19
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CDC3FF|Bclk which controls 3 sequential elements including syncDFF_1.q. This clock has no specified timing constraint which may adversely impact design performance. ||CDC3FF.srr(115);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/115||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw8\hw8p1\hw8p1_partb\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CDC3FF|Aclk which controls 2 sequential elements including toggleDFF.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||CDC3FF.srr(116);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/116||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw8\hw8p1\hw8p1_partb\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CDC3FF|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||CDC3FF.srr(242);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/242||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CDC3FF|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||CDC3FF.srr(243);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/243||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||CDC3FF.srr(259);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/259||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||CDC3FF.srr(261);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P1\HW8P1_PartB\synthesis\CDC3FF.srr'/linenumber/261||null;null
Implementation;Compile;RootName:CDC3FF
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||CDC3FF_compile_log.rpt;liberoaction://open_report/file/CDC3FF_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:CDC3FF
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||CDC3FF_placeroute_log.rpt;liberoaction://open_report/file/CDC3FF_placeroute_log.rpt||(null);(null)
