<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='16' type='const llvm::MCRegisterClass []'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='337' u='m' c='_ZNK12_GLOBAL__N_112RISCVOperand5isGPREv'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='905' u='m' c='_ZN12_GLOBAL__N_114RISCVAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='907' u='m' c='_ZN12_GLOBAL__N_114RISCVAsmParser26validateTargetOperandClassERN4llvm18MCParsedAsmOperandEj'/>
