Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Sep  3 20:56:17 2020
| Host         : linux running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 565 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.239        0.000                      0                77887        0.019        0.000                      0                77887        0.750        0.000                       0                 62743  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.451        0.000                      0                35355        0.030        0.000                      0                35355        2.000        0.000                       0                 43535  
clk2x               0.239        0.000                      0                28420        0.058        0.000                      0                28420        0.750        0.000                       0                 19208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.340        0.000                      0                12544        0.024        0.000                      0                12544  
clk           clk2x               0.387        0.000                      0                 4704        0.019        0.000                      0                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_8_4/dff_e/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.341ns (7.822%)  route 4.019ns (92.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 6.232 - 5.000 ) 
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=43534, unset)        1.236     1.236    fsm/dff_loadingWeights/clk
    SLICE_X53Y64         FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.341     1.577 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=1470, routed)        4.019     5.596    array/pe_8_4/dff_e/loadingWeights
    SLICE_X93Y10         FDRE                                         r  array/pe_8_4/dff_e/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=43534, unset)        1.232     6.232    array/pe_8_4/dff_e/clk
    SLICE_X93Y10         FDRE                                         r  array/pe_8_4/dff_e/q_reg[7]/C
                         clock pessimism              0.000     6.232    
                         clock uncertainty           -0.035     6.197    
    SLICE_X93Y10         FDRE (Setup_fdre_C_CE)      -0.150     6.047    array/pe_8_4/dff_e/q_reg[7]
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 array/pe_0_6/int8_quad_mac/acc_y_dff/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_1_6/int8_quad_mac/acc_y_dff/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.348ns (81.365%)  route 0.080ns (18.635%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=43534, unset)        0.612     0.612    array/pe_0_6/int8_quad_mac/acc_y_dff/clk
    SLICE_X93Y49         FDRE                                         r  array/pe_0_6/int8_quad_mac/acc_y_dff/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  array/pe_0_6/int8_quad_mac/acc_y_dff/q_reg[27]/Q
                         net (fo=1, routed)           0.079     0.832    array/pe_1_6/int8_quad_mac/mul/dff_mul_ce/q_reg[31]_1[26]
    SLICE_X92Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.877 r  array/pe_1_6/int8_quad_mac/mul/dff_mul_ce/z_carry__5_i_1__128/O
                         net (fo=1, routed)           0.000     0.877    array/pe_1_6/int8_quad_mac/acc_y/q_reg[31]_2[3]
    SLICE_X92Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.986 r  array/pe_1_6/int8_quad_mac/acc_y/z_carry__5/CO[3]
                         net (fo=1, routed)           0.001     0.987    array/pe_1_6/int8_quad_mac/acc_y/z_carry__5_n_0
    SLICE_X92Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.040 r  array/pe_1_6/int8_quad_mac/acc_y/z_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.040    array/pe_1_6/int8_quad_mac/acc_y_dff/D[28]
    SLICE_X92Y50         FDRE                                         r  array/pe_1_6/int8_quad_mac/acc_y_dff/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=43534, unset)        0.876     0.876    array/pe_1_6/int8_quad_mac/acc_y_dff/clk
    SLICE_X92Y50         FDRE                                         r  array/pe_1_6/int8_quad_mac/acc_y_dff/q_reg[28]/C
                         clock pessimism              0.000     0.876    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.134     1.010    array/pe_1_6/int8_quad_mac/acc_y_dff/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         5.000       2.766      RAMB18_X3Y22    mem_a_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X102Y116  array/pe_6_11/dff_a/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X67Y84    array/pe_0_9/dff_a/q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_6_10/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.341ns (18.156%)  route 1.537ns (81.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 3.820 - 2.500 ) 
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.445     1.445    array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X67Y128        FDRE                                         r  array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y128        FDRE (Prop_fdre_C_Q)         0.341     1.786 r  array/pe_6_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/Q
                         net (fo=18, routed)          1.537     3.323    array/pe_6_10/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/D[21]
    DSP48_X2Y51          DSP48E1                                      r  array/pe_6_10/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.320     3.820    array/pe_6_10/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y51          DSP48E1                                      r  array/pe_6_10/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.026     3.846    
                         clock uncertainty           -0.035     3.811    
    DSP48_X2Y51          DSP48E1 (Setup_dsp48e1_CLK_D[21])
                                                     -0.248     3.563    array/pe_6_10/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.563    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 array/pe_5_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_5_8/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.997%)  route 0.500ns (78.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.583     0.583    array/pe_5_8/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X83Y99         FDRE                                         r  array/pe_5_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  array/pe_5_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[1]/Q
                         net (fo=1, routed)           0.500     1.224    array/pe_5_8/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/D[1]
    DSP48_X3Y40          DSP48E1                                      r  array/pe_5_8/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.038     1.038    array/pe_5_8/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y40          DSP48E1                                      r  array/pe_5_8/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.005     1.033    
    DSP48_X3Y40          DSP48E1 (Hold_dsp48e1_CLK_D[1])
                                                      0.133     1.166    array/pe_5_8/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X2Y24    array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X48Y102  array/pe_0_9/int8_quad_mac/mul/dff_ae0/q_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X23Y29   array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 array/pe_0_13/int8_quad_mac/mul/dff_be0/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_13/int8_quad_mac/mul/dff_mul_de/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.985ns  (logic 0.361ns (18.184%)  route 1.624ns (81.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 6.282 - 5.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 3.798 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.298     3.798    array/pe_0_13/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X58Y99         FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_be0/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.361     4.159 r  array/pe_0_13/int8_quad_mac/mul/dff_be0/q_reg[14]/Q
                         net (fo=2, routed)           1.624     5.783    array/pe_0_13/int8_quad_mac/mul/dff_mul_de/D[14]
    SLICE_X31Y129        FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_mul_de/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=43534, unset)        1.282     6.282    array/pe_0_13/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X31Y129        FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_mul_de/q_reg[14]/C
                         clock pessimism              0.000     6.282    
                         clock uncertainty           -0.035     6.247    
    SLICE_X31Y129        FDRE (Setup_fdre_C_D)       -0.123     6.124    array/pe_0_13/int8_quad_mac/mul/dff_mul_de/q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  0.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 array/pe_8_11/int8_quad_mac/mul/dff_be0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_8_11/int8_quad_mac/mul/dff_mul_de/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.360%)  route 0.201ns (57.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.652     0.652    array/pe_8_11/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X82Y124        FDRE                                         r  array/pe_8_11/int8_quad_mac/mul/dff_be0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.148     0.800 r  array/pe_8_11/int8_quad_mac/mul/dff_be0/q_reg[7]/Q
                         net (fo=2, routed)           0.201     1.001    array/pe_8_11/int8_quad_mac/mul/dff_mul_de/D[7]
    SLICE_X65Y122        FDRE                                         r  array/pe_8_11/int8_quad_mac/mul/dff_mul_de/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=43534, unset)        0.920     0.920    array/pe_8_11/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X65Y122        FDRE                                         r  array/pe_8_11/int8_quad_mac/mul/dff_mul_de/q_reg[7]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.035     0.955    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.022     0.977    array/pe_8_11/int8_quad_mac/mul/dff_mul_de/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 array/pe_5_3/dff_e/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_5_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.313ns (17.669%)  route 1.458ns (82.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.174ns = ( 3.674 - 2.500 ) 
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=43534, unset)        1.326     1.326    array/pe_5_3/dff_e/clk
    SLICE_X19Y25         FDRE                                         r  array/pe_5_3/dff_e/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.313     1.639 r  array/pe_5_3/dff_e/q_reg[6]/Q
                         net (fo=2, routed)           1.458     3.097    array/pe_5_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[6]
    SLICE_X65Y18         FDRE                                         r  array/pe_5_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.174     3.674    array/pe_5_3/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X65Y18         FDRE                                         r  array/pe_5_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[6]/C
                         clock pessimism              0.000     3.674    
                         clock uncertainty           -0.035     3.639    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)       -0.154     3.485    array/pe_5_3/int8_quad_mac/mul/dff_dsp_in2/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 array/pe_5_10/dff_b/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_5_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.073%)  route 0.185ns (44.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=43534, unset)        0.661     0.661    array/pe_5_10/dff_b/clk
    SLICE_X83Y135        FDRE                                         r  array/pe_5_10/dff_b/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDRE (Prop_fdre_C_Q)         0.128     0.789 r  array/pe_5_10/dff_b/q_reg[5]/Q
                         net (fo=2, routed)           0.185     0.974    array/pe_5_10/int8_quad_mac/mul/q_reg[7]_6[5]
    SLICE_X67Y136        LUT3 (Prop_lut3_I1_O)        0.099     1.073 r  array/pe_5_10/int8_quad_mac/mul/q[5]_i_1__102/O
                         net (fo=1, routed)           0.000     1.073    array/pe_5_10/int8_quad_mac/mul/dff_dsp_in1/D[5]
    SLICE_X67Y136        FDRE                                         r  array/pe_5_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.928     0.928    array/pe_5_10/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X67Y136        FDRE                                         r  array/pe_5_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.035     0.963    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.091     1.054    array/pe_5_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.019    





