\hypertarget{class_m_u_x}{\section{\-M\-U\-X \-Entity \-Reference}
\label{class_m_u_x}\index{\-M\-U\-X@{\-M\-U\-X}}
}


\-Generic 2\-:1 multiplexer.  


\subsection*{\-Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_m_u_x_1_1behavioral}{behavioral} architecture
\begin{DoxyCompactList}\small\item\em \-It's a \hyperlink{class_m_u_x}{\-M\-U\-X} ffs. \end{DoxyCompactList}\end{DoxyCompactItemize}
\*
\*
\subsection*{\-Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_m_u_x_a70f7f9ef1e412f6da35c2b9e17540895}{\hyperlink{class_m_u_x_a70f7f9ef1e412f6da35c2b9e17540895}{clk}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } }\label{class_m_u_x_a70f7f9ef1e412f6da35c2b9e17540895}

\begin{DoxyCompactList}\small\item\em clock signal \end{DoxyCompactList}\item 
\hypertarget{class_m_u_x_a9819d657d3d033c5c4ffe99e31b79bb2}{\hyperlink{class_m_u_x_a9819d657d3d033c5c4ffe99e31b79bb2}{selector}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } }\label{class_m_u_x_a9819d657d3d033c5c4ffe99e31b79bb2}

\begin{DoxyCompactList}\small\item\em selection, 0 means output 1, 1 means output 2 \end{DoxyCompactList}\item 
\hypertarget{class_m_u_x_adbc4a8307f6b8e70f215db699745f990}{\hyperlink{class_m_u_x_adbc4a8307f6b8e70f215db699745f990}{vector\-\_\-in\-\_\-1}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{class_m_u_x_adbc4a8307f6b8e70f215db699745f990}

\begin{DoxyCompactList}\small\item\em first input vector \end{DoxyCompactList}\item 
\hypertarget{class_m_u_x_aa66f7828cd4605fa3a26337c456221b1}{\hyperlink{class_m_u_x_aa66f7828cd4605fa3a26337c456221b1}{vector\-\_\-in\-\_\-2}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{class_m_u_x_aa66f7828cd4605fa3a26337c456221b1}

\begin{DoxyCompactList}\small\item\em second input vector \end{DoxyCompactList}\item 
\hypertarget{class_m_u_x_aba4981bcab558ff1bfef133843d39d43}{\hyperlink{class_m_u_x_aba4981bcab558ff1bfef133843d39d43}{vector\-\_\-out}  {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } }\label{class_m_u_x_aba4981bcab558ff1bfef133843d39d43}

\begin{DoxyCompactList}\small\item\em output vector \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Generic 2\-:1 multiplexer. 

\-The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-M\-U\-X.\-vhd\end{DoxyCompactItemize}
