$date
	Sat Oct 22 21:33:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#466148
b1000 !
1"
#466150
b1000 &
b1000 %
1$
#466151
0"
#466154
b100 &
b100 %
#466158
b10 &
b10 %
#466162
b1 &
b1 %
1#
#466166
b0 &
0#
b0 %
0$
#1550541
b100 !
1"
#1550542
b100 &
b100 %
1$
#1550543
0"
#1550546
b10 &
b10 %
#1550550
b1 &
1#
b1 %
#1550554
b0 &
b0 %
0#
0$
#2470361
b11101 !
1"
#2470362
b11101 &
b11101 %
1$
#2470363
0"
#2470366
b1011000 &
b1011000 %
#2470370
b101100 &
b101100 %
#2470374
b10110 &
b10110 %
#2470378
b1011 &
b1011 %
#2470382
b100010 &
b100010 %
#2470386
b10001 &
b10001 %
#2470390
b110100 &
b110100 %
#2470394
b11010 &
b11010 %
#2470398
b1101 &
b1101 %
#2470402
b101000 &
b101000 %
#2470406
b10100 &
b10100 %
#2470410
b1010 &
b1010 %
#2470414
b101 &
b101 %
#2470418
b10000 &
b10000 %
#2470422
b1000 &
b1000 %
#2470426
b100 &
b100 %
#2470430
b10 &
b10 %
#2470434
b1 &
b1 %
1#
#2470438
b0 &
0#
b0 %
0$
#4500012
