[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Branch|Branch>io_Br_up",
    "sources":[
      "~Branch|Branch>io_Br",
      "~Branch|Branch>io_BrCtrl",
      "~Branch|Branch>io_Datas1",
      "~Branch|Branch>io_Datas2"
    ]
  }
]