
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1108.121 ; gain = 176.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:23]
	Parameter baud bound to: 921600 - type: integer 
	Parameter check bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_global' [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/clk_global_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_global' (1#1) [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/clk_global_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_buf' [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_tx_buf.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_uart_tx_buf' [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/fifo_uart_tx_buf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_uart_tx_buf' (2#1) [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/fifo_uart_tx_buf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_buf' (3#1) [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_tx_buf.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_tx.v:2]
	Parameter baud bound to: 921600 - type: integer 
	Parameter check bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_rx.v:22]
	Parameter baud bound to: 921600 - type: integer 
	Parameter check bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element recv_de_reg was removed.  [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_rx.v:165]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (5#1) [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_buf' [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_rx_buf.v:23]
	Parameter data_len bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_uart_rx_buf' [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/fifo_uart_rx_buf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_uart_rx_buf' (6#1) [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/fifo_uart_rx_buf_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_buf' (7#1) [D:/Users/Administrator/Desktop/lesson33.2/src/uart/uart_rx_buf.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:146]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (8#1) [D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/.Xil/Vivado-36588-MM-2024/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_uart_rx_buf'. This will prevent further optimization [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_ila_0'. This will prevent further optimization [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_uart_rx'. This will prevent further optimization [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:120]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_uart_tx_buf'. This will prevent further optimization [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:87]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u1_uart_tx'. This will prevent further optimization [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:104]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [D:/Users/Administrator/Desktop/lesson33.2/src/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.781 ; gain = 242.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.781 ; gain = 242.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.781 ; gain = 242.574
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global/clk_global_in_context.xdc] for cell 'u1_clk_global'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global/clk_global_in_context.xdc] for cell 'u1_clk_global'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u1_ila_0'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u1_ila_0'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf/fifo_uart_rx_buf_in_context.xdc] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf/fifo_uart_rx_buf_in_context.xdc] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf/fifo_uart_tx_buf_in_context.xdc] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf/fifo_uart_tx_buf_in_context.xdc] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf'
Parsing XDC File [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc:2]
Finished Parsing XDC File [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1251.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.441 ; gain = 320.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.441 ; gain = 320.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global/clk_global_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global/clk_global_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global/clk_global_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global/clk_global_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for u1_clk_global. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_uart_rx_buf/u1_fifo_uart_rx_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_uart_tx_buf/u1_fifo_uart_tx_buf. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.441 ; gain = 320.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_buf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_buf'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.441 ; gain = 320.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   8 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module uart_tx_buf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module uart_rx_buf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.441 ; gain = 320.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1_clk_global/clk_out1' to pin 'u1_clk_global/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_p'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.020 ; gain = 451.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1404.145 ; gain = 472.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1405.734 ; gain = 474.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_uart_tx_buf |         1|
|2     |fifo_uart_rx_buf |         1|
|3     |clk_global       |         1|
|4     |ila_0            |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_global       |     1|
|2     |fifo_uart_rx_buf |     1|
|3     |fifo_uart_tx_buf |     1|
|4     |ila_0            |     1|
|5     |CARRY8           |     4|
|6     |LUT1             |    14|
|7     |LUT2             |    18|
|8     |LUT3             |    20|
|9     |LUT4             |    30|
|10    |LUT5             |    67|
|11    |LUT6             |    51|
|12    |FDRE             |   144|
|13    |FDSE             |     4|
|14    |IBUF             |     1|
|15    |OBUF             |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            |   398|
|2     |  u1_uart_tx_buf |uart_tx_buf |    17|
|3     |  u1_uart_tx     |uart_tx     |   109|
|4     |  u1_uart_rx     |uart_rx     |   116|
|5     |  u1_uart_rx_buf |uart_rx_buf |    49|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 401.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1410.512 ; gain = 479.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1447.605 ; gain = 1045.820
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1447.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 15:43:32 2025...
