INFO: [HLS 200-10] Running 'D:/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'bo.liu' on host 'zd-igs-l011' (Windows NT_amd64 version 6.2) on Wed Dec 21 16:46:57 +0100 2022
INFO: [HLS 200-10] In directory 'D:/HLS/clu_2022_dl2f'
Sourcing Tcl script 'D:/HLS/clu_2022_dl2f/clu/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source D:/HLS/clu_2022_dl2f/clu/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project clu 
INFO: [HLS 200-10] Opening project 'D:/HLS/clu_2022_dl2f/clu'.
INFO: [HLS 200-1510] Running: set_top clu 
INFO: [HLS 200-1510] Running: add_files uart.c 
INFO: [HLS 200-10] Adding design file 'uart.c' to the project
INFO: [HLS 200-1510] Running: add_files dlin.c 
INFO: [HLS 200-10] Adding design file 'dlin.c' to the project
INFO: [HLS 200-1510] Running: add_files clu.h 
INFO: [HLS 200-10] Adding design file 'clu.h' to the project
INFO: [HLS 200-1510] Running: add_files clu.c 
INFO: [HLS 200-10] Adding design file 'clu.c' to the project
INFO: [HLS 200-1510] Running: add_files can.h 
INFO: [HLS 200-10] Adding design file 'can.h' to the project
INFO: [HLS 200-1510] Running: add_files can.c 
INFO: [HLS 200-10] Adding design file 'can.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/HLS/clu_2022_dl2f/clu/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -display_name=2F_CL
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -display_name 2F_CL -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name clu clu 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Running Dispatch Server on port: 60700
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 413.562 ; gain = 70.359
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 21 16:47:24 2022...
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 15.705 seconds; current allocated memory: 12.617 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 28.21 seconds; peak allocated memory: 132.910 MB.
