###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       226968   # Number of WRITE/WRITEP commands
num_reads_done                 =       619338   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       472823   # Number of read row buffer hits
num_read_cmds                  =       619336   # Number of READ/READP commands
num_writes_done                =       226976   # Number of read requests issued
num_write_row_hits             =       177659   # Number of write row buffer hits
num_act_cmds                   =       196625   # Number of ACT commands
num_pre_cmds                   =       196595   # Number of PRE commands
num_ondemand_pres              =       172127   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9454843   # Cyles of rank active rank.0
rank_active_cycles.1           =      9219742   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       545157   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       780258   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       794153   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7598   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4616   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2241   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1924   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3309   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3081   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1750   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2611   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4478   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20553   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          528   # Write cmd latency (cycles)
write_latency[40-59]           =          940   # Write cmd latency (cycles)
write_latency[60-79]           =         2094   # Write cmd latency (cycles)
write_latency[80-99]           =         4117   # Write cmd latency (cycles)
write_latency[100-119]         =         5936   # Write cmd latency (cycles)
write_latency[120-139]         =         8604   # Write cmd latency (cycles)
write_latency[140-159]         =        10706   # Write cmd latency (cycles)
write_latency[160-179]         =        12304   # Write cmd latency (cycles)
write_latency[180-199]         =        13206   # Write cmd latency (cycles)
write_latency[200-]            =       168520   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       247228   # Read request latency (cycles)
read_latency[40-59]            =        79321   # Read request latency (cycles)
read_latency[60-79]            =        94563   # Read request latency (cycles)
read_latency[80-99]            =        34422   # Read request latency (cycles)
read_latency[100-119]          =        25099   # Read request latency (cycles)
read_latency[120-139]          =        21708   # Read request latency (cycles)
read_latency[140-159]          =        12598   # Read request latency (cycles)
read_latency[160-179]          =         9697   # Read request latency (cycles)
read_latency[180-199]          =         7985   # Read request latency (cycles)
read_latency[200-]             =        86715   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.13302e+09   # Write energy
read_energy                    =  2.49716e+09   # Read energy
act_energy                     =  5.37966e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61675e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74524e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89982e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75312e+09   # Active standby energy rank.1
average_read_latency           =      117.135   # Average read request latency (cycles)
average_interarrival           =      11.8158   # Average request interarrival latency (cycles)
total_energy                   =  1.71619e+10   # Total energy (pJ)
average_power                  =      1716.19   # Average power (mW)
average_bandwidth              =      7.22188   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       221069   # Number of WRITE/WRITEP commands
num_reads_done                 =       599138   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       452725   # Number of read row buffer hits
num_read_cmds                  =       599136   # Number of READ/READP commands
num_writes_done                =       221080   # Number of read requests issued
num_write_row_hits             =       171963   # Number of write row buffer hits
num_act_cmds                   =       196270   # Number of ACT commands
num_pre_cmds                   =       196246   # Number of PRE commands
num_ondemand_pres              =       172889   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9350326   # Cyles of rank active rank.0
rank_active_cycles.1           =      9320498   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       649674   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       679502   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       766872   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8727   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4713   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2242   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1891   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3236   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3201   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1726   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2621   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4415   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20574   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          557   # Write cmd latency (cycles)
write_latency[40-59]           =          929   # Write cmd latency (cycles)
write_latency[60-79]           =         1917   # Write cmd latency (cycles)
write_latency[80-99]           =         4049   # Write cmd latency (cycles)
write_latency[100-119]         =         5955   # Write cmd latency (cycles)
write_latency[120-139]         =         8749   # Write cmd latency (cycles)
write_latency[140-159]         =        10663   # Write cmd latency (cycles)
write_latency[160-179]         =        12536   # Write cmd latency (cycles)
write_latency[180-199]         =        13396   # Write cmd latency (cycles)
write_latency[200-]            =       162289   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       243977   # Read request latency (cycles)
read_latency[40-59]            =        75705   # Read request latency (cycles)
read_latency[60-79]            =        96245   # Read request latency (cycles)
read_latency[80-99]            =        32836   # Read request latency (cycles)
read_latency[100-119]          =        24800   # Read request latency (cycles)
read_latency[120-139]          =        20621   # Read request latency (cycles)
read_latency[140-159]          =        12164   # Read request latency (cycles)
read_latency[160-179]          =         9502   # Read request latency (cycles)
read_latency[180-199]          =         7647   # Read request latency (cycles)
read_latency[200-]             =        75639   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.10358e+09   # Write energy
read_energy                    =  2.41572e+09   # Read energy
act_energy                     =  5.36995e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.11844e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.26161e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8346e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81599e+09   # Active standby energy rank.1
average_read_latency           =      106.326   # Average read request latency (cycles)
average_interarrival           =      12.1918   # Average request interarrival latency (cycles)
total_energy                   =  1.70495e+10   # Total energy (pJ)
average_power                  =      1704.95   # Average power (mW)
average_bandwidth              =      6.99919   # Average bandwidth
