

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i10_l_j10'
================================================================
* Date:           Sat Sep  2 22:11:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i10_l_j10  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     233|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     233|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln191_1_fu_124_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln191_fu_136_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln192_fu_164_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln194_fu_216_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln194_fu_203_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln191_fu_118_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln192_fu_142_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln191_1_fu_156_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln191_fu_148_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i10_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j10_load               |   9|          2|   10|         20|
    |i10_fu_58                               |   9|          2|    4|          8|
    |indvar_flatten13_fu_62                  |   9|          2|   14|         28|
    |j10_fu_54                               |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i10_fu_58                         |   4|   0|    4|          0|
    |indvar_flatten13_fu_62            |  14|   0|   14|          0|
    |j10_fu_54                         |  10|   0|   10|          0|
    |select_ln191_1_reg_262            |   4|   0|    4|          0|
    |select_ln191_reg_256              |  10|   0|   10|          0|
    |v101_reg_284                      |  32|   0|   32|          0|
    |v102_reg_294                      |  32|   0|   32|          0|
    |v210_load_reg_279                 |  32|   0|   32|          0|
    |v224_addr_reg_268                 |  14|   0|   14|          0|
    |v224_addr_reg_268                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 233|  32|  183|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j10|  return value|
|v224_address0         |  out|   14|   ap_memory|                                  v224|         array|
|v224_ce0              |  out|    1|   ap_memory|                                  v224|         array|
|v224_we0              |  out|    1|   ap_memory|                                  v224|         array|
|v224_d0               |  out|   32|   ap_memory|                                  v224|         array|
|v224_address1         |  out|   14|   ap_memory|                                  v224|         array|
|v224_ce1              |  out|    1|   ap_memory|                                  v224|         array|
|v224_q1               |   in|   32|   ap_memory|                                  v224|         array|
|v210_address0         |  out|   10|   ap_memory|                                  v210|         array|
|v210_ce0              |  out|    1|   ap_memory|                                  v210|         array|
|v210_q0               |   in|   32|   ap_memory|                                  v210|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

