--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml dual_motor_pwm_top_led.twx dual_motor_pwm_top_led.ncd -o
dual_motor_pwm_top_led.twr dual_motor_pwm_top_led.pcf

Design file:              dual_motor_pwm_top_led.ncd
Physical constraint file: dual_motor_pwm_top_led.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_sys
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MOSI_in     |   -0.412(R)|    1.440(R)|clk_sys_BUFGP     |   0.000|
SCLK_in     |    0.170(R)|    0.974(R)|clk_sys_BUFGP     |   0.000|
SS_in       |    0.175(R)|    0.972(R)|clk_sys_BUFGP     |   0.000|
reset       |    2.847(R)|    0.902(R)|clk_sys_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_sys to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED_DATA<0> |    7.480(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<1> |    7.463(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<2> |    6.481(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<3> |    6.452(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<4> |    6.769(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<5> |    6.655(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<6> |    6.403(R)|clk_sys_BUFGP     |   0.000|
LED_DATA<7> |    6.924(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<0>  |    7.863(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<1>  |    8.209(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<2>  |    8.344(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<3>  |    8.212(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<4>  |    7.434(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<5>  |    8.481(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<6>  |    8.489(R)|clk_sys_BUFGP     |   0.000|
LED_OUT<7>  |    8.282(R)|clk_sys_BUFGP     |   0.000|
L_EN<0>     |    8.045(R)|clk_sys_BUFGP     |   0.000|
L_EN<1>     |    7.209(R)|clk_sys_BUFGP     |   0.000|
L_PWM<0>    |    8.528(R)|clk_sys_BUFGP     |   0.000|
L_PWM<1>    |    8.351(R)|clk_sys_BUFGP     |   0.000|
R_EN<0>     |    7.362(R)|clk_sys_BUFGP     |   0.000|
R_EN<1>     |    7.455(R)|clk_sys_BUFGP     |   0.000|
R_PWM<0>    |    8.212(R)|clk_sys_BUFGP     |   0.000|
R_PWM<1>    |    8.209(R)|clk_sys_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_sys
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_sys        |    4.524|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 04 09:08:12 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4508 MB



