Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  1 17:29:08 2024
| Host         : DESKTOP-760SICQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file funciones_timing_summary_routed.rpt -pb funciones_timing_summary_routed.pb -rpx funciones_timing_summary_routed.rpx -warn_on_violation
| Design       : funciones
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 4.036ns (54.196%)  route 3.411ns (45.804%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.544     2.551    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.154     2.705 r  f6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     4.572    f6_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.875     7.447 r  f6_OBUF_inst/O
                         net (fo=0)                   0.000     7.447    f6
    V10                                                               r  f6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 3.793ns (52.676%)  route 3.408ns (47.324%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.544     2.551    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.124     2.675 r  f5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.864     4.539    f5_OBUF
    V11                  OBUF (Prop_obuf_I_O)         2.662     7.201 r  f5_OBUF_inst/O
                         net (fo=0)                   0.000     7.201    f5
    V11                                                               r  f5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 4.005ns (56.661%)  route 3.063ns (43.339%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  b_IBUF_inst/O
                         net (fo=6, routed)           1.247     2.254    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.150     2.404 r  f4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.817     4.220    f4_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.847     7.068 r  f4_OBUF_inst/O
                         net (fo=0)                   0.000     7.068    f4
    U14                                                               r  f4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.014ns (57.905%)  route 2.918ns (42.095%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.239     2.246    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.152     2.398 r  f1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.679     4.077    f1_OBUF
    U13                  OBUF (Prop_obuf_I_O)         2.854     6.931 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     6.931    f1
    U13                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 3.781ns (56.474%)  route 2.914ns (43.526%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  b_IBUF_inst/O
                         net (fo=6, routed)           1.247     2.254    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.124     2.378 r  f2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.045    f2_OBUF
    T13                  OBUF (Prop_obuf_I_O)         2.650     6.695 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     6.695    f2
    T13                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 3.778ns (56.490%)  route 2.910ns (43.510%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.239     2.246    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.124     2.370 r  f3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     4.041    f3_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.647     6.689 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     6.689    f3
    V14                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            f0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 3.777ns (56.656%)  route 2.890ns (43.344%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  a_IBUF_inst/O
                         net (fo=7, routed)           1.222     2.208    a_IBUF
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.124     2.332 r  f0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     3.999    f0_OBUF
    T9                   OBUF (Prop_obuf_I_O)         2.667     6.667 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     6.667    f0
    T9                                                                r  f0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            f2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.426ns (64.142%)  route 0.797ns (35.858%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.479     0.693    a_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.045     0.738 r  f2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.056    f2_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.166     2.223 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     2.223    f2
    T13                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            f0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.443ns (64.578%)  route 0.792ns (35.422%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.473     0.687    a_IBUF
    SLICE_X0Y51          LUT1 (Prop_lut1_I0_O)        0.045     0.732 r  f0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     1.051    f0_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.184     2.235 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     2.235    f0
    T9                                                                r  f0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            f3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.423ns (63.387%)  route 0.822ns (36.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  a_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.694    a_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.739 r  f3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.342     1.081    f3_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.164     2.245 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     2.245    f3
    V14                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.509ns (65.157%)  route 0.807ns (34.843%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.460     0.695    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     0.738 r  f1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.347     1.085    f1_OBUF
    U13                  OBUF (Prop_obuf_I_O)         1.230     2.315 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     2.315    f1
    U13                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            f4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.486ns (62.838%)  route 0.879ns (37.162%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 f  a_IBUF_inst/O
                         net (fo=7, routed)           0.479     0.693    a_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.048     0.741 r  f4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.401     1.141    f4_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.224     2.365 r  f4_OBUF_inst/O
                         net (fo=0)                   0.000     2.365    f4
    U14                                                               r  f4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.459ns (59.557%)  route 0.991ns (40.443%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.582     0.818    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.863 r  f5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.409     1.271    f5_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.178     2.450 r  f5_OBUF_inst/O
                         net (fo=0)                   0.000     2.450    f5
    V11                                                               r  f5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            f6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.532ns (60.814%)  route 0.987ns (39.186%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.582     0.818    b_IBUF
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     0.861 r  f6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     1.266    f6_OBUF
    V10                  OBUF (Prop_obuf_I_O)         1.253     2.519 r  f6_OBUF_inst/O
                         net (fo=0)                   0.000     2.519    f6
    V10                                                               r  f6 (OUT)
  -------------------------------------------------------------------    -------------------





