<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.0.34.2" title="lab3" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="lab3kh">
    <Options/>
    <Implementation title="lab3kh" dir="lab3kh" description="lab3kh" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="flopenr"/>
        <Source name="source/lab3kh/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lab31.sty"/>
</RadiantProject>
