
*** Running vivado
    with args -log pattern_rec.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pattern_rec.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pattern_rec.tcl -notrace
Command: link_design -top pattern_rec -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 613.059 ; gain = 362.145
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 623.500 ; gain = 10.441
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2167a8dae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1179.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16763e68a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 1179.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23bf06223

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1179.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23bf06223

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1179.109 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23bf06223

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1179.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23bf06223

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1179.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1179.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23bf06223

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1179.109 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.392 | TNS=-3626.720 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1f8cd4bda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1350.488 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f8cd4bda

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1350.488 ; gain = 171.379
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1350.488 ; gain = 737.430
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/impl_1/pattern_rec_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pattern_rec_drc_opted.rpt -pb pattern_rec_drc_opted.pb -rpx pattern_rec_drc_opted.rpx
Command: report_drc -file pattern_rec_drc_opted.rpt -pb pattern_rec_drc_opted.pb -rpx pattern_rec_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adilr/Documents/fpga/finalproject/finalproject.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/impl_1/pattern_rec_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.488 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1350.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 113ef82f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14916608b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1da621799

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1da621799

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1350.488 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1da621799

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 237e3ff09

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 237e3ff09

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15e75395a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d20af30d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d20af30d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d20af30d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 150c41ce9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c74dedac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a2891c47

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a2891c47

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 17cb6d7ad

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.488 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17cb6d7ad

Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bd7ff169

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bd7ff169

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.287. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2039139be

Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2039139be

Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2039139be

Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2039139be

Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 25441d117

Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25441d117

Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000
Ending Placer Task | Checksum: 16e8099d9

Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/impl_1/pattern_rec_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pattern_rec_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pattern_rec_utilization_placed.rpt -pb pattern_rec_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1350.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pattern_rec_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1350.488 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cef2033d ConstDB: 0 ShapeSum: 9f8e969c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1673273d8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1350.488 ; gain = 0.000
Post Restoration Checksum: NetGraph: e4b3378f NumContArr: 827f3c49 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1673273d8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1673273d8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1350.488 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1673273d8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1350.488 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19542181d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1375.738 ; gain = 25.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.285 | TNS=-3374.914| WHS=-0.188 | THS=-25.614|

Phase 2 Router Initialization | Checksum: 1a1baa7d8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1375.738 ; gain = 25.250

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 161ea8cc9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1375.738 ; gain = 25.250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2156
 Number of Nodes with overlaps = 993
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.643| TNS=-4551.628| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a46ef4af

Time (s): cpu = 00:01:23 ; elapsed = 00:01:09 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 448
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.984 | TNS=-4320.084| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1edc72075

Time (s): cpu = 00:01:47 ; elapsed = 00:01:27 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1278
 Number of Nodes with overlaps = 524
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.249| TNS=-4427.030| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 10afe3078

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1384.648 ; gain = 34.160
Phase 4 Rip-up And Reroute | Checksum: 10afe3078

Time (s): cpu = 00:02:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d4e7a885

Time (s): cpu = 00:02:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1384.648 ; gain = 34.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.970 | TNS=-4307.339| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fae22cd3

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fae22cd3

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160
Phase 5 Delay and Skew Optimization | Checksum: 1fae22cd3

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dc6aa605

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.939 | TNS=-4300.896| WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dc6aa605

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160
Phase 6 Post Hold Fix | Checksum: 1dc6aa605

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35047 %
  Global Horizontal Routing Utilization  = 1.66988 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y81 -> INT_R_X31Y81
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 244093ab6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 244093ab6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1656363c4

Time (s): cpu = 00:02:17 ; elapsed = 00:01:47 . Memory (MB): peak = 1384.648 ; gain = 34.160

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.939 | TNS=-4300.896| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1656363c4

Time (s): cpu = 00:02:17 ; elapsed = 00:01:47 . Memory (MB): peak = 1384.648 ; gain = 34.160
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:17 ; elapsed = 00:01:47 . Memory (MB): peak = 1384.648 ; gain = 34.160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:49 . Memory (MB): peak = 1384.648 ; gain = 34.160
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1384.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/impl_1/pattern_rec_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pattern_rec_drc_routed.rpt -pb pattern_rec_drc_routed.pb -rpx pattern_rec_drc_routed.rpx
Command: report_drc -file pattern_rec_drc_routed.rpt -pb pattern_rec_drc_routed.pb -rpx pattern_rec_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/impl_1/pattern_rec_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pattern_rec_methodology_drc_routed.rpt -pb pattern_rec_methodology_drc_routed.pb -rpx pattern_rec_methodology_drc_routed.rpx
Command: report_methodology -file pattern_rec_methodology_drc_routed.rpt -pb pattern_rec_methodology_drc_routed.pb -rpx pattern_rec_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/adilr/Documents/fpga/finalproject/finalproject.runs/impl_1/pattern_rec_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pattern_rec_power_routed.rpt -pb pattern_rec_power_summary_routed.pb -rpx pattern_rec_power_routed.rpx
Command: report_power -file pattern_rec_power_routed.rpt -pb pattern_rec_power_summary_routed.pb -rpx pattern_rec_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pattern_rec_route_status.rpt -pb pattern_rec_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pattern_rec_timing_summary_routed.rpt -pb pattern_rec_timing_summary_routed.pb -rpx pattern_rec_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pattern_rec_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pattern_rec_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force pattern_rec.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pattern_rec.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1866.262 ; gain = 441.340
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 15:39:51 2019...
