                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-1 for linux64 - Feb 26, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db  /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb 
}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db  /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb 

set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
################################################################################################
################################eth_tx_crc######################################################
################################################################################################
set active_design eth_tx_crc
eth_tx_crc
set sub_mod {CRC_block}
CRC_block
foreach mod $sub_mod {
set syn_db $mod.db
read_db syn_db
}
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv:43: the undeclared symbol 'datavld_pkt0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv:55: the undeclared symbol 'datavld_pkt1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv:67: the undeclared symbol 'datavld_pkt2' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'eth_tx_crc'.
Information: Building the design 'CRC_block' instantiated from design 'eth_tx_crc' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready%)(N%datain%)(N%ctrl_wd%)(N%bvalid%)(N%data_vld%)(N%crc_vld_2d%)(N%data_out%)(N%crc_out%))". (HDL-193)

Statistics for case statements in always block at line 251 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |     no/auto      |
|           279            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_block_I_clks_AXI_clks_to_rtl_ line 65 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    crcin8_d_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    crc_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   crc_vld_2d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dataout_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       crc_reg       | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|     data8_d_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data16_d_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data32_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data64_d_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data48_d_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data40_d_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data56_d_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin16_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin24_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin32_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin40_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin48_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin56_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin64_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     load8_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load16_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load24_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load32_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load40_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load48_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load56_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load64_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data24_d_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:240: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_crc' instantiated from design 'eth_tx_crc' with
	the parameters "AWIDTH=4,DWIDTH=32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC32_D8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D24'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D48'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D56'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D64'. (HDL-193)
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'eth_tx_crc'.
{eth_tx_crc}
link

  Linking design 'eth_tx_crc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library) /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 3 instances of design 'CRC_block_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D8'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D16'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D24'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D32'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D40'. (OPT-1056)
Information: Uniquified 6 instances of design 'CRC32_D48'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D56'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D64'. (OPT-1056)
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{dready_pkt0 datain_pkt0[63] datain_pkt0[62] datain_pkt0[61] datain_pkt0[60] datain_pkt0[59] datain_pkt0[58] datain_pkt0[57] datain_pkt0[56] datain_pkt0[55] datain_pkt0[54] datain_pkt0[53] datain_pkt0[52] datain_pkt0[51] datain_pkt0[50] datain_pkt0[49] datain_pkt0[48] datain_pkt0[47] datain_pkt0[46] datain_pkt0[45] datain_pkt0[44] datain_pkt0[43] datain_pkt0[42] datain_pkt0[41] datain_pkt0[40] datain_pkt0[39] datain_pkt0[38] datain_pkt0[37] datain_pkt0[36] datain_pkt0[35] datain_pkt0[34] datain_pkt0[33] datain_pkt0[32] datain_pkt0[31] datain_pkt0[30] datain_pkt0[29] datain_pkt0[28] datain_pkt0[27] datain_pkt0[26] datain_pkt0[25] datain_pkt0[24] datain_pkt0[23] datain_pkt0[22] datain_pkt0[21] datain_pkt0[20] datain_pkt0[19] datain_pkt0[18] datain_pkt0[17] datain_pkt0[16] datain_pkt0[15] datain_pkt0[14] datain_pkt0[13] datain_pkt0[12] datain_pkt0[11] datain_pkt0[10] datain_pkt0[9] datain_pkt0[8] datain_pkt0[7] datain_pkt0[6] datain_pkt0[5] datain_pkt0[4] datain_pkt0[3] datain_pkt0[2] datain_pkt0[1] datain_pkt0[0] ctrl_wd_pkt0[7] ctrl_wd_pkt0[6] ctrl_wd_pkt0[5] ctrl_wd_pkt0[4] ctrl_wd_pkt0[3] ctrl_wd_pkt0[2] ctrl_wd_pkt0[1] ctrl_wd_pkt0[0] bvalid_pkt0[7] bvalid_pkt0[6] bvalid_pkt0[5] bvalid_pkt0[4] bvalid_pkt0[3] bvalid_pkt0[2] bvalid_pkt0[1] bvalid_pkt0[0] dready_pkt1 datain_pkt1[63] datain_pkt1[62] datain_pkt1[61] datain_pkt1[60] datain_pkt1[59] datain_pkt1[58] datain_pkt1[57] datain_pkt1[56] datain_pkt1[55] datain_pkt1[54] datain_pkt1[53] datain_pkt1[52] datain_pkt1[51] datain_pkt1[50] datain_pkt1[49] datain_pkt1[48] datain_pkt1[47] datain_pkt1[46] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.1 |   *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 318 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'eth_tx_crc'

Loaded alib file './alib-52/osu018_stdcells.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy crcfifo0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcfifo2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcfifo1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt2/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt1/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy crcpkt0/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping 57 of 61 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_block_I_clks_AXI_clks_to_rtl__0'
  Processing 'eth_tx_crc'
Information: Added key list 'DesignWare' to design 'eth_tx_crc'. (DDB-72)
 Implement Synthetic for 'eth_tx_crc'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy crcpkt0 'CRC_block_I_clks_AXI_clks_to_rtl__2' #insts = 3359. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:58  840236.0      0.29      70.3       0.0                           1865.3372      0.00  
    0:01:03  854598.0      0.00       0.0       0.0                           1913.4585      0.00  
    0:01:03  854598.0      0.00       0.0       0.0                           1913.4585      0.00  
    0:01:04  854598.0      0.00       0.0       0.0                           1913.4585      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:07  846810.0      0.17       5.8       0.0                           1884.5856      0.00  
    0:01:08  845578.0      0.17       5.1       0.0                           1875.3080      0.00  
    0:01:08  845578.0      0.17       5.1       0.0                           1875.3080      0.00  
    0:01:11  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:11  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:11  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:11  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:12  847659.0      0.00       0.0       0.0                           1881.2527      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
    0:01:15  846063.0      0.00       0.0       0.0                           1870.7155      0.00  
    0:01:15  846063.0      0.00       0.0       0.0                           1870.7155      0.00  
    0:01:15  846063.0      0.00       0.0       0.0                           1870.7155      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:15  845663.0      0.00       0.0       0.0                           1868.7164      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:16  845663.0      0.00       0.0       0.0                           1868.7164      0.00  
    0:01:16  845631.0      0.00       0.0       0.0                           1868.7836      0.00  
    0:01:16  845631.0      0.00       0.0       0.0                           1868.7836      0.00  
    0:01:16  845631.0      0.00       0.0       0.0                           1868.7836      0.00  
    0:01:17  845623.0      0.00       0.0       0.0                           1868.7322      0.00  
    0:01:17  845055.0      0.00       0.0       0.0                           1867.0743      0.00  
    0:01:17  845055.0      0.00       0.0       0.0                           1867.0743      0.00  
    0:01:17  845055.0      0.00       0.0       0.0                           1867.0743      0.00  
    0:01:17  845055.0      0.00       0.0       0.0                           1867.0743      0.00  
    0:01:18  845007.0      0.00       0.0       0.0                           1866.8538      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'eth_tx_crc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'crcpkt1/clks.clk': 1797 load(s), 1 driver(s)
     Net 'crcpkt1/clks.rst': 1732 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'eth_tx_crc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : eth_tx_crc
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:23:38 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: crcpkt1/data64_d_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcpkt1/crcin8_d_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  crcpkt1/data64_d_reg[62]/CLK (DFFSR)                    0.00 #     0.00 r
  crcpkt1/data64_d_reg[62]/Q (DFFSR)                      0.29       0.29 f
  crcpkt1/U291/Y (XOR2X1)                                 0.42       0.70 r
  crcpkt1/U290/Y (XOR2X1)                                 0.33       1.03 r
  crcpkt1/U2007/Y (XOR2X1)                                0.23       1.26 r
  crcpkt1/U2008/Y (XNOR2X1)                               0.16       1.42 r
  crcpkt1/U2009/Y (XOR2X1)                                0.13       1.55 r
  crcpkt1/U2010/Y (AOI22X1)                               0.06       1.61 f
  crcpkt1/U2033/Y (NAND3X1)                               0.13       1.75 r
  crcpkt1/U80/Y (INVX2)                                   0.14       1.89 f
  crcpkt1/U4094/Y (OAI21X1)                               0.09       1.97 r
  crcpkt1/crcin8_d_reg[10]/D (DFFPOSX1)                   0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  crcpkt1/crcin8_d_reg[10]/CLK (DFFPOSX1)                 0.00       2.75 r
  library setup time                                     -0.18       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: crcpkt0/data48_d_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcpkt0/crcin8_d_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  crcpkt0/data48_d_reg[30]/CLK (DFFSR)                    0.00 #     0.00 r
  crcpkt0/data48_d_reg[30]/Q (DFFSR)                      0.29       0.29 f
  U1429/Y (XOR2X1)                                        0.31       0.60 r
  U2090/Y (XOR2X1)                                        0.25       0.85 r
  U2091/Y (XOR2X1)                                        0.24       1.09 r
  U640/Y (XOR2X1)                                         0.15       1.24 r
  U638/Y (XNOR2X1)                                        0.14       1.37 r
  U637/Y (XNOR2X1)                                        0.12       1.49 f
  U2699/Y (OAI22X1)                                       0.09       1.58 r
  U2719/Y (NOR2X1)                                        0.08       1.66 f
  U2720/Y (NAND3X1)                                       0.13       1.79 r
  U3513/Y (INVX4)                                         0.10       1.90 f
  U4499/Y (OAI21X1)                                       0.08       1.97 r
  crcpkt0/crcin8_d_reg[12]/D (DFFPOSX1)                   0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  crcpkt0/crcin8_d_reg[12]/CLK (DFFPOSX1)                 0.00       2.75 r
  library setup time                                     -0.18       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: crcpkt2/crcin24_d_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: crcpkt2/crcin32_d_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  crcpkt2/crcin24_d_reg[27]/CLK (DFFSR)                   0.00 #     0.00 r
  crcpkt2/crcin24_d_reg[27]/Q (DFFSR)                     0.33       0.33 r
  crcpkt2/U887/Y (XOR2X1)                                 0.15       0.48 r
  crcpkt2/U889/Y (XNOR2X1)                                0.23       0.71 r
  crcpkt2/U893/Y (XNOR2X1)                                0.16       0.87 r
  crcpkt2/U896/Y (XOR2X1)                                 0.23       1.10 r
  crcpkt2/U1586/Y (XNOR2X1)                               0.15       1.25 r
  crcpkt2/U1590/Y (XNOR2X1)                               0.11       1.36 r
  crcpkt2/U1591/Y (AOI22X1)                               0.06       1.42 f
  crcpkt2/U409/Y (NAND2X1)                                0.09       1.50 r
  crcpkt2/U408/Y (AOI21X1)                                0.06       1.56 f
  crcpkt2/U1603/Y (NAND2X1)                               0.07       1.63 r
  crcpkt2/U154/Y (INVX1)                                  0.05       1.68 f
  crcpkt2/U432/Y (NAND3X1)                                0.14       1.82 r
  crcpkt2/U3571/Y (INVX1)                                 0.14       1.96 f
  crcpkt2/U3964/Y (OAI21X1)                               0.09       2.05 r
  crcpkt2/crcin32_d_reg[25]/D (DFFSR)                     0.00       2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  crcpkt2/crcin32_d_reg[25]/CLK (DFFSR)                   0.00       2.75 r
  library setup time                                     -0.10       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


1
report_area
 
****************************************
Report : area
Design : eth_tx_crc
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:23:38 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                          931
Number of nets:                         15214
Number of cells:                        14640
Number of combinational cells:          12837
Number of sequential cells:              1801
Number of macros/black boxes:               0
Number of buf/inv:                       2179
Number of references:                      25

Combinational area:             542175.000000
Buf/Inv area:                    38992.000000
Noncombinational area:          302832.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                845007.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : eth_tx_crc
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:23:40 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  93.9756 mW   (99%)
  Net Switching Power  =   1.0378 mW    (1%)
                         ---------
Total Dynamic Power    =  95.0134 mW  (100%)

Cell Leakage Power     =   1.8669 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register          93.5777        1.9689e-02          478.6746           93.5977  (  98.51%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.3981            1.0181        1.3882e+03            1.4176  (   1.49%)
--------------------------------------------------------------------------------------------------
Total             93.9758 mW         1.0378 mW     1.8669e+03 nW        95.0154 mW
1
#remove_unconnected_ports [find -hierarchy cell {"*"}]
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'eth_tx_crc.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/eth_tx_crc.v'.
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
################################################################################################
##################################################################################################
################################################################################################
################################eth_tx######################################################
################################################################################################
set active_design eth_tx
eth_tx
set sub_mod {AXI_master AXI_slave dma_controller_tx  eth_tx_crc queue_selection rs_layer }
AXI_master AXI_slave dma_controller_tx  eth_tx_crc queue_selection rs_layer 
foreach mod $sub_mod {
set syn_db $mod.db
read_db syn_db
}
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv:46: the undeclared symbol 'stack_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv:47: the undeclared symbol 'stack_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'eth_tx'.
Information: Building the design 'dma_controller_tx' instantiated from design 'eth_tx' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%slave_addr%)(N%slave_data%)(N%wr_en%)(N%linkregs%)(N%rd_en%)(N%rd_addr%)(N%rd_data%)(N%stack_full%)(N%stack_empty%)(N%haddr%))". (HDL-193)

Statistics for case statements in always block at line 40 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================

Statistics for case statements in always block at line 73 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine dma_controller_tx_I_clks_AXI_clks_to_rtl_ line 40 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rd_data_d_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      baddr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    clink_ptr_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dma_controller_tx_I_clks_AXI_clks_to_rtl_ line 95 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================
|               block name/line                 | Inputs | Outputs | # sel inputs |
===================================================================================
| dma_controller_tx_I_clks_AXI_clks_to_rtl_/120 |   16   |   64    |      4       |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'AXI_slave' instantiated from design 'eth_tx' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%w_ach%I%WORK/AXI_wr_addr_ch%slave_if%)(N%w_dch%I%WORK/AXI_wr_data_ch%slave_if%)(N%w_rspch%I%WORK/AXI_wr_resp_ch%slave_if%)(N%reg_write_data%)(N%reg_write_addr%)(N%wr_en%)(N%memif_swchaddr%I%WORK/MEMIF_SWCHADDR%from_fifo%)(N%memif_swchdata%I%WORK/MEMIF_SWCHDATA%from_fifo%)(N%memif_swchrsp%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:206: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 67 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 131 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |     no/auto      |
===============================================

Statistics for case statements in always block at line 190 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 56 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    awready_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_ach_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 116 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wready_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_dch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  burst_addr_d_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 182 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| w_rspch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_SLAVE_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWCHDATA_FROM_FIFO_I_MEMIF_SWCHRSP_MEMIF_SWCHRSP_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_SLAVE_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWC_FB3DB4B6BC2FD484ED8F31B19F98FFD3245B7B97A056CF1B_000.mr'
Information: Building the design 'AXI_master' instantiated from design 'eth_tx' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%raddr_ch%I%WORK/AXI_rd_addr_ch%master_if%)(N%rdata_ch%I%WORK/AXI_rd_data_ch%master_if%)(N%rd%)(N%main_ptr_empty%)(N%haddr%)(N%pfifo_empty_0%)(N%pfifo_empty_1%)(N%pfifo_empty_2%)(N%pfifo_push0%)(N%pfifo_push1%)(N%pfifo_push2%)(N%pfifo_ctrl0%)(N%pfifo_ctrl1%)(N%pfifo_ctrl2%)(N%pfifo_datain_ctrl_0%)(N%pfifo_datain_ctrl_1%)(N%pfifo_datain_ctrl_2%)(N%pfifo_datain0%)(N%pfifo_datain1%)(N%pfifo_datain2%)(N%pcfifo_dataout_0%)(N%pcfifo_dataout_1%)(N%pcfifo_dataout_2%)(N%pfifo_dataout_0%)(N%pfifo_dataout_1%)(N%pfifo_dataout_2%)(N%pfifo_pop_0%)(N%pfifo_pop_1%)(N%pfifo_pop_2%)(N%pcfifo_pop_0%)(N%pcfifo_pop_1%)(N%pcfifo_pop_2%)(N%memif_pdfifo0%I%WORK/MEMIF_PKTD%from_fifo%)(N%memif_pdfifo1%I%WORK/MEMIF_PKTD%from_fifo%)(N%memif_pdfifo2%I%WORK/MEMIF_PKTD%from_fifo%)(N%memif_pcfifo0%I%WORK/MEMIF_PKTC%from_fifo%)(N%memif_pcfifo1%I%WORK/MEMIF_PKTC%from_fifo%)(N%memif_pcfifo2%I%WORK/MEMIF_PKTC%from_fifo%))". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |     no/auto      |
===============================================

Statistics for case statements in always block at line 216 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           255            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 302 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           334            |     no/auto      |
|           362            |     no/auto      |
|           387            |    auto/auto     |
|           398            |    auto/auto     |
|           409            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 437 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           443            |     no/auto      |
|           445            |     no/auto      |
|           447            |    auto/auto     |
|           455            |    auto/auto     |
|           463            |    auto/auto     |
|           471            |    auto/auto     |
|           482            |    auto/auto     |
|           490            |    auto/auto     |
|           498            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 528 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           545            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 584 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           590            |    auto/auto     |
|           613            |    auto/auto     |
|           635            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 103 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    arburst_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    arvalid_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 206 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dch_cur_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 272 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| pfifo_datain_ctrl2_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_0_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_1_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_2_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_0_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_1_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_2_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_0_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_1_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_2_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl0_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl1_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 425 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arid_d_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ch_gnt_2d_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 508 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_hdr2_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr0_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr1_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr2_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr0_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr1_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 570 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ch_gnt_d_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_0_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_1_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_2_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_MASTER_I_CLKS_AXI_CLKS_TO_RTL_I_RADDR_CH_AXI_RD_ADDR_CH_MASTER_IF_I_RDATA_CH_AXI_RD_DATA_CH_MASTER_IF_I_MEMIF_PDFIFO0_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO1_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO2_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PCFIFO0_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO1_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO2_MEMIF_PKTC_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_MASTER_I_CLKS_AXI_CLKS_TO_RTL_I_RADDR_CH_AXI_RD_ADDR_CH_MASTER_IF_I_RDATA_CH_AXI_RD_DATA_CH_MASTER_IF_I_MEMIF_PDFIFO0_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO1_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO2_MEM_A3B290CAC11123A4DACC374B5A2573D3E2E04553F6DBBA71_000.mr'
Information: Building the design 'eth_tx_crc' instantiated from design 'eth_tx' with
	the parameters "4,32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready_pkt0%)(N%dready_pkt1%)(N%dready_pkt2%)(N%datain_pkt0%)(N%datain_pkt1%)(N%datain_pkt2%)(N%ctrl_wd_pkt0%)(N%ctrl_wd_pkt1%)(N%ctrl_wd_pkt2%)(N%bvalid_pkt0%)(N%bvalid_pkt1%)(N%bvalid_pkt2%)(N%crcfifo0_pull%)(N%crcfifo1_pull%)(N%crcfifo2_pull%)(N%crcfifo0_empty%)(N%crcfifo1_empty%)(N%crcfifo2_empty%)(N%crcfifo0_full%)(N%crcfifo1_full%)(N%crcfifo2_full%)(N%crcfifo0_dataout%)(N%crcfifo1_dataout%)(N%crcfifo2_dataout%)(N%memif_crcf0%I%WORK/MEMIF_CRC%from_fifo%)(N%memif_crcf1%I%WORK/MEMIF_CRC%from_fifo%)(N%memif_crcf2%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'queue_selection' instantiated from design 'eth_tx' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%arb_nxt%)(N%pfifo_datain0%)(N%pfifo_datain1%)(N%pfifo_datain2%)(N%crcfifo0_dataout%)(N%crcfifo1_dataout%)(N%crcfifo2_dataout%)(N%pfifo_datain_ctrl_0%)(N%pfifo_datain_ctrl_1%)(N%pfifo_datain_ctrl_2%)(N%crcfifo0_empty%)(N%crcfifo1_empty%)(N%crcfifo2_empty%)(N%pfifo_pop%)(N%crcfifo_pop%)(N%crcfifo0_pull%)(N%crcfifo1_pull%)(N%crcfifo2_pull%)(N%pfifo_pop_0%)(N%pfifo_pop_1%)(N%pfifo_pop_2%)(N%pcfifo_pop_0%)(N%pcfifo_pop_1%)(N%pcfifo_pop_2%)(N%pfifo_datain%)(N%pfifo_datain_ctrl%)(N%crcfifo_dataout%)(N%start_transmit%))". (HDL-193)

Statistics for case statements in always block at line 55 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |     no/auto      |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rs_layer' instantiated from design 'eth_tx' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%xgmii_tx%I%WORK/tx_xgmii%from_rtl%)(N%start_transmit%)(N%lpi%)(N%pop_pkt%)(N%pop_crc%)(N%pkt_data%)(N%pkt_empty%)(N%pkt_ctrl%)(N%pkt_crc%)(N%nxt_buf%)(N%bvalidin%))". (HDL-193)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:343: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 139 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |     no/auto      |
|           209            |     no/auto      |
|           313            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_ line 87 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xgmii_txc_d_reg   | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cnt2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    IDC_cnt_d_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pkt_ctrl_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crc_tx_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  xgmii_tx_hold_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   crc_left_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  crc_bvalid_d_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt128_d_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_state_clk_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  wakeuptimer_d_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     div2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    gclk_en_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bvalid_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchrsp' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=6,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchrsp_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHRSP_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchaddr' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=36,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHADDR%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchaddr_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHADDR_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchdata' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=32,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHDATA%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchdata_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHDATA_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' with
	the parameters "32,1|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_pktd' instantiated from design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' with
	the parameters "64,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_PKTD%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_pktd_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTD_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_pktc' instantiated from design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' with
	the parameters "16,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_PKTC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_pktc_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC_block' instantiated from design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready%)(N%datain%)(N%ctrl_wd%)(N%bvalid%)(N%data_vld%)(N%crc_vld_2d%)(N%data_out%)(N%crc_out%))". (HDL-193)

Statistics for case statements in always block at line 251 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |     no/auto      |
|           279            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_block_I_clks_AXI_clks_to_rtl_ line 65 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    crcin8_d_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    crc_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   crc_vld_2d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dataout_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       crc_reg       | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|     data8_d_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data16_d_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data32_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data64_d_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data48_d_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data40_d_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data56_d_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin16_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin24_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin32_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin40_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin48_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin56_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin64_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     load8_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load16_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load24_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load32_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load40_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load48_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load56_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load64_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data24_d_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:240: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_crc' instantiated from design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' with
	the parameters "AWIDTH=4,DWIDTH=32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'QOS_arb' instantiated from design 'queue_selection_I_clks_AXI_clks_to_rtl_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%req%)(N%arb_nxt%)(N%gnt%))". (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |      no/no       |
===============================================

Inferred memory devices in process
	in routine QOS_arb_I_clks_AXI_clks_to_rtl_ line 35 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   queue_gnt_d_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt0_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt1_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt2_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC32_D8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D24'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D48'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D56'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'prienc' instantiated from design 'QOS_arb_I_clks_AXI_clks_to_rtl_' with
	the parameters "N=3". (HDL-193)
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'eth_tx'.
{eth_tx}
link

  Linking design 'eth_tx'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 3 instances of design 'dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_pktd_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTD_from_fifo_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_pktc_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTC_from_fifo_'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC_block_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D8'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D16'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D24'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D32'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D40'. (OPT-1056)
Information: Uniquified 6 instances of design 'CRC32_D48'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D56'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D64'. (OPT-1056)
Information: Uniquified 3 instances of design 'prienc_N3'. (OPT-1056)
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{w_ach.AWID[3] w_ach.AWID[2] w_ach.AWID[1] w_ach.AWID[0] w_ach.AWADDR[31] w_ach.AWADDR[30] w_ach.AWADDR[29] w_ach.AWADDR[28] w_ach.AWADDR[27] w_ach.AWADDR[26] w_ach.AWADDR[25] w_ach.AWADDR[24] w_ach.AWADDR[23] w_ach.AWADDR[22] w_ach.AWADDR[21] w_ach.AWADDR[20] w_ach.AWADDR[19] w_ach.AWADDR[18] w_ach.AWADDR[17] w_ach.AWADDR[16] w_ach.AWADDR[15] w_ach.AWADDR[14] w_ach.AWADDR[13] w_ach.AWADDR[12] w_ach.AWADDR[11] w_ach.AWADDR[10] w_ach.AWADDR[9] w_ach.AWADDR[8] w_ach.AWADDR[7] w_ach.AWADDR[6] w_ach.AWADDR[5] w_ach.AWADDR[4] w_ach.AWADDR[3] w_ach.AWADDR[2] w_ach.AWADDR[1] w_ach.AWADDR[0] w_ach.AWLEN[3] w_ach.AWLEN[2] w_ach.AWLEN[1] w_ach.AWLEN[0] w_ach.AWSIZE[2] w_ach.AWSIZE[1] w_ach.AWSIZE[0] w_ach.AWBURST[1] w_ach.AWBURST[0] w_ach.AWLOCK[1] w_ach.AWLOCK[0] w_ach.AWCACHE[1] w_ach.AWCACHE[0] w_ach.AWPROT[2] w_ach.AWPROT[1] w_ach.AWPROT[0] w_ach.AWVALID w_dch.WID[3] w_dch.WID[2] w_dch.WID[1] w_dch.WID[0] w_dch.WDATA[63] w_dch.WDATA[62] w_dch.WDATA[61] w_dch.WDATA[60] w_dch.WDATA[59] w_dch.WDATA[58] w_dch.WDATA[57] w_dch.WDATA[56] w_dch.WDATA[55] w_dch.WDATA[54] w_dch.WDATA[53] w_dch.WDATA[52] w_dch.WDATA[51] w_dch.WDATA[50] w_dch.WDATA[49] w_dch.WDATA[48] w_dch.WDATA[47] w_dch.WDATA[46] w_dch.WDATA[45] w_dch.WDATA[44] w_dch.WDATA[43] w_dch.WDATA[42] w_dch.WDATA[41] w_dch.WDATA[40] w_dch.WDATA[39] w_dch.WDATA[38] w_dch.WDATA[37] w_dch.WDATA[36] w_dch.WDATA[35] w_dch.WDATA[34] w_dch.WDATA[33] w_dch.WDATA[32] w_dch.WDATA[31] w_dch.WDATA[30] w_dch.WDATA[29] w_dch.WDATA[28] w_dch.WDATA[27] w_dch.WDATA[26] w_dch.WDATA[25] w_dch.WDATA[24] w_dch.WDATA[23] w_dch.WDATA[22] w_dch.WDATA[21] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3331 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'eth_tx'
Information: The register 'axi_slave/wchdata_fifo/depth_left_reg[5]' will be removed. (OPT-1207)
Information: The register 'axi_slave/wchdata_fifo/depth_left_reg[4]' will be removed. (OPT-1207)
Information: The register 'axi_slave/wchdata_fifo/depth_left_reg[3]' will be removed. (OPT-1207)
Information: The register 'axi_slave/wchdata_fifo/depth_left_reg[2]' will be removed. (OPT-1207)
Information: The register 'axi_slave/wchdata_fifo/depth_left_reg[1]' will be removed. (OPT-1207)
Information: The register 'axi_slave/wchdata_fifo/depth_left_reg[0]' will be removed. (OPT-1207)

Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping hierarchy axi_slave before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy QOS_selector before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_rs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_slave/wchrsp_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_slave/wchaddr_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_slave/wchdata_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/link_addr_0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/pkt0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/pktctrl0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcfifo0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy QOS_selector/qos before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/link_addr_2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/link_addr_1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/pkt2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/pkt1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/pktctrl2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy axi_master/pktctrl1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcfifo2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcfifo1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy QOS_selector/qos/pr0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy QOS_selector/qos/pr2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy QOS_selector/qos/pr1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt2/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt1/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_crc/crcpkt0/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping 77 of 83 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_block_I_clks_AXI_clks_to_rtl__2'
  Processing 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'
Information: Added key list 'DesignWare' to design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (DDB-72)
Information: The register 'dch_cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
  Processing 'eth_tx'
Information: Added key list 'DesignWare' to design 'eth_tx'. (DDB-72)
Information: The register 'axi_slave/wchdata_fifo/w_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/w_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/w_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/w_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/w_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/r_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/r_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/r_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/wchdata_fifo/r_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/w_ach_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/w_rspch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'eth_tx'.
  Processing 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Information: Added key list 'DesignWare' to design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'. (DDB-72)
 Implement Synthetic for 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The register 'axi_slave/burst_addr_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/burst_addr_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/burst_addr_d_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'axi_slave/burst_addr_d_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'eth_tx_RSOP_224'. (DDB-72)
Information: Added key list 'DesignWare' to design 'eth_tx_RSOP_225'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:28 1337109.0      0.78    1038.4       0.0                           2690.3120      0.00  
    0:01:29 1339141.0      0.52     840.9       0.0                           2696.8452      0.00  
    0:01:29 1339141.0      0.52     840.9       0.0                           2696.8452      0.00  
    0:01:30 1339461.0      0.52     840.6       0.0                           2697.3115      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:36 1336459.0      0.49     727.7       0.0                           2685.1589      0.00  
    0:01:36 1336171.0      0.48     727.4       0.0                           2684.4333      0.00  
    0:01:37 1335699.0      0.47     657.5       0.0                           2679.2163      0.00  
    0:01:37 1335699.0      0.47     657.5       0.0                           2679.2163      0.00  
    0:01:43 1340005.0      0.30     484.2       0.0                           2690.4656      0.00  
    0:01:43 1340005.0      0.30     484.2       0.0                           2690.4656      0.00  
    0:01:43 1340005.0      0.30     484.2       0.0                           2690.4656      0.00  
    0:01:43 1340005.0      0.30     484.2       0.0                           2690.4656      0.00  
    0:01:43 1340005.0      0.30     484.2       0.0                           2690.4656      0.00  
    0:01:43 1340005.0      0.30     484.2       0.0                           2690.4656      0.00  
    0:01:47 1343056.0      0.21     385.0       0.0                           2701.0178      0.00  
    0:01:47 1343056.0      0.21     385.0       0.0                           2701.0178      0.00  
    0:01:48 1343032.0      0.21     382.5       0.0                           2700.9812      0.00  
    0:01:48 1343032.0      0.21     382.5       0.0                           2700.9812      0.00  
    0:01:48 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:48 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:48 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:48 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:48 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:48 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:49 1343024.0      0.21     381.7       0.0                           2700.9133      0.00  
    0:01:49 1344557.0      0.20     363.2       0.0 tx_crc/crcpkt0/data16_d_reg[14]/D 2705.4756      0.00  
    0:01:50 1345379.0      0.19     347.8       0.0                           2707.8862      0.00  
    0:01:53 1346331.0      0.18     343.0       0.0                           2710.7432      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:53 1346331.0      0.18     343.0       0.0                           2710.7432      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:01:56 1345573.0      0.15     278.3       0.0                           2696.1614      0.00  
Information: Complementing port 'dready' in design 'CRC_block_I_clks_AXI_clks_to_rtl__3'.
	 The new name of the port is 'dready_BAR'. (OPT-319)
Information: Complementing port 'pfifo_push1' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_push1_BAR'. (OPT-319)
    0:01:56 1345573.0      0.15     278.3       0.0                           2696.1614      0.00  
    0:01:57 1345718.0      0.15     278.3       0.0                           2696.5376      0.00  
    0:01:57 1345718.0      0.15     278.3       0.0                           2696.5376      0.00  
    0:01:58 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:58 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345414.0      0.15     276.9       0.0                           2694.9688      0.00  
    0:01:59 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:01:59 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:00 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:01 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:01 1345581.0      0.15     276.5       0.0                           2695.4609      0.00  
    0:02:02 1345021.0      0.15     269.6       0.0                           2694.4521      0.00  
    0:02:02 1345053.0      0.15     269.6       0.0                           2694.5649      0.00  
    0:02:02 1345053.0      0.15     269.6       0.0                           2694.5649      0.00  
    0:02:03 1345013.0      0.15     269.6       0.0                           2694.3865      0.00  
    0:02:04 1344309.0      0.15     270.5       0.0                           2692.6506      0.00  
    0:02:04 1344093.0      0.15     272.8       0.0                           2691.3613      0.00  
    0:02:04 1344145.0      0.15     272.6       0.0                           2691.4878      0.00  
    0:02:05 1344241.0      0.15     271.9       0.0                           2691.9993      0.00  
    0:02:05 1344241.0      0.15     271.9       0.0                           2691.9993      0.00  
    0:02:05 1344169.0      0.15     271.9       0.0                           2691.6584      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'eth_tx' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'tx_crc/crcpkt1/clks.clk': 3566 load(s), 1 driver(s)
     Net 'tx_crc/crcpkt1/clks.rst': 3469 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
create_clock clks.clk -name clk -period 3.00
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'eth_tx' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : eth_tx
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:25:54 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: QOS_selector/qos/srv_cnt2_d_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: QOS_selector/qos/srv_cnt1_d_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (DFFSR)          0.00 #     0.00 r
  QOS_selector/qos/srv_cnt2_d_reg[5]/Q (DFFSR)            0.26       0.26 r
  U2003/Y (NOR3X1)                                        0.10       0.36 f
  U2002/Y (NAND3X1)                                       0.10       0.46 r
  U2001/Y (NOR2X1)                                        0.09       0.55 f
  U1999/Y (NAND2X1)                                       0.15       0.70 r
  U1977/Y (NAND3X1)                                       0.05       0.75 f
  U1927/Y (NAND2X1)                                       0.10       0.85 r
  U1972/Y (OAI21X1)                                       0.08       0.93 f
  U1942/Y (NAND2X1)                                       0.10       1.03 r
  U2151/Y (MUX2X1)                                        0.21       1.24 r
  U2203/YS (FAX1)                                         0.26       1.50 r
  U1952/Y (INVX1)                                         0.05       1.54 f
  U1950/Y (NAND2X1)                                       0.05       1.60 r
  U1951/Y (NAND2X1)                                       0.07       1.67 f
  U2204/Y (XNOR2X1)                                       0.12       1.79 r
  U1979/Y (NOR2X1)                                        0.07       1.86 f
  U1978/Y (NAND3X1)                                       0.11       1.97 r
  U2238/Y (BUFX4)                                         0.17       2.13 r
  U2240/Y (AND2X1)                                        0.08       2.21 r
  QOS_selector/qos/srv_cnt1_d_reg[2]/D (DFFSR)            0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  QOS_selector/qos/srv_cnt1_d_reg[2]/CLK (DFFSR)          0.00       2.75 r
  library setup time                                     -0.09       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: QOS_selector/qos/srv_cnt2_d_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: QOS_selector/qos/srv_cnt1_d_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (DFFSR)          0.00 #     0.00 r
  QOS_selector/qos/srv_cnt2_d_reg[5]/Q (DFFSR)            0.26       0.26 r
  U2003/Y (NOR3X1)                                        0.10       0.36 f
  U2002/Y (NAND3X1)                                       0.10       0.46 r
  U2001/Y (NOR2X1)                                        0.09       0.55 f
  U1999/Y (NAND2X1)                                       0.15       0.70 r
  U1977/Y (NAND3X1)                                       0.05       0.75 f
  U1927/Y (NAND2X1)                                       0.10       0.85 r
  U1972/Y (OAI21X1)                                       0.08       0.93 f
  U1942/Y (NAND2X1)                                       0.10       1.03 r
  U2151/Y (MUX2X1)                                        0.21       1.24 r
  U2203/YS (FAX1)                                         0.26       1.50 r
  U1952/Y (INVX1)                                         0.05       1.54 f
  U1950/Y (NAND2X1)                                       0.05       1.60 r
  U1951/Y (NAND2X1)                                       0.07       1.67 f
  U2204/Y (XNOR2X1)                                       0.12       1.79 r
  U1979/Y (NOR2X1)                                        0.07       1.86 f
  U1978/Y (NAND3X1)                                       0.11       1.97 r
  U2238/Y (BUFX4)                                         0.17       2.13 r
  U2243/Y (AND2X1)                                        0.08       2.21 r
  QOS_selector/qos/srv_cnt1_d_reg[5]/D (DFFSR)            0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  QOS_selector/qos/srv_cnt1_d_reg[5]/CLK (DFFSR)          0.00       2.75 r
  library setup time                                     -0.09       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: QOS_selector/qos/srv_cnt2_d_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: QOS_selector/qos/srv_cnt0_d_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (DFFSR)          0.00 #     0.00 r
  QOS_selector/qos/srv_cnt2_d_reg[5]/Q (DFFSR)            0.26       0.26 r
  U2003/Y (NOR3X1)                                        0.10       0.36 f
  U2002/Y (NAND3X1)                                       0.10       0.46 r
  U2001/Y (NOR2X1)                                        0.09       0.55 f
  U1999/Y (NAND2X1)                                       0.15       0.70 r
  U1977/Y (NAND3X1)                                       0.05       0.75 f
  U1927/Y (NAND2X1)                                       0.10       0.85 r
  U1972/Y (OAI21X1)                                       0.08       0.93 f
  U1942/Y (NAND2X1)                                       0.10       1.03 r
  U2151/Y (MUX2X1)                                        0.21       1.24 r
  U2203/YS (FAX1)                                         0.26       1.50 r
  U1952/Y (INVX1)                                         0.05       1.54 f
  U1950/Y (NAND2X1)                                       0.05       1.60 r
  U1951/Y (NAND2X1)                                       0.07       1.67 f
  U2204/Y (XNOR2X1)                                       0.12       1.79 r
  U1979/Y (NOR2X1)                                        0.07       1.86 f
  U1978/Y (NAND3X1)                                       0.11       1.97 r
  U2059/Y (BUFX4)                                         0.17       2.13 r
  U2062/Y (AND2X1)                                        0.08       2.21 r
  QOS_selector/qos/srv_cnt0_d_reg[1]/D (DFFSR)            0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  QOS_selector/qos/srv_cnt0_d_reg[1]/CLK (DFFSR)          0.00       2.75 r
  library setup time                                     -0.09       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


1
report_area
 
****************************************
Report : area
Design : eth_tx
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:25:54 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                         4368
Number of nets:                         25253
Number of cells:                        23051
Number of combinational cells:          19466
Number of sequential cells:              3580
Number of macros/black boxes:               0
Number of buf/inv:                       4504
Number of references:                      29

Combinational area:             745033.000000
Buf/Inv area:                    79472.000000
Noncombinational area:          599136.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               1344169.000000
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : eth_tx
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:25:56 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 187.0662 mW   (99%)
  Net Switching Power  =   2.2980 mW    (1%)
                         ---------
Total Dynamic Power    = 189.3642 mW  (100%)

Cell Leakage Power     =   2.6917 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         185.7567            0.1499          947.2548          185.9077  (  98.17%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.3129            2.1482        1.7444e+03            3.4628  (   1.83%)
--------------------------------------------------------------------------------------------------
Total            187.0696 mW         2.2980 mW     2.6917e+03 nW       189.3705 mW
1
#remove_unconnected_ports [find -hierarchy cell {"*"}]
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'eth_tx.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/eth_tx.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 87 nets to module eth_tx using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
##################################################################################################
################################################################################################
################################################################################################
################################eth_tx######################################################
################################################################################################
set active_design eth_core
eth_core
set sub_mod {eth_tx }
eth_tx 
foreach mod $sub_mod {
set syn_db $mod.db
read_db syn_db
}
Error: Cannot read file 'syn_db'. (UID-58)
No designs were read
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_core.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_core.sv
Presto compilation completed successfully.
1
elaborate $active_design 
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'eth_core'.
Information: Building the design 'eth_tx' instantiated from design 'eth_core' with
	the parameters "|((E%I%WORK/AXI_clks%to_rtl%)(E%I%WORK/AXI_wr_addr_ch%slave_if%)(E%I%WORK/AXI_wr_data_ch%slave_if%)(E%I%WORK/AXI_wr_resp_ch%slave_if%)(E%I%WORK/AXI_rd_addr_ch%master_if%)(E%I%WORK/AXI_rd_data_ch%master_if%)(E%I%WORK/tx_xgmii%from_rtl%)(E%I%WORK/MEMIF_CRC%from_fifo%)(E%I%WORK/MEMIF_CRC%from_fifo%)(E%I%WORK/MEMIF_CRC%from_fifo%)(E%I%WORK/MEMIF_PKTD%from_fifo%)(E%I%WORK/MEMIF_PKTD%from_fifo%)(E%I%WORK/MEMIF_PKTD%from_fifo%)(E%I%WORK/MEMIF_PKTC%from_fifo%)(E%I%WORK/MEMIF_PKTC%from_fifo%)(E%I%WORK/MEMIF_PKTC%from_fifo%)(E%I%WORK/MEMIF_SWCHADDR%from_fifo%)(E%I%WORK/MEMIF_SWCHDATA%from_fifo%)(E%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/ETH_TX_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_M_R_ACH_AXI_RD_ADDR_CH_MASTER_IF_I_M_R_DCH_AXI_RD_DATA_CH_MASTER_IF_I_XGMII_TX_TX_XGMII_FROM_RTL_I_MEMIF_CRCF0_MEMIF_CRC_FROM_FIFO_I_MEMIF_CRCF1_MEMIF_CRC_FROM_FIFO_I_MEMIF_CRCF2_MEMIF_CRC_FROM_FIFO_I_MEMIF_PDFIFO0_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO1_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO2_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PCFIFO0_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO1_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO2_MEMIF_PKTC_FROM_FIFO_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWCHDATA_FROM_FIFO_I_MEMIF_SWCHRSP_MEMIF_SWCHRSP_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/ETH_TX_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_M_R_ACH_AXI_RD_ADDR_CH_MASTER_IF_I_M_R_DCH_AXI_RD_DATA_CH_MASTER_IF_I_C3372DC293A1C375E84DFDC07C2249FBF487716B4B9D0AC4_000.mr'
Information: Building the design 'AXI_slave' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%w_ach%I%WORK/AXI_wr_addr_ch%slave_if%)(N%w_dch%I%WORK/AXI_wr_data_ch%slave_if%)(N%w_rspch%I%WORK/AXI_wr_resp_ch%slave_if%)(N%reg_write_data%)(N%reg_write_addr%)(N%wr_en%)(N%memif_swchaddr%I%WORK/MEMIF_SWCHADDR%from_fifo%)(N%memif_swchdata%I%WORK/MEMIF_SWCHDATA%from_fifo%)(N%memif_swchrsp%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:206: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 67 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 131 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |     no/auto      |
===============================================

Statistics for case statements in always block at line 190 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 56 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    awready_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_ach_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 116 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wready_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_dch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  burst_addr_d_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 182 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| w_rspch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_SLAVE_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWCHDATA_FROM_FIFO_I_MEMIF_SWCHRSP_MEMIF_SWCHRSP_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/AXI_SLAVE_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWC_FB3DB4B6BC2FD484ED8F31B19F98FFD3245B7B97A056CF1B_000.mr'
Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
Information: Building the design 'eth_tx_crc' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "4,32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready_pkt0%)(N%dready_pkt1%)(N%dready_pkt2%)(N%datain_pkt0%)(N%datain_pkt1%)(N%datain_pkt2%)(N%ctrl_wd_pkt0%)(N%ctrl_wd_pkt1%)(N%ctrl_wd_pkt2%)(N%bvalid_pkt0%)(N%bvalid_pkt1%)(N%bvalid_pkt2%)(N%crcfifo0_pull%)(N%crcfifo1_pull%)(N%crcfifo2_pull%)(N%crcfifo0_empty%)(N%crcfifo1_empty%)(N%crcfifo2_empty%)(N%crcfifo0_full%)(N%crcfifo1_full%)(N%crcfifo2_full%)(N%crcfifo0_dataout%)(N%crcfifo1_dataout%)(N%crcfifo2_dataout%)(N%memif_crcf0%I%WORK/MEMIF_CRC%from_fifo%)(N%memif_crcf1%I%WORK/MEMIF_CRC%from_fifo%)(N%memif_crcf2%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'queue_selection' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%arb_nxt%)(N%pfifo_datain0%)(N%pfifo_datain1%)(N%pfifo_datain2%)(N%crcfifo0_dataout%)(N%crcfifo1_dataout%)(N%crcfifo2_dataout%)(N%pfifo_datain_ctrl_0%)(N%pfifo_datain_ctrl_1%)(N%pfifo_datain_ctrl_2%)(N%crcfifo0_empty%)(N%crcfifo1_empty%)(N%crcfifo2_empty%)(N%pfifo_pop%)(N%crcfifo_pop%)(N%crcfifo0_pull%)(N%crcfifo1_pull%)(N%crcfifo2_pull%)(N%pfifo_pop_0%)(N%pfifo_pop_1%)(N%pfifo_pop_2%)(N%pcfifo_pop_0%)(N%pcfifo_pop_1%)(N%pcfifo_pop_2%)(N%pfifo_datain%)(N%pfifo_datain_ctrl%)(N%crcfifo_dataout%)(N%start_transmit%))". (HDL-193)

Statistics for case statements in always block at line 55 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |     no/auto      |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rs_layer' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%xgmii_tx%I%WORK/tx_xgmii%from_rtl%)(N%start_transmit%)(N%lpi%)(N%pop_pkt%)(N%pop_crc%)(N%pkt_data%)(N%pkt_empty%)(N%pkt_ctrl%)(N%pkt_crc%)(N%nxt_buf%)(N%bvalidin%))". (HDL-193)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:343: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 139 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |     no/auto      |
|           209            |     no/auto      |
|           313            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_ line 87 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xgmii_txc_d_reg   | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cnt2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    IDC_cnt_d_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pkt_ctrl_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crc_tx_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  xgmii_tx_hold_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   crc_left_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  crc_bvalid_d_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt128_d_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_state_clk_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  wakeuptimer_d_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     div2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    gclk_en_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bvalid_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchrsp' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=6,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchrsp_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHRSP_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchaddr' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=36,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHADDR%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchaddr_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHADDR_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchdata' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=32,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHDATA%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchdata_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHDATA_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC_block' instantiated from design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready%)(N%datain%)(N%ctrl_wd%)(N%bvalid%)(N%data_vld%)(N%crc_vld_2d%)(N%data_out%)(N%crc_out%))". (HDL-193)

Statistics for case statements in always block at line 251 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |     no/auto      |
|           279            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_block_I_clks_AXI_clks_to_rtl_ line 65 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    crcin8_d_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    crc_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   crc_vld_2d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dataout_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       crc_reg       | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|     data8_d_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data16_d_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data32_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data64_d_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data48_d_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data40_d_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data56_d_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin16_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin24_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin32_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin40_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin48_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin56_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin64_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     load8_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load16_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load24_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load32_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load40_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load48_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load56_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load64_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data24_d_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:240: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_crc' instantiated from design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' with
	the parameters "AWIDTH=4,DWIDTH=32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'QOS_arb' instantiated from design 'queue_selection_I_clks_AXI_clks_to_rtl_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%req%)(N%arb_nxt%)(N%gnt%))". (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |      no/no       |
===============================================

Inferred memory devices in process
	in routine QOS_arb_I_clks_AXI_clks_to_rtl_ line 35 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   queue_gnt_d_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt0_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt1_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt2_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC32_D8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D24'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D48'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D56'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'prienc' instantiated from design 'QOS_arb_I_clks_AXI_clks_to_rtl_' with
	the parameters "N=3". (HDL-193)
Presto compilation completed successfully.
1
current_design $active_design
Current design is 'eth_core'.
{eth_core}
link

  Linking design 'eth_core'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu018_stdcells (library)   /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db
  dw_foundation.sldb (library)
                              /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb

Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
0
uniquify
Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
Information: Uniquified 3 instances of design 'CRC_block_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D8'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D16'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D24'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D32'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D40'. (OPT-1056)
Information: Uniquified 6 instances of design 'CRC32_D48'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D56'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D64'. (OPT-1056)
Information: Uniquified 3 instances of design 'prienc_N3'. (OPT-1056)
Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
1
create_clock clks.clk -name clk -period 2.40
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{w_ach.AWID[3] w_ach.AWID[2] w_ach.AWID[1] w_ach.AWID[0] w_ach.AWADDR[31] w_ach.AWADDR[30] w_ach.AWADDR[29] w_ach.AWADDR[28] w_ach.AWADDR[27] w_ach.AWADDR[26] w_ach.AWADDR[25] w_ach.AWADDR[24] w_ach.AWADDR[23] w_ach.AWADDR[22] w_ach.AWADDR[21] w_ach.AWADDR[20] w_ach.AWADDR[19] w_ach.AWADDR[18] w_ach.AWADDR[17] w_ach.AWADDR[16] w_ach.AWADDR[15] w_ach.AWADDR[14] w_ach.AWADDR[13] w_ach.AWADDR[12] w_ach.AWADDR[11] w_ach.AWADDR[10] w_ach.AWADDR[9] w_ach.AWADDR[8] w_ach.AWADDR[7] w_ach.AWADDR[6] w_ach.AWADDR[5] w_ach.AWADDR[4] w_ach.AWADDR[3] w_ach.AWADDR[2] w_ach.AWADDR[1] w_ach.AWADDR[0] w_ach.AWLEN[3] w_ach.AWLEN[2] w_ach.AWLEN[1] w_ach.AWLEN[0] w_ach.AWSIZE[2] w_ach.AWSIZE[1] w_ach.AWSIZE[0] w_ach.AWBURST[1] w_ach.AWBURST[0] w_ach.AWLOCK[1] w_ach.AWLOCK[0] w_ach.AWCACHE[1] w_ach.AWCACHE[0] w_ach.AWPROT[2] w_ach.AWPROT[1] w_ach.AWPROT[0] w_ach.AWVALID w_dch.WID[3] w_dch.WID[2] w_dch.WID[1] w_dch.WID[0] w_dch.WDATA[63] w_dch.WDATA[62] w_dch.WDATA[61] w_dch.WDATA[60] w_dch.WDATA[59] w_dch.WDATA[58] w_dch.WDATA[57] w_dch.WDATA[56] w_dch.WDATA[55] w_dch.WDATA[54] w_dch.WDATA[53] w_dch.WDATA[52] w_dch.WDATA[51] w_dch.WDATA[50] w_dch.WDATA[49] w_dch.WDATA[48] w_dch.WDATA[47] w_dch.WDATA[46] w_dch.WDATA[45] w_dch.WDATA[44] w_dch.WDATA[43] w_dch.WDATA[42] w_dch.WDATA[41] w_dch.WDATA[40] w_dch.WDATA[39] w_dch.WDATA[38] w_dch.WDATA[37] w_dch.WDATA[36] w_dch.WDATA[35] w_dch.WDATA[34] w_dch.WDATA[33] w_dch.WDATA[32] w_dch.WDATA[31] w_dch.WDATA[30] w_dch.WDATA[29] w_dch.WDATA[28] w_dch.WDATA[27] w_dch.WDATA[26] w_dch.WDATA[25] w_dch.WDATA[24] w_dch.WDATA[23] w_dch.WDATA[22] w_dch.WDATA[21] ...}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Error: Cannot find the specified driving cell in memory.   (UID-993)
0
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
set_wire_load_model -name SMALL
Error: Wire load 'SMALL' not found. (UID-40)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3262 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'eth_core'
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[5]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[4]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[3]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[2]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[1]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[0]' will be removed. (OPT-1207)

Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
Loaded alib file './alib-52/osu018_stdcells.db.alib'
Information: Ungrouping hierarchy tx_core/axi_slave/wchrsp_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_slave/wchaddr_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_slave/wchdata_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcfifo0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcfifo2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcfifo1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos/pr0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos/pr2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos/pr1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping 64 of 74 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_block_I_clks_AXI_clks_to_rtl__5'
  Processing 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
  Processing 'eth_core'
  Processing 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'
Information: The register 'wchdata_fifo/w_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/w_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wchdata_fifo/r_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'w_rspch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'w_ach_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'.
  Processing 'queue_selection_I_clks_AXI_clks_to_rtl_'
Information: Added key list 'DesignWare' to design 'queue_selection_I_clks_AXI_clks_to_rtl_'. (DDB-72)
 Implement Synthetic for 'queue_selection_I_clks_AXI_clks_to_rtl_'.
  Processing 'rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_'
Information: Added key list 'DesignWare' to design 'rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_'. (DDB-72)
 Implement Synthetic for 'rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_'.
  Processing 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'
  Processing 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_'
Information: Added key list 'DesignWare' to design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_'. (DDB-72)
 Implement Synthetic for 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_'.
Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (DDB-72)
Information: Added key list 'DesignWare' to design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo__RSOP_67'. (DDB-72)
Information: Added key list 'DesignWare' to design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo__RSOP_68'. (DDB-72)
Information: Ungrouping hierarchy tx_core/tx_crc 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' #insts = 345. (OPT-777)
Information: Added key list 'DesignWare' to design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_'. (DDB-72)
Information: Ungrouping hierarchy tx_core/axi_slave 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' #insts = 306. (OPT-777)
Information: Ungrouping hierarchy tx_core 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' #insts = 653. (OPT-777)
Information: Added key list 'DesignWare' to design 'eth_core'. (DDB-72)
Information: Ungrouping hierarchy tx_core/tx_rs 'rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_' #insts = 1255. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'queue_selection_I_clks_AXI_clks_to_rtl__DP_OP_30J8_129_5079_5'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:05 1119300.0      0.77     342.0       0.0                           2319.7510      0.00  
    0:01:06 1120370.0      0.53     336.1       0.0                           2322.9917      0.00  
    0:01:06 1120370.0      0.53     336.1       0.0                           2322.9917      0.00  
    0:01:07 1120530.0      0.53     336.0       0.0                           2323.2249      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:12 1118058.0      0.48     306.8       0.0                           2312.3040      0.00  
    0:01:13 1118170.0      0.48     223.7       0.0                           2306.1023      0.00  
    0:01:13 1118170.0      0.48     223.7       0.0                           2306.1023      0.00  
    0:01:14 1118602.0      0.29     191.5       0.0                           2306.9399      0.00  
    0:01:14 1118602.0      0.29     191.5       0.0                           2306.9399      0.00  
    0:01:14 1118602.0      0.29     191.5       0.0                           2306.9253      0.00  
    0:01:14 1118602.0      0.29     191.5       0.0                           2306.9253      0.00  
    0:01:15 1119277.0      0.27     183.5       0.0                           2308.7959      0.00  
    0:01:15 1119277.0      0.27     183.5       0.0                           2308.7959      0.00  
    0:01:16 1120988.0      0.20     162.5       0.0                           2313.7771      0.00  
    0:01:16 1120988.0      0.20     162.5       0.0                           2313.7771      0.00  
    0:01:17 1120988.0      0.19     162.5       0.0                           2313.7771      0.00  
    0:01:17 1120988.0      0.19     162.5       0.0                           2313.7771      0.00  
    0:01:17 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:17 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:17 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:17 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:17 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:17 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:18 1121044.0      0.19     162.0       0.0                           2313.9004      0.00  
    0:01:18 1122160.0      0.17     151.4       0.0 tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/D 2317.1470      0.00  
    0:01:18 1122160.0      0.17     151.4       0.0                           2317.1470      0.00  
    0:01:19 1122736.0      0.17     151.0       0.0                           2319.1729      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:19 1122736.0      0.17     151.0       0.0                           2319.1729      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
Information: Complementing port 'crcfifo_pop' in design 'queue_selection_I_clks_AXI_clks_to_rtl_'.
	 The new name of the port is 'crcfifo_pop_BAR'. (OPT-319)
    0:01:22 1122865.0      0.15     116.6       0.0                           2314.2393      0.00  
    0:01:23 1123095.0      0.15     116.2       0.0                           2314.8948      0.00  
    0:01:23 1123095.0      0.15     116.2       0.0                           2314.8948      0.00  
    0:01:23 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:23 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122791.0      0.15     122.7       0.0                           2313.4468      0.00  
    0:01:24 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:24 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:25 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:26 1122902.0      0.15     122.2       0.0                           2313.7405      0.00  
    0:01:27 1122078.0      0.15     117.7       0.0                           2313.0227      0.00  
    0:01:27 1122086.0      0.15     115.9       0.0                           2313.1411      0.00  
    0:01:27 1122086.0      0.15     115.9       0.0                           2313.1411      0.00  
    0:01:27 1122046.0      0.15     115.7       0.0                           2312.9729      0.00  
    0:01:28 1121334.0      0.15     115.2       0.0                           2310.5325      0.00  
    0:01:29 1121334.0      0.15     115.2       0.0                           2310.5481      0.00  
    0:01:29 1121358.0      0.15     114.1       0.0                           2310.6482      0.00  
    0:01:29 1121358.0      0.15     114.1       0.0                           2310.6482      0.00  
    0:01:29 1121318.0      0.15     114.1       0.0                           2310.5132      0.00  
Loading db file '/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'eth_core' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clks.clk': 2773 load(s), 1 driver(s), 1 inout(s)
     Net 'clks.rst': 2713 load(s), 1 driver(s), 1 inout(s)
Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_core'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
create_clock clks.clk -name clk -period 3.00
Error: Can't find inout port 'pfifo_push1' on reference to 'AXI_master' in 'eth_core'. (LINK-1)
Error: Unable to match ports of cell tx_core/axi_master ('AXI_master') to 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (LINK-25)
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'eth_core' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:27:33 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: tx_core/tx_crc/crcfifo0/depth_left_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  tx_core/tx_crc/crcfifo0/depth_left_reg[1]/Q (DFFSR)     0.26       0.26 f
  U133/Y (NOR2X1)                                         0.06       0.32 r
  U134/Y (NAND2X1)                                        0.06       0.38 f
  U161/Y (NOR2X1)                                         0.11       0.49 r
  tx_core/QOS_selector/crcfifo0_empty (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.49 r
  tx_core/QOS_selector/U183/Y (INVX2)                     0.07       0.55 f
  tx_core/QOS_selector/U15/Y (OR2X2)                      0.12       0.67 f
  tx_core/QOS_selector/start_transmit (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.67 f
  U148/Y (NAND2X1)                                        0.10       0.77 r
  U160/Y (INVX4)                                          0.08       0.84 f
  tx_core/QOS_selector/arb_nxt (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.84 f
  tx_core/QOS_selector/U110/Y (AND2X2)                    0.16       1.01 f
  tx_core/QOS_selector/U82/Y (INVX4)                      0.06       1.07 r
  tx_core/QOS_selector/U279/Y (MUX2X1)                    0.18       1.25 r
  tx_core/QOS_selector/U311/YS (FAX1)                     0.29       1.54 r
  tx_core/QOS_selector/U83/Y (OR2X2)                      0.14       1.68 r
  tx_core/QOS_selector/U79/Y (INVX2)                      0.04       1.73 f
  tx_core/QOS_selector/U167/Y (OAI21X1)                   0.07       1.80 r
  tx_core/QOS_selector/U92/Y (NOR2X1)                     0.07       1.87 f
  tx_core/QOS_selector/U91/Y (NAND3X1)                    0.10       1.97 r
  tx_core/QOS_selector/U4/Y (BUFX4)                       0.17       2.13 r
  tx_core/QOS_selector/U349/Y (AND2X1)                    0.08       2.21 r
  tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/D (DFFSR)
                                                          0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK (DFFSR)
                                                          0.00       2.75 r
  library setup time                                     -0.09       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: tx_core/tx_crc/crcfifo0/depth_left_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  tx_core/tx_crc/crcfifo0/depth_left_reg[1]/Q (DFFSR)     0.26       0.26 f
  U133/Y (NOR2X1)                                         0.06       0.32 r
  U134/Y (NAND2X1)                                        0.06       0.38 f
  U161/Y (NOR2X1)                                         0.11       0.49 r
  tx_core/QOS_selector/crcfifo0_empty (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.49 r
  tx_core/QOS_selector/U183/Y (INVX2)                     0.07       0.55 f
  tx_core/QOS_selector/U15/Y (OR2X2)                      0.12       0.67 f
  tx_core/QOS_selector/start_transmit (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.67 f
  U148/Y (NAND2X1)                                        0.10       0.77 r
  U160/Y (INVX4)                                          0.08       0.84 f
  tx_core/QOS_selector/arb_nxt (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.84 f
  tx_core/QOS_selector/U110/Y (AND2X2)                    0.16       1.01 f
  tx_core/QOS_selector/U82/Y (INVX4)                      0.06       1.07 r
  tx_core/QOS_selector/U279/Y (MUX2X1)                    0.18       1.25 r
  tx_core/QOS_selector/U311/YS (FAX1)                     0.29       1.54 r
  tx_core/QOS_selector/U83/Y (OR2X2)                      0.14       1.68 r
  tx_core/QOS_selector/U79/Y (INVX2)                      0.04       1.73 f
  tx_core/QOS_selector/U167/Y (OAI21X1)                   0.07       1.80 r
  tx_core/QOS_selector/U92/Y (NOR2X1)                     0.07       1.87 f
  tx_core/QOS_selector/U91/Y (NAND3X1)                    0.10       1.97 r
  tx_core/QOS_selector/U4/Y (BUFX4)                       0.17       2.13 r
  tx_core/QOS_selector/U11/Y (AND2X1)                     0.08       2.21 r
  tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/D (DFFSR)
                                                          0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK (DFFSR)
                                                          0.00       2.75 r
  library setup time                                     -0.09       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: tx_core/tx_crc/crcfifo0/depth_left_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  tx_core/tx_crc/crcfifo0/depth_left_reg[1]/Q (DFFSR)     0.26       0.26 f
  U133/Y (NOR2X1)                                         0.06       0.32 r
  U134/Y (NAND2X1)                                        0.06       0.38 f
  U161/Y (NOR2X1)                                         0.11       0.49 r
  tx_core/QOS_selector/crcfifo0_empty (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.49 r
  tx_core/QOS_selector/U183/Y (INVX2)                     0.07       0.55 f
  tx_core/QOS_selector/U15/Y (OR2X2)                      0.12       0.67 f
  tx_core/QOS_selector/start_transmit (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.67 f
  U148/Y (NAND2X1)                                        0.10       0.77 r
  U160/Y (INVX4)                                          0.08       0.84 f
  tx_core/QOS_selector/arb_nxt (queue_selection_I_clks_AXI_clks_to_rtl_)
                                                          0.00       0.84 f
  tx_core/QOS_selector/U110/Y (AND2X2)                    0.16       1.01 f
  tx_core/QOS_selector/U82/Y (INVX4)                      0.06       1.07 r
  tx_core/QOS_selector/U279/Y (MUX2X1)                    0.18       1.25 r
  tx_core/QOS_selector/U311/YS (FAX1)                     0.29       1.54 r
  tx_core/QOS_selector/U83/Y (OR2X2)                      0.14       1.68 r
  tx_core/QOS_selector/U79/Y (INVX2)                      0.04       1.73 f
  tx_core/QOS_selector/U167/Y (OAI21X1)                   0.07       1.80 r
  tx_core/QOS_selector/U92/Y (NOR2X1)                     0.07       1.87 f
  tx_core/QOS_selector/U91/Y (NAND3X1)                    0.10       1.97 r
  tx_core/QOS_selector/U4/Y (BUFX4)                       0.17       2.13 r
  tx_core/QOS_selector/U346/Y (AND2X1)                    0.08       2.21 r
  tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/D (DFFSR)
                                                          0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  clock uncertainty                                      -0.25       2.75
  tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK (DFFSR)
                                                          0.00       2.75 r
  library setup time                                     -0.09       2.66
  data required time                                                 2.66
  --------------------------------------------------------------------------
  data required time                                                 2.66
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


1
report_area
 
****************************************
Report : area
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:27:33 2016
****************************************

Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)

Number of ports:                         3559
Number of nets:                         22567
Number of cells:                        20187
Number of combinational cells:          17385
Number of sequential cells:              2797
Number of macros/black boxes:               0
Number of buf/inv:                       3078
Number of references:                      29

Combinational area:             646550.000000
Buf/Inv area:                    53760.000000
Noncombinational area:          474768.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               1121318.000000
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort high
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Sat Nov  5 07:27:35 2016
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 147.4944 mW   (21%)
  Net Switching Power  = 570.2217 mW   (79%)
                         ---------
Total Dynamic Power    = 717.7162 mW  (100%)

Cell Leakage Power     =   2.3105 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.5746          568.6844          266.1267          569.2709  (  79.32%)
register         146.3984            0.1454          749.5232          146.5445  (  20.42%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.5218            1.3721        1.2949e+03            1.8952  (   0.26%)
--------------------------------------------------------------------------------------------------
Total            147.4948 mW       570.2020 mW     2.3105e+03 nW       717.7106 mW
1
remove_unconnected_ports [find -hierarchy cell {"*"}]
Removing port 'data_vld' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[63]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[62]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[61]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[60]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[59]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[58]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[57]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[56]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[55]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[54]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[53]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[52]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[51]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[50]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[49]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[48]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[47]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[46]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[45]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[44]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[43]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[42]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[41]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[40]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[39]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[38]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[37]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[36]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[35]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[34]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[33]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[32]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[31]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[30]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[29]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[28]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[27]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[26]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[25]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[24]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[23]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[22]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[21]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[20]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[19]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[18]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[17]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[16]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[15]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[14]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[13]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[12]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[11]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[10]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[9]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[8]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[7]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[6]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[5]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[4]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[3]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[2]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[1]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_out[0]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__7'
Removing port 'data_vld' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[63]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[62]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[61]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[60]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[59]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[58]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[57]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[56]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[55]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[54]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[53]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[52]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[51]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[50]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[49]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[48]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[47]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[46]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[45]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[44]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[43]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[42]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[41]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[40]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[39]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[38]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[37]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[36]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[35]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[34]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[33]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[32]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[31]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[30]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[29]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[28]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[27]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[26]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[25]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[24]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[23]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[22]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[21]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[20]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[19]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[18]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[17]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[16]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[15]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[14]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[13]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[12]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[11]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[10]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[9]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[8]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[7]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[6]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[5]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[4]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[3]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[2]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[1]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_out[0]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__6'
Removing port 'data_vld' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[63]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[62]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[61]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[60]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[59]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[58]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[57]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[56]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[55]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[54]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[53]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[52]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[51]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[50]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[49]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[48]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[47]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[46]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[45]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[44]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[43]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[42]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[41]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[40]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[39]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[38]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[37]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[36]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[35]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[34]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[33]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[32]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[31]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[30]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[29]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[28]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[27]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[26]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[25]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[24]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[23]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[22]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[21]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[20]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[19]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[18]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[17]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[16]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[15]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[14]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[13]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[12]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[11]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[10]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[9]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[8]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[7]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[6]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[5]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[4]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[3]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[2]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[1]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'data_out[0]' from design 'CRC_block_I_clks_AXI_clks_to_rtl__5'
Removing port 'linkregs[l_reg][0][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][0][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][1][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][2][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][3][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][4][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][5][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][6][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][7][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][8][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][9][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][10][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][11][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][12][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][13][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][14][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][head_ptr][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][reserved][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][frag_length][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][last_bvalid][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'linkregs[l_reg][15][ctrl_data][QoS][0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_addr[0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[63]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[62]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[61]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[60]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[59]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[58]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[57]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[56]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[55]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[54]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[53]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[52]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[51]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[50]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[49]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[48]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[47]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[46]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[45]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[44]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[43]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[42]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[41]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[40]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[39]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[38]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[37]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[36]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[35]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[34]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[33]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[32]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[31]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[30]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[29]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[28]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[27]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[26]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[25]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[24]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[23]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[22]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[21]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[20]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[19]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[18]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[17]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[16]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[15]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[14]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[13]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[12]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[11]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[10]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[9]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[8]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[7]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[6]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[5]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[4]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[3]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[2]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[1]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'rd_data[0]' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Removing port 'stack_full' from design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
1
set_dont_touch $active_design 
1
write -hierarchy -output $active_design.db
Writing ddc file 'eth_core.db'.
1
write -hierarchy -format verilog -output $active_design.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/eth_core.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 24 nets to module eth_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc     $active_design.sdc
1
#write_sdf     eth_core_netlist.sdf
quit

Thank you...
