// Seed: 3358926265
module module_0 ();
  wire id_1;
  logic [7:0][1] id_2;
  ;
  logic id_3;
  assign id_1 = id_2;
  localparam id_4 = {1{-1}};
  always $signed(96);
  ;
  wire [-1 : 1] id_5, id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd69
) (
    input wor id_0
);
  logic _id_2;
  module_0 modCall_1 ();
  wire [id_2  &  -1 : ~  id_2] id_3;
endmodule
module module_2 #(
    parameter id_4 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    _id_4[id_4 : 1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] _id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_1;
endmodule
