LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY combiner8_16 IS
PORT ( C, D : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
       J: OUT STD_LOGIC_VECTOR(15 downto 0)) ;
END combiner8_16 ;
ARCHITECTURE Behavior OF combiner8_16 IS
 BEGIN
 J(7 downto 0) <= C; 
 J(15 downto 8) <= D;
END Behavior ;