Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 14 15:41:13 2025
| Host         : RUHUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file counter_circuit_4_bit_wrapper_timing_summary_routed.rpt -pb counter_circuit_4_bit_wrapper_timing_summary_routed.pb -rpx counter_circuit_4_bit_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_circuit_4_bit_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.068ns  (logic 3.241ns (63.950%)  route 1.827ns (36.050%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/Q
                         net (fo=4, routed)           1.827     2.246    q_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.822     5.068 r  q_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.068    q_out[1]
    V14                                                               r  q_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.989ns  (logic 3.253ns (65.207%)  route 1.736ns (34.793%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/Q
                         net (fo=2, routed)           1.736     2.155    q_out_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.834     4.989 r  q_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.989    q_out[3]
    V11                                                               r  q_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.939ns  (logic 3.101ns (62.793%)  route 1.838ns (37.207%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/Q
                         net (fo=3, routed)           1.838     2.294    q_out_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         2.645     4.939 r  q_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.939    q_out[2]
    U14                                                               r  q_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.800ns  (logic 3.106ns (64.705%)  route 1.694ns (35.295%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/Q
                         net (fo=5, routed)           1.694     2.150    q_out_OBUF[0]
    T13                  OBUF (Prop_obuf_I_O)         2.650     4.800 r  q_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.800    q_out[0]
    T13                                                               r  q_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.090ns  (logic 1.007ns (48.196%)  route 1.083ns (51.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.083     2.090    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/en
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.090ns  (logic 1.007ns (48.196%)  route 1.083ns (51.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.083     2.090    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/en
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.090ns  (logic 1.007ns (48.196%)  route 1.083ns (51.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.083     2.090    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/en
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.090ns  (logic 1.007ns (48.196%)  route 1.083ns (51.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.083     2.090    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/en
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.047ns  (logic 1.005ns (49.086%)  route 1.042ns (50.914%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.042     2.047    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/rst
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.047ns  (logic 1.005ns (49.086%)  route 1.042ns (50.914%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.042     2.047    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/rst
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/out[0]
    SLICE_X0Y53          LUT5 (Prop_lut5_I1_O)        0.043     0.369 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[3]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/out[0]
    SLICE_X0Y53          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[2]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/out[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.042     0.379 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[1]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/out[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg[0]_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.233ns (36.410%)  route 0.407ns (63.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.407     0.640    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/rst
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.233ns (36.410%)  route 0.407ns (63.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.407     0.640    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/rst
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.233ns (36.410%)  route 0.407ns (63.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.407     0.640    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/rst
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.233ns (36.410%)  route 0.407ns (63.590%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.407     0.640    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/rst
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.236ns (35.689%)  route 0.425ns (64.311%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.425     0.660    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/en
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.236ns (35.689%)  route 0.425ns (64.311%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  en_IBUF_inst/O
                         net (fo=4, routed)           0.425     0.660    counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/en
    SLICE_X0Y53          FDRE                                         r  counter_circuit_4_bit_i/up_down_counter_4bit_0/U0/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





