

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Sat Apr 15 14:29:03 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        sharpen_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  32897|    1|  32897|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  32769|  32769|        18|         16|          1|  2048|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     822|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     723|
|Register         |        -|      -|     766|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     766|    1545|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_598_p2      |     +    |      0|  0|  12|          12|           1|
    |sum_fu_576_p2      |     +    |      0|  0|  59|          59|          59|
    |ap_block_state129  |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_592_p2    |   icmp   |      0|  0|   5|          12|          13|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    |sum_31_fu_945_p2   |    or    |      0|  0|  24|          16|           2|
    |sum_32_fu_955_p2   |    or    |      0|  0|  24|          16|           2|
    |sum_33_fu_965_p2   |    or    |      0|  0|  24|          16|           3|
    |sum_34_fu_975_p2   |    or    |      0|  0|  24|          16|           3|
    |sum_35_fu_985_p2   |    or    |      0|  0|  24|          16|           3|
    |sum_36_fu_995_p2   |    or    |      0|  0|  24|          16|           3|
    |sum_37_fu_1005_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_38_fu_1015_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_39_fu_1025_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_40_fu_1035_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_41_fu_1045_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_42_fu_1055_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_43_fu_1065_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_44_fu_1075_p2  |    or    |      0|  0|  24|          16|           4|
    |sum_45_fu_1085_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_46_fu_1095_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_47_fu_1105_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_48_fu_1115_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_49_fu_1125_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_50_fu_1135_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_51_fu_1145_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_52_fu_1155_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_53_fu_1165_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_54_fu_1175_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_55_fu_1185_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_56_fu_1195_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_57_fu_1205_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_58_fu_1215_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_59_fu_1225_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_60_fu_1235_p2  |    or    |      0|  0|  24|          16|           5|
    |sum_s_fu_934_p2    |    or    |      0|  0|  24|          16|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 822|         581|         204|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  376|        145|    1|        145|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    1|          2|    1|          2|
    |from_V_blk_n_AR                      |    1|          2|    1|          2|
    |from_V_blk_n_R                       |    1|          2|    1|          2|
    |i_phi_fu_553_p4                      |   12|          2|   12|         24|
    |i_reg_549                            |   12|          2|   12|         24|
    |to_r_address0                        |   80|         17|   16|        272|
    |to_r_address1                        |   80|         17|   16|        272|
    |to_r_d0                              |   80|         17|   16|        272|
    |to_r_d1                              |   80|         17|   16|        272|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  723|        223|   92|       1287|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  144|   0|  144|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1260  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY       |    1|   0|    1|          0|
    |i_2_reg_1264                              |   12|   0|   12|          0|
    |i_reg_549                                 |   12|   0|   12|          0|
    |p_Result_10_reg_1329                      |   16|   0|   16|          0|
    |p_Result_11_reg_1334                      |   16|   0|   16|          0|
    |p_Result_12_reg_1339                      |   16|   0|   16|          0|
    |p_Result_13_reg_1344                      |   16|   0|   16|          0|
    |p_Result_14_reg_1349                      |   16|   0|   16|          0|
    |p_Result_15_reg_1354                      |   16|   0|   16|          0|
    |p_Result_16_reg_1359                      |   16|   0|   16|          0|
    |p_Result_17_reg_1364                      |   16|   0|   16|          0|
    |p_Result_18_reg_1369                      |   16|   0|   16|          0|
    |p_Result_19_reg_1374                      |   16|   0|   16|          0|
    |p_Result_1_reg_1279                       |   16|   0|   16|          0|
    |p_Result_20_reg_1379                      |   16|   0|   16|          0|
    |p_Result_21_reg_1384                      |   16|   0|   16|          0|
    |p_Result_22_reg_1389                      |   16|   0|   16|          0|
    |p_Result_23_reg_1394                      |   16|   0|   16|          0|
    |p_Result_24_reg_1399                      |   16|   0|   16|          0|
    |p_Result_25_reg_1404                      |   16|   0|   16|          0|
    |p_Result_26_reg_1409                      |   16|   0|   16|          0|
    |p_Result_27_reg_1414                      |   16|   0|   16|          0|
    |p_Result_28_reg_1419                      |   16|   0|   16|          0|
    |p_Result_29_reg_1424                      |   16|   0|   16|          0|
    |p_Result_2_reg_1284                       |   16|   0|   16|          0|
    |p_Result_30_reg_1429                      |   16|   0|   16|          0|
    |p_Result_3_reg_1289                       |   16|   0|   16|          0|
    |p_Result_4_reg_1294                       |   16|   0|   16|          0|
    |p_Result_5_reg_1299                       |   16|   0|   16|          0|
    |p_Result_6_reg_1304                       |   16|   0|   16|          0|
    |p_Result_7_reg_1309                       |   16|   0|   16|          0|
    |p_Result_8_reg_1314                       |   16|   0|   16|          0|
    |p_Result_9_reg_1319                       |   16|   0|   16|          0|
    |p_Result_s_reg_1324                       |   16|   0|   16|          0|
    |sum_reg_1249                              |   59|   0|   59|          0|
    |tmp_1_reg_1260                            |    1|   0|    1|          0|
    |tmp_6_reg_1274                            |   16|   0|   16|          0|
    |tmp_9_reg_1434                            |   11|   0|   16|          5|
    |tmp_reg_1269                              |   11|   0|   11|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  766|   0|  771|          5|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     load     | return value |
|load_flag              |  in |    1|   ap_none  |   load_flag  |    scalar    |
|to_r_address0          | out |   16|  ap_memory |     to_r     |     array    |
|to_r_ce0               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_we0               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_d0                | out |   16|  ap_memory |     to_r     |     array    |
|to_r_address1          | out |   16|  ap_memory |     to_r     |     array    |
|to_r_ce1               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_we1               | out |    1|  ap_memory |     to_r     |     array    |
|to_r_d1                | out |   16|  ap_memory |     to_r     |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|var_p0_V3              |  in |   58|   ap_none  |   var_p0_V3  |    scalar    |
|tile_index             |  in |   31|   ap_none  |  tile_index  |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

