// Seed: 3741471682
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    output logic id_0,
    input supply0 id_1,
    input tri _id_2
    , id_4
);
  always id_0 <= id_2;
  logic id_5;
  module_0 modCall_1 ();
  logic [7:0][id_2] id_6;
  ;
  parameter id_7 = 1;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1
    , id_22,
    output logic id_2,
    output uwire id_3,
    output supply1 id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    input wire id_10,
    output wor id_11,
    input supply0 id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input wire id_16,
    input uwire id_17,
    input wand id_18,
    input wor id_19,
    output uwire id_20
);
  logic id_23;
  ;
  assign id_23 = id_23;
  module_0 modCall_1 ();
  assign id_22 = -1;
  initial id_2 <= 1;
  assign id_2  = id_7;
  assign id_23 = 1;
  wire id_24, id_25, id_26[-1 : 1], id_27, id_28;
  logic id_29;
  ;
endmodule
