# Warning: Diagram structure inconsistencies encountered when opening "C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/polyphase_clock_sync.bde".
# Warning: Inconsistencies have been removed during loading and file has been marked as modified.
# Design: Design "polyphase_clock_sync" has been set as active.
# DRC: Checking file 'C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/polyphase_clock_sync.bde'.
# DRC: polyphase_clock_sync.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\student_1\Desktop\Soko這wski_praca_dyplomowa\My_design\polyphase_clock_sync\compile\polyphase_clock_sync.vhd from C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/polyphase_clock_sync.bde ...
# Generation successful
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/fir_filter.vhd $dsn/src/filter_bank.vhd $dsn/src/dual_mux.vhd $dsn/src/array_type_pkg.vhd $dsn/src/loop_filter.vhd $dsn/src/modulo_sps_counter.vhd $dsn/src/index_selector.vhd $dsn/src/polyphase_clock_sync.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/fir_filter.vhd
# Compile Entity "fir_filter"
# Compile Architecture "fir_arch" of Entity "fir_filter"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Error: VLM_0030: filter_bank.vhd : (22, 10): Package "polyphase_clock_sync.array_type_pkg" must be recompiled because package "ieee.NUMERIC_STD" has changed.
# Error: COMP96_0078: filter_bank.vhd : (39, 15): Unknown identifier "dout_array_t".
# Error: COMP96_0064: filter_bank.vhd : (39, 15): Unknown type.
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# Error: VLM_0009: filter_bank.vhd : (44, 1): Entity "polyphase_clock_sync.filter_bank" must be recompiled because package "ieee.NUMERIC_STD" has changed.
# Error: COMP96_0056: filter_bank.vhd : (44, 1): Cannot find referenced entity declaration "filter_bank".
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Error: VLM_0030: dual_mux.vhd : (22, 10): Package "polyphase_clock_sync.array_type_pkg" must be recompiled because package "ieee.NUMERIC_STD" has changed.
# Error: COMP96_0078: dual_mux.vhd : (39, 19): Unknown identifier "dout_array_t".
# Error: COMP96_0064: dual_mux.vhd : (39, 19): Unknown type.
# Error: COMP96_0078: dual_mux.vhd : (40, 20): Unknown identifier "dout_array_t".
# Error: COMP96_0064: dual_mux.vhd : (40, 20): Unknown type.
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Error: VLM_0009: dual_mux.vhd : (46, 1): Entity "polyphase_clock_sync.dual_MUX" must be recompiled because package "ieee.MATH_REAL" has changed.
# Error: COMP96_0056: dual_mux.vhd : (46, 1): Cannot find referenced entity declaration "dual_MUX".
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/array_type_pkg.vhd
# Compile Package "array_type_pkg"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/loop_filter.vhd
# Compile Entity "loop_filter"
# Compile Architecture "loop_filter_arch" of Entity "loop_filter"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/modulo_sps_counter.vhd
# Compile Entity "modulo_sps_counter"
# Compile Architecture "modulo_sps_counter_arch" of Entity "modulo_sps_counter"
# Error: COMP96_0049: modulo_sps_counter.vhd : (57, 3): Syntax error in expression.
# Error: COMP96_0015: modulo_sps_counter.vhd : (57, 3): ')' expected.
# Error: COMP96_0019: modulo_sps_counter.vhd : (57, 7): Keyword 'then' expected.
# Error: COMP96_0036: modulo_sps_counter.vhd : (57, 9): Boolean expression expected.
# Error: COMP96_0019: modulo_sps_counter.vhd : (58, 6): Keyword 'if' expected.
# Error: COMP96_0015: modulo_sps_counter.vhd : (58, 6): ';' expected.
# Error: COMP96_0019: modulo_sps_counter.vhd : (61, 5): Keyword 'process' expected.
# Error: COMP96_0019: modulo_sps_counter.vhd : (62, 0): Keyword 'end' expected.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/index_selector.vhd
# Compile Entity "index_selector"
# Compile Architecture "index_selector_arch" of Entity "index_selector"
# File: ./../compile/polyphase_clock_sync.vhd
# Compile Entity "polyphase_clock_sync"
# Compile Architecture "polyphase_clock_sync" of Entity "polyphase_clock_sync"
# Compile failure 20 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/array_type_pkg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/array_type_pkg.vhd
# Compile Package "array_type_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/modulo_sps_counter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/modulo_sps_counter.vhd
# Compile Entity "modulo_sps_counter"
# Compile Architecture "modulo_sps_counter_arch" of Entity "modulo_sps_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/array_type_pkg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/array_type_pkg.vhd
# Compile Package "array_type_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/filter_bank.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/compile/polyphase_clock_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/compile/polyphase_clock_sync.vhd
# Compile Entity "polyphase_clock_sync"
# Compile Architecture "polyphase_clock_sync" of Entity "polyphase_clock_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Replacing AXIS_IQ_TDATA_WIDTH with AXIS_DATA_WIDTH
# 
# C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd: replaced 6 occurrences
# C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/fir_filter.vhd: replaced 3 occurrences
# C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/compile/polyphase_clock_sync.vhd: replaced 6 occurrences
# 15 occurrence(s) were replaced
# 
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/fir_filter.vhd $dsn/src/filter_bank.vhd $dsn/src/dual_mux.vhd $dsn/src/array_type_pkg.vhd $dsn/src/loop_filter.vhd $dsn/src/modulo_sps_counter.vhd $dsn/src/index_selector.vhd $dsn/src/polyphase_clock_sync.bde
# DRC: Checking file 'C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/polyphase_clock_sync.bde'.
# DRC: Warning: polyphase_clock_sync.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\student_1\Desktop\Soko這wski_praca_dyplomowa\My_design\polyphase_clock_sync\compile\polyphase_clock_sync.vhd from C:\Users\student_1\Desktop\Soko這wski_praca_dyplomowa\My_design\polyphase_clock_sync\src\polyphase_clock_sync.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/fir_filter.vhd
# Compile Entity "fir_filter"
# Compile Architecture "fir_arch" of Entity "fir_filter"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/array_type_pkg.vhd
# Compile Package "array_type_pkg"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/loop_filter.vhd
# Compile Entity "loop_filter"
# Compile Architecture "loop_filter_arch" of Entity "loop_filter"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/modulo_sps_counter.vhd
# Compile Entity "modulo_sps_counter"
# Compile Architecture "modulo_sps_counter_arch" of Entity "modulo_sps_counter"
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/index_selector.vhd
# Compile Entity "index_selector"
# Compile Architecture "index_selector_arch" of Entity "index_selector"
# File: ./../compile/polyphase_clock_sync.vhd
# Compile Entity "polyphase_clock_sync"
# Compile Architecture "polyphase_clock_sync" of Entity "polyphase_clock_sync"
# Warning: ELAB1_0026: polyphase_clock_sync.bde(polyphase_clock_sync.vhd) : (166, 0): There is no default binding for component "filter_bank". (Generic "AXIS_IQ_TDATA_WIDTH" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/polyphase_clock_sync.bde'.
# DRC: Warning: polyphase_clock_sync.bde - 0 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Conversion Functions added: 0
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/polyphase_clock_sync.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/polyphase_clock_sync.vhd
# Compile Entity "polyphase_clock_sync"
# Compile Architecture "polyphase_clock_sync" of Entity "polyphase_clock_sync"
# Warning: ELAB1_0026: polyphase_clock_sync.bde(polyphase_clock_sync.vhd) : (166, 0): There is no default binding for component "filter_bank". (Generic "AXIS_IQ_TDATA_WIDTH" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0018: TED.vhd : (61, 3): Identifier expected.
# Error: COMP96_0018: TED.vhd : (72, 3): Identifier expected.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0020: TED.vhd : (91, 2): Variable can be declared only in a process or subprogram.
# Error: COMP96_0015: TED.vhd : (91, 25): ';' expected.
# Error: COMP96_0015: TED.vhd : (111, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (111, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (112, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (112, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (113, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (113, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (113, 8): Design unit declaration expected.
# Compile failure 11 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0020: TED.vhd : (91, 2): Variable can be declared only in a process or subprogram.
# Error: COMP96_0015: TED.vhd : (91, 25): ';' expected.
# Error: COMP96_0015: TED.vhd : (111, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (111, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (112, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (112, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (113, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (113, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (113, 8): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0020: TED.vhd : (91, 2): Variable can be declared only in a process or subprogram.
# Error: COMP96_0015: TED.vhd : (91, 25): ';' expected.
# Error: COMP96_0015: TED.vhd : (111, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (111, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (112, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (112, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (113, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (113, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (113, 8): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0020: TED.vhd : (91, 2): Variable can be declared only in a process or subprogram.
# Error: COMP96_0015: TED.vhd : (91, 25): ';' expected.
# Error: COMP96_0015: TED.vhd : (111, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (111, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (112, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (112, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (113, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (113, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (113, 8): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 26): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0019: TED.vhd : (95, 3): Keyword 'end' expected.
# Error: COMP96_0329: TED.vhd : (97, 3): Generate statement must have a label.
# Error: COMP96_0019: TED.vhd : (97, 21): Keyword 'generate' expected.
# Error: COMP96_0019: TED.vhd : (100, 3): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (100, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 26): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 38): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 38): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 38): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 38): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (93, 38): ';' expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0027: TED.vhd : (93, 35): Discrete range expected.
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Error: COMP96_0019: dual_mux.vhd : (52, 1): Keyword 'begin' expected.
# Error: COMP96_0016: dual_mux.vhd : (52, 17): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Error: COMP96_0019: dual_mux.vhd : (52, 1): Keyword 'begin' expected.
# Error: COMP96_0016: dual_mux.vhd : (52, 17): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Error: COMP96_0617: dual_mux.vhd : (72, 20): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC_VECTOR' to 'UNRESOLVED_SIGNED'.
# Error: COMP96_0617: dual_mux.vhd : (73, 21): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC_VECTOR' to 'UNRESOLVED_SIGNED'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Error: COMP96_0617: dual_mux.vhd : (72, 20): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC_VECTOR' to 'UNRESOLVED_SIGNED'.
# Error: COMP96_0617: dual_mux.vhd : (73, 21): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC_VECTOR' to 'UNRESOLVED_SIGNED'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/array_type_pkg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/array_type_pkg.vhd
# Compile Package "array_type_pkg"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/filter_bank.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# Error: COMP96_0100: filter_bank.vhd : (106, 3): Actual parameter type in port map does not match the type of the formal port 'm_axis_data_tdata'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/fir_filter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/fir_filter.vhd
# Compile Entity "fir_filter"
# Compile Architecture "fir_arch" of Entity "fir_filter"
# Error: COMP96_0617: fir_filter.vhd : (103, 31): Assignment target incompatible with right side. Cannot convert 'UNRESOLVED_SIGNED' to 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0077: fir_filter.vhd : (114, 46): Undefined type of expression. Expected type 'UNRESOLVED_SIGNED'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/fir_filter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/fir_filter.vhd
# Compile Entity "fir_filter"
# Compile Architecture "fir_arch" of Entity "fir_filter"
# Error: COMP96_0077: fir_filter.vhd : (114, 46): Undefined type of expression. Expected type 'UNRESOLVED_SIGNED'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/fir_filter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/fir_filter.vhd
# Compile Entity "fir_filter"
# Compile Architecture "fir_arch" of Entity "fir_filter"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/filter_bank.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# Error: ELAB1_0021: filter_bank.vhd : (87, 0): Types do not match for port "s_axis_data_tdata".
# Error: ELAB1_0021: filter_bank.vhd : (87, 0): Types do not match for port "m_axis_data_tdata".
# Error: COMP96_0100: filter_bank.vhd : (106, 3): Actual parameter type in port map does not match the type of the formal port 'm_axis_data_tdata'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/filter_bank.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# Error: COMP96_0100: filter_bank.vhd : (104, 3): Actual parameter type in port map does not match the type of the formal port 's_axis_data_tdata'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/filter_bank.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/filter_bank.vhd
# Compile Entity "filter_bank"
# Compile Architecture "filter_bank_arch" of Entity "filter_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/dual_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/dual_mux.vhd
# Compile Entity "dual_MUX"
# Compile Architecture "dual_MUX" of Entity "dual_MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work polyphase_clock_sync -2008  $dsn/src/TED.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/TED.vhd
# Compile Entity "TED"
# Error: COMP96_0077: TED.vhd : (58, 32): Undefined type of expression. Expected type 'REAL'.
# Compile Architecture "TED_arch" of Entity "TED"
# Error: COMP96_0015: TED.vhd : (114, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (114, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (115, 7): ';' expected.
# Error: COMP96_0019: TED.vhd : (115, 7): Keyword 'end' expected.
# Error: COMP96_0015: TED.vhd : (116, 6): ';' expected.
# Error: COMP96_0019: TED.vhd : (116, 6): Keyword 'end' expected.
# Error: COMP96_0016: TED.vhd : (116, 8): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  31.0 [ms]
# DRC: Checking file 'C:/Users/student_1/Desktop/Soko這wski_praca_dyplomowa/My_design/polyphase_clock_sync/src/polyphase_clock_sync.bde'.
# DRC: Warning: polyphase_clock_sync.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Conversion Functions added: 0
# polyphase_clock_sync: Updating instances of symbol 'dual_MUX' from library 'polyphase_clock_sync' (mux_and_mul)
