<profile>

<section name = "Vitis HLS Report for 'runOutputL1toL2'" level="0">
<item name = "Date">Sat Jan 29 01:57:56 2022
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">Systolic_Array_PCNN_based</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.534 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">57, 57, 0.570 us, 0.570 us, 57, 57, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_L2_H_LOOP_L2_W">52, 52, 5, 1, 1, 49, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 5, -, -, -</column>
<column name="Expression">-, -, 0, 1028, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 20, -</column>
<column name="Memory">112, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 1319, -</column>
<column name="Register">-, -, 637, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">7, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_1_1_U1054">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U1059">ama_addmuladd_11ns_11s_11s_11ns_11_4_1, i0 + i1 * (i2 + i3)</column>
<column name="mac_muladd_6s_6s_6ns_6_4_1_U1058">mac_muladd_6s_6s_6ns_6_4_1, i0 + i1 * i2</column>
<column name="mul_mul_11s_11s_11_4_1_U1055">mul_mul_11s_11s_11_4_1, i0 * i1</column>
<column name="mul_mul_11s_11s_11_4_1_U1056">mul_mul_11s_11s_11_4_1, i0 * i1</column>
<column name="mul_mul_11s_11s_11_4_1_U1057">mul_mul_11s_11s_11_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="output_l2_4_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_5_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_6_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_7_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_8_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_9_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_10_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_11_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_12_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_13_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_14_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_15_U">runOutputL1toL2_output_l2_4, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_0_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_1_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_2_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_3_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_4_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_5_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_6_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_7_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_8_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_9_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_10_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_11_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_12_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_13_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_14_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
<column name="output_l2_reduction_15_U">runOutputL1toL2_output_l2_reduction_0, 4, 0, 0, 0, 1568, 32, 1, 50176</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln103_2_fu_1448_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln103_3_fu_1467_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln105_fu_1507_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln117_10_fu_1646_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_11_fu_1654_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_12_fu_1662_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_13_fu_1670_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_14_fu_1678_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_15_fu_1686_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_1_fu_1574_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_2_fu_1582_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_3_fu_1590_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_4_fu_1598_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_5_fu_1606_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_6_fu_1614_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_7_fu_1622_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_8_fu_1630_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_9_fu_1638_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln117_fu_1566_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_1719_p0">+, 0, 0, 18, 11, 11</column>
<column name="tmp2_fu_1502_p2">+, 0, 0, 18, 11, 11</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_724">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_776">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state8_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state9_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_load_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op182_load_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op276_store_state9">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln103_fu_1443_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln105_fu_1454_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln375_fu_1395_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln375_1_fu_1383_p2">or, 0, 0, 32, 32, 32</column>
<column name="or_ln375_fu_1389_p2">or, 0, 0, 32, 32, 32</column>
<column name="select_ln103_1_fu_1473_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln103_fu_1459_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_68_phi_fu_1335_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_hi_phi_fu_1314_p4">9, 2, 32, 64</column>
<column name="co_blk_n">9, 2, 1, 2</column>
<column name="hi_reg_1310">9, 2, 32, 64</column>
<column name="ho_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_1299">9, 2, 64, 128</column>
<column name="ko_1_blk_n">9, 2, 1, 2</column>
<column name="output_l1_10283_i_address0">15, 3, 6, 18</column>
<column name="output_l1_11284_i_address0">15, 3, 6, 18</column>
<column name="output_l1_12285_i_address0">15, 3, 6, 18</column>
<column name="output_l1_1274_i_address0">15, 3, 6, 18</column>
<column name="output_l1_13286_i_address0">15, 3, 6, 18</column>
<column name="output_l1_14287_i_address0">15, 3, 6, 18</column>
<column name="output_l1_15288_i_address0">15, 3, 6, 18</column>
<column name="output_l1_2275_i_address0">15, 3, 6, 18</column>
<column name="output_l1_3276_i_address0">15, 3, 6, 18</column>
<column name="output_l1_4277_i_address0">15, 3, 6, 18</column>
<column name="output_l1_5278_i_address0">15, 3, 6, 18</column>
<column name="output_l1_6279_i_address0">15, 3, 6, 18</column>
<column name="output_l1_7280_i_address0">15, 3, 6, 18</column>
<column name="output_l1_8281_i_address0">15, 3, 6, 18</column>
<column name="output_l1_9282_i_address0">15, 3, 6, 18</column>
<column name="output_l2_0_address0">15, 3, 11, 33</column>
<column name="output_l2_0_d0">15, 3, 32, 96</column>
<column name="output_l2_10_address0">15, 3, 11, 33</column>
<column name="output_l2_10_d0">15, 3, 32, 96</column>
<column name="output_l2_11_address0">15, 3, 11, 33</column>
<column name="output_l2_11_d0">15, 3, 32, 96</column>
<column name="output_l2_12_address0">15, 3, 11, 33</column>
<column name="output_l2_12_d0">15, 3, 32, 96</column>
<column name="output_l2_13_address0">15, 3, 11, 33</column>
<column name="output_l2_13_d0">15, 3, 32, 96</column>
<column name="output_l2_14_address0">15, 3, 11, 33</column>
<column name="output_l2_14_d0">15, 3, 32, 96</column>
<column name="output_l2_1_address0">15, 3, 11, 33</column>
<column name="output_l2_1_d0">15, 3, 32, 96</column>
<column name="output_l2_2_address0">15, 3, 11, 33</column>
<column name="output_l2_2_d0">15, 3, 32, 96</column>
<column name="output_l2_3_address0">15, 3, 11, 33</column>
<column name="output_l2_3_d0">15, 3, 32, 96</column>
<column name="output_l2_4_address0">15, 3, 11, 33</column>
<column name="output_l2_4_d0">15, 3, 32, 96</column>
<column name="output_l2_5_address0">15, 3, 11, 33</column>
<column name="output_l2_5_d0">15, 3, 32, 96</column>
<column name="output_l2_6_address0">15, 3, 11, 33</column>
<column name="output_l2_6_d0">15, 3, 32, 96</column>
<column name="output_l2_7_address0">15, 3, 11, 33</column>
<column name="output_l2_7_d0">15, 3, 32, 96</column>
<column name="output_l2_8_address0">15, 3, 11, 33</column>
<column name="output_l2_8_d0">15, 3, 32, 96</column>
<column name="output_l2_9_address0">15, 3, 11, 33</column>
<column name="output_l2_9_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_0_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_10_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_10_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_11_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_11_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_12_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_12_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_13_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_13_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_14_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_14_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_15_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_15_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_1_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_1_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_2_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_2_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_3_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_3_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_4_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_4_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_5_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_5_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_6_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_6_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_7_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_7_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_8_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_8_d0">15, 3, 32, 96</column>
<column name="output_l2_reduction_9_address0">15, 3, 11, 33</column>
<column name="output_l2_reduction_9_d0">15, 3, 32, 96</column>
<column name="param_blk_n">9, 2, 1, 2</column>
<column name="ro_blk_n">9, 2, 1, 2</column>
<column name="so_blk_n">9, 2, 1, 2</column>
<column name="wi_reg_1321">9, 2, 32, 64</column>
<column name="wo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_1797">64, 0, 64, 0</column>
<column name="empty_67_reg_1821">6, 0, 6, 0</column>
<column name="empty_67_reg_1821_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="hi_reg_1310">32, 0, 32, 0</column>
<column name="icmp_ln103_reg_1802">1, 0, 1, 0</column>
<column name="icmp_ln375_reg_1763">1, 0, 1, 0</column>
<column name="idxprom16_i_i_i_reg_1836">11, 0, 64, 53</column>
<column name="indvar_flatten_reg_1299">64, 0, 64, 0</column>
<column name="mul11_i_i_i_reg_1792">11, 0, 11, 0</column>
<column name="mul3_i_i_i_reg_1782">11, 0, 11, 0</column>
<column name="mul5_i_i_i_reg_1787">11, 0, 11, 0</column>
<column name="output_l2_reduction_0_addr_reg_1891">11, 0, 11, 0</column>
<column name="output_l2_reduction_10_addr_1_reg_2001">11, 0, 11, 0</column>
<column name="output_l2_reduction_11_addr_1_reg_2012">11, 0, 11, 0</column>
<column name="output_l2_reduction_12_addr_1_reg_2023">11, 0, 11, 0</column>
<column name="output_l2_reduction_13_addr_1_reg_2034">11, 0, 11, 0</column>
<column name="output_l2_reduction_14_addr_1_reg_2045">11, 0, 11, 0</column>
<column name="output_l2_reduction_15_addr_1_reg_2056">11, 0, 11, 0</column>
<column name="output_l2_reduction_1_addr_1_reg_1902">11, 0, 11, 0</column>
<column name="output_l2_reduction_2_addr_1_reg_1913">11, 0, 11, 0</column>
<column name="output_l2_reduction_3_addr_1_reg_1924">11, 0, 11, 0</column>
<column name="output_l2_reduction_4_addr_1_reg_1935">11, 0, 11, 0</column>
<column name="output_l2_reduction_5_addr_1_reg_1946">11, 0, 11, 0</column>
<column name="output_l2_reduction_6_addr_1_reg_1957">11, 0, 11, 0</column>
<column name="output_l2_reduction_7_addr_1_reg_1968">11, 0, 11, 0</column>
<column name="output_l2_reduction_8_addr_1_reg_1979">11, 0, 11, 0</column>
<column name="output_l2_reduction_9_addr_1_reg_1990">11, 0, 11, 0</column>
<column name="param_TILESIZE_H_i_i_reg_1742">32, 0, 32, 0</column>
<column name="param_TILESIZE_W_i_i_reg_1747">32, 0, 32, 0</column>
<column name="select_ln103_1_reg_1811">32, 0, 32, 0</column>
<column name="tmp2_reg_1826">11, 0, 11, 0</column>
<column name="tmp2_reg_1826_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="trunc_ln1_reg_1767">6, 0, 6, 0</column>
<column name="trunc_ln_reg_1753">11, 0, 11, 0</column>
<column name="wi_reg_1321">32, 0, 32, 0</column>
<column name="icmp_ln103_reg_1802">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="output_l1_0273_i_address0">out, 6, ap_memory, output_l1_0273_i, array</column>
<column name="output_l1_0273_i_ce0">out, 1, ap_memory, output_l1_0273_i, array</column>
<column name="output_l1_0273_i_q0">in, 32, ap_memory, output_l1_0273_i, array</column>
<column name="output_l1_1274_i_address0">out, 6, ap_memory, output_l1_1274_i, array</column>
<column name="output_l1_1274_i_ce0">out, 1, ap_memory, output_l1_1274_i, array</column>
<column name="output_l1_1274_i_q0">in, 32, ap_memory, output_l1_1274_i, array</column>
<column name="output_l1_2275_i_address0">out, 6, ap_memory, output_l1_2275_i, array</column>
<column name="output_l1_2275_i_ce0">out, 1, ap_memory, output_l1_2275_i, array</column>
<column name="output_l1_2275_i_q0">in, 32, ap_memory, output_l1_2275_i, array</column>
<column name="output_l1_3276_i_address0">out, 6, ap_memory, output_l1_3276_i, array</column>
<column name="output_l1_3276_i_ce0">out, 1, ap_memory, output_l1_3276_i, array</column>
<column name="output_l1_3276_i_q0">in, 32, ap_memory, output_l1_3276_i, array</column>
<column name="output_l1_4277_i_address0">out, 6, ap_memory, output_l1_4277_i, array</column>
<column name="output_l1_4277_i_ce0">out, 1, ap_memory, output_l1_4277_i, array</column>
<column name="output_l1_4277_i_q0">in, 32, ap_memory, output_l1_4277_i, array</column>
<column name="output_l1_5278_i_address0">out, 6, ap_memory, output_l1_5278_i, array</column>
<column name="output_l1_5278_i_ce0">out, 1, ap_memory, output_l1_5278_i, array</column>
<column name="output_l1_5278_i_q0">in, 32, ap_memory, output_l1_5278_i, array</column>
<column name="output_l1_6279_i_address0">out, 6, ap_memory, output_l1_6279_i, array</column>
<column name="output_l1_6279_i_ce0">out, 1, ap_memory, output_l1_6279_i, array</column>
<column name="output_l1_6279_i_q0">in, 32, ap_memory, output_l1_6279_i, array</column>
<column name="output_l1_7280_i_address0">out, 6, ap_memory, output_l1_7280_i, array</column>
<column name="output_l1_7280_i_ce0">out, 1, ap_memory, output_l1_7280_i, array</column>
<column name="output_l1_7280_i_q0">in, 32, ap_memory, output_l1_7280_i, array</column>
<column name="output_l1_8281_i_address0">out, 6, ap_memory, output_l1_8281_i, array</column>
<column name="output_l1_8281_i_ce0">out, 1, ap_memory, output_l1_8281_i, array</column>
<column name="output_l1_8281_i_q0">in, 32, ap_memory, output_l1_8281_i, array</column>
<column name="output_l1_9282_i_address0">out, 6, ap_memory, output_l1_9282_i, array</column>
<column name="output_l1_9282_i_ce0">out, 1, ap_memory, output_l1_9282_i, array</column>
<column name="output_l1_9282_i_q0">in, 32, ap_memory, output_l1_9282_i, array</column>
<column name="output_l1_10283_i_address0">out, 6, ap_memory, output_l1_10283_i, array</column>
<column name="output_l1_10283_i_ce0">out, 1, ap_memory, output_l1_10283_i, array</column>
<column name="output_l1_10283_i_q0">in, 32, ap_memory, output_l1_10283_i, array</column>
<column name="output_l1_11284_i_address0">out, 6, ap_memory, output_l1_11284_i, array</column>
<column name="output_l1_11284_i_ce0">out, 1, ap_memory, output_l1_11284_i, array</column>
<column name="output_l1_11284_i_q0">in, 32, ap_memory, output_l1_11284_i, array</column>
<column name="output_l1_12285_i_address0">out, 6, ap_memory, output_l1_12285_i, array</column>
<column name="output_l1_12285_i_ce0">out, 1, ap_memory, output_l1_12285_i, array</column>
<column name="output_l1_12285_i_q0">in, 32, ap_memory, output_l1_12285_i, array</column>
<column name="output_l1_13286_i_address0">out, 6, ap_memory, output_l1_13286_i, array</column>
<column name="output_l1_13286_i_ce0">out, 1, ap_memory, output_l1_13286_i, array</column>
<column name="output_l1_13286_i_q0">in, 32, ap_memory, output_l1_13286_i, array</column>
<column name="output_l1_14287_i_address0">out, 6, ap_memory, output_l1_14287_i, array</column>
<column name="output_l1_14287_i_ce0">out, 1, ap_memory, output_l1_14287_i, array</column>
<column name="output_l1_14287_i_q0">in, 32, ap_memory, output_l1_14287_i, array</column>
<column name="output_l1_15288_i_address0">out, 6, ap_memory, output_l1_15288_i, array</column>
<column name="output_l1_15288_i_ce0">out, 1, ap_memory, output_l1_15288_i, array</column>
<column name="output_l1_15288_i_q0">in, 32, ap_memory, output_l1_15288_i, array</column>
<column name="param_dout">in, 1120, ap_fifo, param, pointer</column>
<column name="param_empty_n">in, 1, ap_fifo, param, pointer</column>
<column name="param_read">out, 1, ap_fifo, param, pointer</column>
<column name="ko_1_dout">in, 11, ap_fifo, ko_1, pointer</column>
<column name="ko_1_empty_n">in, 1, ap_fifo, ko_1, pointer</column>
<column name="ko_1_read">out, 1, ap_fifo, ko_1, pointer</column>
<column name="ho_dout">in, 11, ap_fifo, ho, pointer</column>
<column name="ho_empty_n">in, 1, ap_fifo, ho, pointer</column>
<column name="ho_read">out, 1, ap_fifo, ho, pointer</column>
<column name="wo_dout">in, 11, ap_fifo, wo, pointer</column>
<column name="wo_empty_n">in, 1, ap_fifo, wo, pointer</column>
<column name="wo_read">out, 1, ap_fifo, wo, pointer</column>
<column name="ro_dout">in, 32, ap_fifo, ro, pointer</column>
<column name="ro_empty_n">in, 1, ap_fifo, ro, pointer</column>
<column name="ro_read">out, 1, ap_fifo, ro, pointer</column>
<column name="co_dout">in, 32, ap_fifo, co, pointer</column>
<column name="co_empty_n">in, 1, ap_fifo, co, pointer</column>
<column name="co_read">out, 1, ap_fifo, co, pointer</column>
<column name="so_dout">in, 32, ap_fifo, so, pointer</column>
<column name="so_empty_n">in, 1, ap_fifo, so, pointer</column>
<column name="so_read">out, 1, ap_fifo, so, pointer</column>
<column name="output_l2_0_address0">out, 11, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_ce0">out, 1, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_we0">out, 1, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_d0">out, 32, ap_memory, output_l2_0, array</column>
<column name="output_l2_1_address0">out, 11, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_ce0">out, 1, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_we0">out, 1, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_d0">out, 32, ap_memory, output_l2_1, array</column>
<column name="output_l2_2_address0">out, 11, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_ce0">out, 1, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_we0">out, 1, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_d0">out, 32, ap_memory, output_l2_2, array</column>
<column name="output_l2_3_address0">out, 11, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_ce0">out, 1, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_we0">out, 1, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_d0">out, 32, ap_memory, output_l2_3, array</column>
</table>
</item>
</section>
</profile>
