{"Source Block": ["hdl/library/common/ad_tdd_control.v@395:417@HdlStmProcess", "      tdd_tx_rf_en <= 1'b0;\n    end\n  end\n\n  // start/stop tx data path\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (tdd_counter == (tdd_tx_dp_on_1_d - tdd_tx_dp_delay_d)) begin\n        tdd_tx_dp_en <= 1'b1;\n      end else if ((tdd_secondary_d == 1'b1) && (tdd_counter == (tdd_tx_dp_on_2_d - tdd_tx_dp_delay_d))) begin\n        tdd_tx_dp_en <= 1'b1;\n      end else if (tdd_counter == (tdd_tx_dp_off_1_d - tdd_tx_dp_delay_d)) begin\n        tdd_tx_dp_en <= 1'b0;\n      end else if ((tdd_secondary_d == 1'b1) && (tdd_counter == (tdd_tx_dp_off_2_d - tdd_tx_dp_delay_d))) begin\n        tdd_tx_dp_en <= 1'b0;\n      end\n    end else begin\n      tdd_tx_dp_en <= 1'b0;\n    end\n  end\n\nendmodule\n\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@378:402", "      tdd_rx_rf_en <= 1'b0;\n    end\n  end\n\n  // start/stop tx rf path\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (tdd_counter == (tdd_tx_on_1_d - 1)) begin\n        tdd_tx_rf_en <= 1'b1;\n      end else if ((tdd_secondary_d == 1'b1) && (tdd_counter == (tdd_tx_on_2_d - 1))) begin\n        tdd_tx_rf_en <= 1'b1;\n      end else if (tdd_counter == (tdd_tx_off_1_d - 1)) begin\n        tdd_tx_rf_en <= 1'b0;\n      end else if ((tdd_secondary_d == 1'b1) && (tdd_counter == (tdd_tx_off_2_d - 1))) begin\n        tdd_tx_rf_en <= 1'b0;\n      end\n    end else begin\n      tdd_tx_rf_en <= 1'b0;\n    end\n  end\n\n  // start/stop tx data path\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (tdd_counter == (tdd_tx_dp_on_1_d - tdd_tx_dp_delay_d)) begin\n"]], "Diff Content": {"Delete": [[402, "      if (tdd_counter == (tdd_tx_dp_on_1_d - tdd_tx_dp_delay_d)) begin\n"], [403, "        tdd_tx_dp_en <= 1'b1;\n"], [404, "      end else if ((tdd_secondary_d == 1'b1) && (tdd_counter == (tdd_tx_dp_on_2_d - tdd_tx_dp_delay_d))) begin\n"], [406, "      end else if (tdd_counter == (tdd_tx_dp_off_1_d - tdd_tx_dp_delay_d)) begin\n"], [407, "        tdd_tx_dp_en <= 1'b0;\n"], [408, "      end else if ((tdd_secondary_d == 1'b1) && (tdd_counter == (tdd_tx_dp_off_2_d - tdd_tx_dp_delay_d))) begin\n"]], "Add": [[404, "      if (counter_at_tdd_tx_dp_on_1 || counter_at_tdd_tx_dp_on_2) begin\n"], [408, "      end\n"], [408, "      else if (counter_at_tdd_tx_dp_off_1 || counter_at_tdd_tx_dp_off_2) begin\n"]]}}