

================================================================
== Vivado HLS Report for 'handle_output'
================================================================
* Date:           Thu Aug  5 18:55:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 2.374 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 6.200 ns | 6.200 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       64|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      195|    -|
|Register             |        -|      -|     1171|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1171|      259|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_156                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_225                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_278                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_291                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_342                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op10_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op75_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op85_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op88_write_state3    |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_112_p3           |    and   |      0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_126_p3           |    and   |      0|  0|   2|           1|           0|
    |tmp_last_V_fu_375_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_140_p3           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |select_ln124_fu_395_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln155_fu_367_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln187_fu_293_p3            |  select  |      0|  0|   3|           1|           3|
    |select_ln321_fu_381_p3            |  select  |      0|  0|   4|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |p_Result_5_fu_361_p2              |    xor   |      0|  0|   2|           1|           2|
    |p_Result_8_fu_287_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  64|          30|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_mux_storemerge556_i_phi_fu_177_p4   |  15|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_185  |  15|          3|    1|          3|
    |arpTableReplay_V_TDATA_blk_n               |   9|          2|    1|          2|
    |dataOut_TDATA_blk_n                        |   9|          2|    1|          2|
    |dataOut_TDATA_int                          |  21|          4|  512|       2048|
    |dataOut_TKEEP_int                          |  21|          4|   64|        256|
    |dataOut_TLAST_int                          |  21|          4|    1|          4|
    |ip_header_checksum_V_blk_n                 |   9|          2|    1|          2|
    |mw_state                                   |  27|          5|    3|         15|
    |no_ip_header_out_V_blk_n                   |   9|          2|    1|          2|
    |previous_word_data_V                       |  15|          3|  112|        336|
    |previous_word_keep_V                       |  15|          3|   14|         42|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 195|         39|  714|       2720|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_185  |    1|   0|    1|          0|
    |mw_state                                   |    3|   0|    3|          0|
    |mw_state_load_reg_497                      |    3|   0|    3|          0|
    |mw_state_load_reg_497_pp0_iter1_reg        |    3|   0|    3|          0|
    |p_Result_2_i_reg_546                       |   50|   0|   50|          0|
    |p_Result_8_i_reg_527                       |   50|   0|   50|          0|
    |previous_word_data_V                       |  112|   0|  112|          0|
    |previous_word_data_V_1_reg_501             |  112|   0|  112|          0|
    |previous_word_keep_V                       |   14|   0|   14|          0|
    |previous_word_keep_V_1_reg_508             |   14|   0|   14|          0|
    |tmp_3_reg_537                              |    1|   0|    1|          0|
    |tmp_3_reg_537_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_4_reg_515                              |    1|   0|    1|          0|
    |tmp_4_reg_515_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_last_V_reg_551                         |    1|   0|    1|          0|
    |trunc_ln647_1_reg_522                      |  400|   0|  400|          0|
    |trunc_ln647_reg_541                        |  400|   0|  400|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1171|   0| 1171|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     handle_output    | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     handle_output    | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     handle_output    | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     handle_output    | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |     handle_output    | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     handle_output    | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     handle_output    | return value |
|no_ip_header_out_V_dout       |  in |  577|   ap_fifo  |  no_ip_header_out_V  |    pointer   |
|no_ip_header_out_V_empty_n    |  in |    1|   ap_fifo  |  no_ip_header_out_V  |    pointer   |
|no_ip_header_out_V_read       | out |    1|   ap_fifo  |  no_ip_header_out_V  |    pointer   |
|ip_header_checksum_V_dout     |  in |  577|   ap_fifo  | ip_header_checksum_V |    pointer   |
|ip_header_checksum_V_empty_n  |  in |    1|   ap_fifo  | ip_header_checksum_V |    pointer   |
|ip_header_checksum_V_read     | out |    1|   ap_fifo  | ip_header_checksum_V |    pointer   |
|arpTableReplay_V_TVALID       |  in |    1|    axis    |   arpTableReplay_V   |    pointer   |
|arpTableReplay_V_TDATA        |  in |   56|    axis    |   arpTableReplay_V   |    pointer   |
|arpTableReplay_V_TREADY       | out |    1|    axis    |   arpTableReplay_V   |    pointer   |
|dataOut_TREADY                |  in |    1|    axis    |   dataOut_V_last_V   |    pointer   |
|dataOut_TVALID                | out |    1|    axis    |   dataOut_V_last_V   |    pointer   |
|dataOut_TLAST                 | out |    1|    axis    |   dataOut_V_last_V   |    pointer   |
|myMacAddress_V                |  in |   48|  ap_stable |    myMacAddress_V    |    pointer   |
|dataOut_TDATA                 | out |  512|    axis    |   dataOut_V_data_V   |    pointer   |
|dataOut_TKEEP                 | out |   64|    axis    |   dataOut_V_keep_V   |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

