RAM
====
This is a generic RAM module the data WIDTH and the DEPTH can be parameterized.

There is a little script (iverilog_run.sh) with which the design can be simulated when icarus verilog and gtkwave are installed.
