module partsel_00457(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [28:0] x4;
  wire signed [29:3] x5;
  wire signed [27:5] x6;
  wire [29:2] x7;
  wire signed [0:31] x8;
  wire signed [1:27] x9;
  wire signed [25:2] x10;
  wire [24:3] x11;
  wire [24:7] x12;
  wire signed [1:24] x13;
  wire [2:25] x14;
  wire [0:24] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:27] p0 = 78660834;
  localparam [27:7] p1 = 56633203;
  localparam [7:28] p2 = 631153353;
  localparam [28:3] p3 = 603824548;
  assign x4 = p3[13 -: 1];
  assign x5 = p1[15 +: 1];
  assign x6 = (x4[18 + s3] ^ p2[17 -: 3]);
  assign x7 = (p3[11 + s3 -: 8] ^ ({2{p2}} & p2[12 + s3 +: 8]));
  assign x8 = {2{(!ctrl[2] || !ctrl[0] || !ctrl[0] ? p3[10] : p2[23 -: 3])}};
  assign x9 = {(!ctrl[3] || ctrl[0] || !ctrl[2] ? ((((x5 + p2[4 + s0 +: 8]) & p2[18 + s3]) ^ (x3[14 + s0] + x7[23 -: 2])) | (x4[19 -: 3] - (ctrl[3] && ctrl[3] && ctrl[2] ? x5 : (x8[11 + s0 -: 2] | p3[14 -: 4])))) : {2{x5[6 + s2]}}), p1[21 + s2 +: 3]};
  assign x10 = x8[17 -: 3];
  assign x11 = {(p0[12] & {x10, p3[22]}), p3[22 + s1 +: 6]};
  assign x12 = x10[17 + s0 +: 7];
  assign x13 = (ctrl[0] && !ctrl[3] || ctrl[0] ? {p2[22 -: 1], p3[21 -: 4]} : p2[16 -: 2]);
  assign x14 = (p3 - p0);
  assign x15 = (({2{{2{(!ctrl[2] || !ctrl[3] && ctrl[3] ? x11[3 + s0 -: 7] : x4)}}}} - (x14 ^ x9[13 +: 4])) & {2{{x14[12 + s2], (p3[10 + s1] + (x8 & p0[21]))}}});
  assign y0 = (x4 ^ p3);
  assign y1 = p3[24 + s1 -: 3];
  assign y2 = p1[3 + s1 +: 6];
  assign y3 = x9[23];
endmodule
