YES
proof of /hpcwork/ff862203/termcomp25/benchmarks/aVvUj.c
# AProVE Commit ID: 48c83ccb80d5f8312cb92f4aa1b51dc35e247e65 nils 20241118 unpublished


Termination of the given C Problem could be proven:

(0) C Problem
(1) CToLLVMProof [EQUIVALENT, 18 ms]
(2) LLVM problem
(3) LLVMToTerminationGraphProof [EQUIVALENT, 228 ms]
(4) LLVM Symbolic Execution Graph
(5) SymbolicExecutionGraphToSCCProof [SOUND, 0 ms]
(6) LLVM Symbolic Execution SCC
(7) SCC2IRS [SOUND, 29 ms]
(8) IntTRS
(9) IntTRSCompressionProof [EQUIVALENT, 0 ms]
(10) IntTRS
(11) PolynomialOrderProcessor [EQUIVALENT, 11 ms]
(12) YES


----------------------------------------

(0)
Obligation:
c file /hpcwork/ff862203/termcomp25/benchmarks/aVvUj.c
----------------------------------------

(1) CToLLVMProof (EQUIVALENT)
Compiled c-file /hpcwork/ff862203/termcomp25/benchmarks/aVvUj.c to LLVM.
----------------------------------------

(2)
Obligation:
LLVM Problem

Aliases:

Data layout:

"e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"

Machine:

"x86_64-pc-linux-gnu"

Type definitions:

Global variables:

Function declarations and definitions:

*BasicFunctionTypename: "llvm.dbg.declare" returnParam: BasicVoidType parameters: (BasicMetadataType, BasicMetadataType, BasicMetadataType) variableLength: false visibilityType: DEFAULT callingConvention: ccc
*BasicFunctionTypename: "__VERIFIER_nondet_int" returnParam: i32 parameters: () variableLength: false visibilityType: DEFAULT callingConvention: ccc
*BasicFunctionTypename: "main" linkageType: EXTERNALLY_VISIBLE returnParam: i32 parameters: () variableLength: false visibilityType: DEFAULT callingConvention: ccc debug line: 7
	0:
		%1 = alloca i32, align 4
		%2 = alloca i32, align 4
		%3 = alloca i32, align 4
		store 0, %1
		Unnamed Call-Instruction = call BasicVoidType @llvm.dbg.declare(*i32 %2)
		%4 = call i32 @__VERIFIER_nondet_int()
		store %4, %2
		Unnamed Call-Instruction = call BasicVoidType @llvm.dbg.declare(*i32 %3)
		%5 = load %2
		%6 = sub i32 %5, 1
		store %6, %3
		br %7
	7:
		%8 = load %3
		%9 = icmp sgt %8 1
		br %9, %10, %13
	10:
		%11 = load %3
		%12 = add i32 %11, -1
		store %12, %3
		br %7
	13:
		ret 0


Analyze Termination of all function calls matching the pattern:
main()
----------------------------------------

(3) LLVMToTerminationGraphProof (EQUIVALENT)
Constructed symbolic execution graph for LLVM program.
----------------------------------------

(4)
Obligation:
Symbolic Execution Graph
----------------------------------------

(5) SymbolicExecutionGraphToSCCProof (SOUND)
Splitted symbolic execution graph to 1 SCC.
----------------------------------------

(6)
Obligation:
SCC
----------------------------------------

(7) SCC2IRS (SOUND)
Transformed LLVM symbolic execution graph SCC into a rewrite problem. Log: 
Generated rules. Obtained 9 rulesP rules:
f_112(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 2, 4) -> f_113(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 4, 2) :|: 1 < v36 && 3 <= v34 && 4 <= v32 && 3 <= v33
f_113(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 4, 2) -> f_115(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 4, 2) :|: 0 = 0
f_115(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 4, 2) -> f_117(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 4, 2) :|: TRUE
f_117(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 4, 2) -> f_119(v29, v30, v31, v32, v33, v36, 1, v37, v38, v39, 0, 3, 4, 2) :|: 0 = 0
f_119(v29, v30, v31, v32, v33, v36, 1, v37, v38, v39, 0, 3, 4, 2) -> f_120(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 4, 2) :|: 1 + v41 = v36 && 1 <= v41
f_120(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 4, 2) -> f_121(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 4, 2) :|: TRUE
f_121(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 4, 2) -> f_122(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 4, 2) :|: TRUE
f_122(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 4, 2) -> f_111(v29, v30, v31, v32, v33, v36, 1, v41, v37, v38, v39, 0, 3, 2, 4) :|: TRUE
f_111(v29, v30, v31, v32, v33, v34, 1, v36, v37, v38, v39, 0, 3, 2, 4) -> f_112(v29, v30, v31, v32, v33, v36, 1, v34, v37, v38, v39, 0, 3, 2, 4) :|: 0 = 0
Combined rules. Obtained 1 rulesP rules:
f_112(v29:0, v30:0, v31:0, v32:0, v33:0, 1 + v41:0, 1, v34:0, v37:0, v38:0, v39:0, 0, 3, 2, 4) -> f_112(v29:0, v30:0, v31:0, v32:0, v33:0, v41:0, 1, 1 + v41:0, v37:0, v38:0, v39:0, 0, 3, 2, 4) :|: v34:0 > 2 && v41:0 > 0 && v32:0 > 3 && v33:0 > 2
Filtered unneeded arguments:
   f_112(x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15) -> f_112(x4, x5, x6, x8)
Removed division, modulo operations, cleaned up constraints. Obtained 1 rules.P rules:
f_112(v32:0, v33:0, sum~cons_1~v41:0, v34:0) -> f_112(v32:0, v33:0, v41:0, 1 + v41:0) :|: v41:0 > 0 && v34:0 > 2 && v33:0 > 2 && v32:0 > 3 && sum~cons_1~v41:0 = 1 + v41:0

----------------------------------------

(8)
Obligation:
Rules:
f_112(v32:0, v33:0, sum~cons_1~v41:0, v34:0) -> f_112(v32:0, v33:0, v41:0, 1 + v41:0) :|: v41:0 > 0 && v34:0 > 2 && v33:0 > 2 && v32:0 > 3 && sum~cons_1~v41:0 = 1 + v41:0

----------------------------------------

(9) IntTRSCompressionProof (EQUIVALENT)
Compressed rules.
----------------------------------------

(10)
Obligation:
Rules:
f_112(v32:0:0, v33:0:0, sum~cons_1~v41:0:0, v34:0:0) -> f_112(v32:0:0, v33:0:0, v41:0:0, 1 + v41:0:0) :|: v33:0:0 > 2 && v32:0:0 > 3 && v34:0:0 > 2 && v41:0:0 > 0 && sum~cons_1~v41:0:0 = 1 + v41:0:0

----------------------------------------

(11) PolynomialOrderProcessor (EQUIVALENT)
Found the following polynomial interpretation:
[f_112(x, x1, x2, x3)] = x2

The following rules are decreasing:
f_112(v32:0:0, v33:0:0, sum~cons_1~v41:0:0, v34:0:0) -> f_112(v32:0:0, v33:0:0, v41:0:0, 1 + v41:0:0) :|: v33:0:0 > 2 && v32:0:0 > 3 && v34:0:0 > 2 && v41:0:0 > 0 && sum~cons_1~v41:0:0 = 1 + v41:0:0
The following rules are bounded:
f_112(v32:0:0, v33:0:0, sum~cons_1~v41:0:0, v34:0:0) -> f_112(v32:0:0, v33:0:0, v41:0:0, 1 + v41:0:0) :|: v33:0:0 > 2 && v32:0:0 > 3 && v34:0:0 > 2 && v41:0:0 > 0 && sum~cons_1~v41:0:0 = 1 + v41:0:0

----------------------------------------

(12)
YES
Graph finished, checking  consistency
Graph finished, checked consistency, took 0.0s
