# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7635 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7636 \
    name p_read17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read17 \
    op interface \
    ports { p_read17 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7637 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7638 \
    name p_read19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read19 \
    op interface \
    ports { p_read19 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7639 \
    name weights_0_0_val288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_0_val288 \
    op interface \
    ports { weights_0_0_val288 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7640 \
    name weights_0_1_val320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_1_val320 \
    op interface \
    ports { weights_0_1_val320 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7641 \
    name weights_0_2_val352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_2_val352 \
    op interface \
    ports { weights_0_2_val352 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7642 \
    name weights_0_3_val384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_3_val384 \
    op interface \
    ports { weights_0_3_val384 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7643 \
    name weights_0_4_val416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_4_val416 \
    op interface \
    ports { weights_0_4_val416 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7644 \
    name weights_0_5_val448 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_5_val448 \
    op interface \
    ports { weights_0_5_val448 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7645 \
    name weights_0_6_val480 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_6_val480 \
    op interface \
    ports { weights_0_6_val480 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7646 \
    name weights_0_7_val512 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_7_val512 \
    op interface \
    ports { weights_0_7_val512 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7647 \
    name weights_0_8_val544 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_8_val544 \
    op interface \
    ports { weights_0_8_val544 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7648 \
    name weights_0_9_val577 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_9_val577 \
    op interface \
    ports { weights_0_9_val577 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7649 \
    name weights_0_10_val609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_10_val609 \
    op interface \
    ports { weights_0_10_val609 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7650 \
    name weights_0_11_val641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_11_val641 \
    op interface \
    ports { weights_0_11_val641 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7651 \
    name weights_0_12_val673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_12_val673 \
    op interface \
    ports { weights_0_12_val673 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7652 \
    name weights_0_13_val705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_13_val705 \
    op interface \
    ports { weights_0_13_val705 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7653 \
    name weights_0_14_val737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_14_val737 \
    op interface \
    ports { weights_0_14_val737 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7654 \
    name weights_0_15_val769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_15_val769 \
    op interface \
    ports { weights_0_15_val769 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7655 \
    name weights_0_16_val801 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_16_val801 \
    op interface \
    ports { weights_0_16_val801 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7656 \
    name weights_0_17_val833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_17_val833 \
    op interface \
    ports { weights_0_17_val833 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7657 \
    name weights_0_18_val865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_18_val865 \
    op interface \
    ports { weights_0_18_val865 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7658 \
    name weights_0_19_val897 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_19_val897 \
    op interface \
    ports { weights_0_19_val897 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7659 \
    name weights_0_20_val929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_20_val929 \
    op interface \
    ports { weights_0_20_val929 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7660 \
    name weights_0_21_val961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_21_val961 \
    op interface \
    ports { weights_0_21_val961 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7661 \
    name weights_0_22_val993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_22_val993 \
    op interface \
    ports { weights_0_22_val993 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7662 \
    name weights_0_23_val1025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_23_val1025 \
    op interface \
    ports { weights_0_23_val1025 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7663 \
    name weights_0_24_val1057 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_24_val1057 \
    op interface \
    ports { weights_0_24_val1057 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7664 \
    name weights_0_25_val1089 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_25_val1089 \
    op interface \
    ports { weights_0_25_val1089 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7665 \
    name weights_0_26_val1121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_26_val1121 \
    op interface \
    ports { weights_0_26_val1121 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7666 \
    name weights_0_27_val1153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_27_val1153 \
    op interface \
    ports { weights_0_27_val1153 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7667 \
    name weights_0_28_val1185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_28_val1185 \
    op interface \
    ports { weights_0_28_val1185 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7668 \
    name weights_0_29_val1217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_29_val1217 \
    op interface \
    ports { weights_0_29_val1217 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7669 \
    name weights_0_30_val1249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_30_val1249 \
    op interface \
    ports { weights_0_30_val1249 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7670 \
    name weights_0_31_val1281 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_0_31_val1281 \
    op interface \
    ports { weights_0_31_val1281 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7671 \
    name weights_1_0_val1313 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_0_val1313 \
    op interface \
    ports { weights_1_0_val1313 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7672 \
    name weights_1_1_val1345 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_1_val1345 \
    op interface \
    ports { weights_1_1_val1345 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7673 \
    name weights_1_2_val1377 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_2_val1377 \
    op interface \
    ports { weights_1_2_val1377 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7674 \
    name weights_1_3_val1409 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_3_val1409 \
    op interface \
    ports { weights_1_3_val1409 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7675 \
    name weights_1_4_val1441 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_4_val1441 \
    op interface \
    ports { weights_1_4_val1441 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7676 \
    name weights_1_5_val1473 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_5_val1473 \
    op interface \
    ports { weights_1_5_val1473 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7677 \
    name weights_1_6_val1505 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_6_val1505 \
    op interface \
    ports { weights_1_6_val1505 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7678 \
    name weights_1_7_val1537 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_7_val1537 \
    op interface \
    ports { weights_1_7_val1537 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7679 \
    name weights_1_8_val1569 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_8_val1569 \
    op interface \
    ports { weights_1_8_val1569 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7680 \
    name weights_1_9_val1601 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_9_val1601 \
    op interface \
    ports { weights_1_9_val1601 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7681 \
    name weights_1_10_val1633 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_10_val1633 \
    op interface \
    ports { weights_1_10_val1633 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7682 \
    name weights_1_11_val1665 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_11_val1665 \
    op interface \
    ports { weights_1_11_val1665 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7683 \
    name weights_1_12_val1698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_12_val1698 \
    op interface \
    ports { weights_1_12_val1698 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7684 \
    name weights_1_13_val1730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_13_val1730 \
    op interface \
    ports { weights_1_13_val1730 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7685 \
    name weights_1_14_val1762 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_14_val1762 \
    op interface \
    ports { weights_1_14_val1762 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7686 \
    name weights_1_15_val1794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_15_val1794 \
    op interface \
    ports { weights_1_15_val1794 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7687 \
    name weights_1_16_val1826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_16_val1826 \
    op interface \
    ports { weights_1_16_val1826 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7688 \
    name weights_1_17_val1858 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_17_val1858 \
    op interface \
    ports { weights_1_17_val1858 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7689 \
    name weights_1_18_val1890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_18_val1890 \
    op interface \
    ports { weights_1_18_val1890 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7690 \
    name weights_1_19_val1922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_19_val1922 \
    op interface \
    ports { weights_1_19_val1922 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7691 \
    name weights_1_20_val1954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_20_val1954 \
    op interface \
    ports { weights_1_20_val1954 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7692 \
    name weights_1_21_val1986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_21_val1986 \
    op interface \
    ports { weights_1_21_val1986 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7693 \
    name weights_1_22_val2018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_22_val2018 \
    op interface \
    ports { weights_1_22_val2018 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7694 \
    name weights_1_23_val2050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_23_val2050 \
    op interface \
    ports { weights_1_23_val2050 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7695 \
    name weights_1_24_val2082 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_24_val2082 \
    op interface \
    ports { weights_1_24_val2082 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7696 \
    name weights_1_25_val2114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_25_val2114 \
    op interface \
    ports { weights_1_25_val2114 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7697 \
    name weights_1_26_val2146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_26_val2146 \
    op interface \
    ports { weights_1_26_val2146 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7698 \
    name weights_1_27_val2178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_27_val2178 \
    op interface \
    ports { weights_1_27_val2178 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7699 \
    name weights_1_28_val2210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_28_val2210 \
    op interface \
    ports { weights_1_28_val2210 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7700 \
    name weights_1_29_val2243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_29_val2243 \
    op interface \
    ports { weights_1_29_val2243 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7701 \
    name weights_1_30_val2275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_30_val2275 \
    op interface \
    ports { weights_1_30_val2275 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7702 \
    name weights_1_31_val2307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_1_31_val2307 \
    op interface \
    ports { weights_1_31_val2307 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7703 \
    name weights_2_0_val2339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_0_val2339 \
    op interface \
    ports { weights_2_0_val2339 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7704 \
    name weights_2_1_val2371 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_1_val2371 \
    op interface \
    ports { weights_2_1_val2371 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7705 \
    name weights_2_2_val2403 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_2_val2403 \
    op interface \
    ports { weights_2_2_val2403 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7706 \
    name weights_2_3_val2435 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_3_val2435 \
    op interface \
    ports { weights_2_3_val2435 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7707 \
    name weights_2_4_val2467 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_4_val2467 \
    op interface \
    ports { weights_2_4_val2467 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7708 \
    name weights_2_5_val2499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_5_val2499 \
    op interface \
    ports { weights_2_5_val2499 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7709 \
    name weights_2_6_val2531 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_6_val2531 \
    op interface \
    ports { weights_2_6_val2531 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7710 \
    name weights_2_7_val2563 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_7_val2563 \
    op interface \
    ports { weights_2_7_val2563 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7711 \
    name weights_2_8_val2595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_8_val2595 \
    op interface \
    ports { weights_2_8_val2595 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7712 \
    name weights_2_9_val2627 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_9_val2627 \
    op interface \
    ports { weights_2_9_val2627 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7713 \
    name weights_2_10_val2659 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_10_val2659 \
    op interface \
    ports { weights_2_10_val2659 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7714 \
    name weights_2_11_val2691 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_11_val2691 \
    op interface \
    ports { weights_2_11_val2691 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7715 \
    name weights_2_12_val2723 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_12_val2723 \
    op interface \
    ports { weights_2_12_val2723 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7716 \
    name weights_2_13_val2755 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_13_val2755 \
    op interface \
    ports { weights_2_13_val2755 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7717 \
    name weights_2_14_val2788 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_14_val2788 \
    op interface \
    ports { weights_2_14_val2788 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7718 \
    name weights_2_15_val2820 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_15_val2820 \
    op interface \
    ports { weights_2_15_val2820 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7719 \
    name weights_2_16_val2852 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_16_val2852 \
    op interface \
    ports { weights_2_16_val2852 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7720 \
    name weights_2_17_val2884 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_17_val2884 \
    op interface \
    ports { weights_2_17_val2884 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7721 \
    name weights_2_18_val2916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_18_val2916 \
    op interface \
    ports { weights_2_18_val2916 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7722 \
    name weights_2_19_val2948 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_19_val2948 \
    op interface \
    ports { weights_2_19_val2948 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7723 \
    name weights_2_20_val2980 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_20_val2980 \
    op interface \
    ports { weights_2_20_val2980 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7724 \
    name weights_2_21_val3012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_21_val3012 \
    op interface \
    ports { weights_2_21_val3012 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7725 \
    name weights_2_22_val3044 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_22_val3044 \
    op interface \
    ports { weights_2_22_val3044 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7726 \
    name weights_2_23_val3076 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_23_val3076 \
    op interface \
    ports { weights_2_23_val3076 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7727 \
    name weights_2_24_val3108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_24_val3108 \
    op interface \
    ports { weights_2_24_val3108 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7728 \
    name weights_2_25_val3140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_25_val3140 \
    op interface \
    ports { weights_2_25_val3140 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7729 \
    name weights_2_26_val3172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_26_val3172 \
    op interface \
    ports { weights_2_26_val3172 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7730 \
    name weights_2_27_val3204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_27_val3204 \
    op interface \
    ports { weights_2_27_val3204 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7731 \
    name weights_2_28_val3236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_28_val3236 \
    op interface \
    ports { weights_2_28_val3236 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7732 \
    name weights_2_29_val3268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_29_val3268 \
    op interface \
    ports { weights_2_29_val3268 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7733 \
    name weights_2_30_val3300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_30_val3300 \
    op interface \
    ports { weights_2_30_val3300 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7734 \
    name weights_2_31_val3333 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_2_31_val3333 \
    op interface \
    ports { weights_2_31_val3333 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7735 \
    name weights_3_0_val3365 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_0_val3365 \
    op interface \
    ports { weights_3_0_val3365 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7736 \
    name weights_3_1_val3397 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_1_val3397 \
    op interface \
    ports { weights_3_1_val3397 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7737 \
    name weights_3_2_val3429 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_2_val3429 \
    op interface \
    ports { weights_3_2_val3429 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7738 \
    name weights_3_3_val3461 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_3_val3461 \
    op interface \
    ports { weights_3_3_val3461 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7739 \
    name weights_3_4_val3493 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_4_val3493 \
    op interface \
    ports { weights_3_4_val3493 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7740 \
    name weights_3_5_val3525 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_5_val3525 \
    op interface \
    ports { weights_3_5_val3525 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7741 \
    name weights_3_6_val3557 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_6_val3557 \
    op interface \
    ports { weights_3_6_val3557 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7742 \
    name weights_3_7_val3589 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_7_val3589 \
    op interface \
    ports { weights_3_7_val3589 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7743 \
    name weights_3_8_val3621 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_8_val3621 \
    op interface \
    ports { weights_3_8_val3621 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7744 \
    name weights_3_9_val3653 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_9_val3653 \
    op interface \
    ports { weights_3_9_val3653 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7745 \
    name weights_3_10_val3685 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_10_val3685 \
    op interface \
    ports { weights_3_10_val3685 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7746 \
    name weights_3_11_val3717 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_11_val3717 \
    op interface \
    ports { weights_3_11_val3717 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7747 \
    name weights_3_12_val3749 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_12_val3749 \
    op interface \
    ports { weights_3_12_val3749 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7748 \
    name weights_3_13_val3781 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_13_val3781 \
    op interface \
    ports { weights_3_13_val3781 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7749 \
    name weights_3_14_val3813 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_14_val3813 \
    op interface \
    ports { weights_3_14_val3813 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7750 \
    name weights_3_15_val3845 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_15_val3845 \
    op interface \
    ports { weights_3_15_val3845 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7751 \
    name weights_3_16_val3878 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_16_val3878 \
    op interface \
    ports { weights_3_16_val3878 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7752 \
    name weights_3_17_val3910 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_17_val3910 \
    op interface \
    ports { weights_3_17_val3910 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7753 \
    name weights_3_18_val3942 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_18_val3942 \
    op interface \
    ports { weights_3_18_val3942 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7754 \
    name weights_3_19_val3974 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_19_val3974 \
    op interface \
    ports { weights_3_19_val3974 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7755 \
    name weights_3_20_val4006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_20_val4006 \
    op interface \
    ports { weights_3_20_val4006 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7756 \
    name weights_3_21_val4038 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_21_val4038 \
    op interface \
    ports { weights_3_21_val4038 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7757 \
    name weights_3_22_val4070 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_22_val4070 \
    op interface \
    ports { weights_3_22_val4070 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7758 \
    name weights_3_23_val4102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_23_val4102 \
    op interface \
    ports { weights_3_23_val4102 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7759 \
    name weights_3_24_val4134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_24_val4134 \
    op interface \
    ports { weights_3_24_val4134 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7760 \
    name weights_3_25_val4166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_25_val4166 \
    op interface \
    ports { weights_3_25_val4166 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7761 \
    name weights_3_26_val4198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_26_val4198 \
    op interface \
    ports { weights_3_26_val4198 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7762 \
    name weights_3_27_val4230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_27_val4230 \
    op interface \
    ports { weights_3_27_val4230 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7763 \
    name weights_3_28_val4262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_28_val4262 \
    op interface \
    ports { weights_3_28_val4262 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7764 \
    name weights_3_29_val4294 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_29_val4294 \
    op interface \
    ports { weights_3_29_val4294 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7765 \
    name weights_3_30_val4326 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_30_val4326 \
    op interface \
    ports { weights_3_30_val4326 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7766 \
    name weights_3_31_val4358 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_3_31_val4358 \
    op interface \
    ports { weights_3_31_val4358 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7767 \
    name weights_4_0_val4390 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_0_val4390 \
    op interface \
    ports { weights_4_0_val4390 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7768 \
    name weights_4_1_val4423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_1_val4423 \
    op interface \
    ports { weights_4_1_val4423 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7769 \
    name weights_4_2_val4455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_2_val4455 \
    op interface \
    ports { weights_4_2_val4455 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7770 \
    name weights_4_3_val4487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_3_val4487 \
    op interface \
    ports { weights_4_3_val4487 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7771 \
    name weights_4_4_val4519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_4_val4519 \
    op interface \
    ports { weights_4_4_val4519 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7772 \
    name weights_4_5_val4551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_5_val4551 \
    op interface \
    ports { weights_4_5_val4551 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7773 \
    name weights_4_6_val4583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_6_val4583 \
    op interface \
    ports { weights_4_6_val4583 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7774 \
    name weights_4_7_val4615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_7_val4615 \
    op interface \
    ports { weights_4_7_val4615 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7775 \
    name weights_4_8_val4647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_8_val4647 \
    op interface \
    ports { weights_4_8_val4647 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7776 \
    name weights_4_9_val4679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_9_val4679 \
    op interface \
    ports { weights_4_9_val4679 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7777 \
    name weights_4_10_val4711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_10_val4711 \
    op interface \
    ports { weights_4_10_val4711 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7778 \
    name weights_4_11_val4743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_11_val4743 \
    op interface \
    ports { weights_4_11_val4743 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7779 \
    name weights_4_12_val4775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_12_val4775 \
    op interface \
    ports { weights_4_12_val4775 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7780 \
    name weights_4_13_val4807 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_13_val4807 \
    op interface \
    ports { weights_4_13_val4807 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7781 \
    name weights_4_14_val4839 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_14_val4839 \
    op interface \
    ports { weights_4_14_val4839 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7782 \
    name weights_4_15_val4871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_15_val4871 \
    op interface \
    ports { weights_4_15_val4871 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7783 \
    name weights_4_16_val4903 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_16_val4903 \
    op interface \
    ports { weights_4_16_val4903 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7784 \
    name weights_4_17_val4935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_17_val4935 \
    op interface \
    ports { weights_4_17_val4935 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7785 \
    name weights_4_18_val4968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_18_val4968 \
    op interface \
    ports { weights_4_18_val4968 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7786 \
    name weights_4_19_val5000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_19_val5000 \
    op interface \
    ports { weights_4_19_val5000 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7787 \
    name weights_4_20_val5032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_20_val5032 \
    op interface \
    ports { weights_4_20_val5032 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7788 \
    name weights_4_21_val5064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_21_val5064 \
    op interface \
    ports { weights_4_21_val5064 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7789 \
    name weights_4_22_val5096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_22_val5096 \
    op interface \
    ports { weights_4_22_val5096 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7790 \
    name weights_4_23_val5128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_23_val5128 \
    op interface \
    ports { weights_4_23_val5128 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7791 \
    name weights_4_24_val5160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_24_val5160 \
    op interface \
    ports { weights_4_24_val5160 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7792 \
    name weights_4_25_val5192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_25_val5192 \
    op interface \
    ports { weights_4_25_val5192 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7793 \
    name weights_4_26_val5224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_26_val5224 \
    op interface \
    ports { weights_4_26_val5224 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7794 \
    name weights_4_27_val5256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_27_val5256 \
    op interface \
    ports { weights_4_27_val5256 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7795 \
    name weights_4_28_val5288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_28_val5288 \
    op interface \
    ports { weights_4_28_val5288 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7796 \
    name weights_4_29_val5320 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_29_val5320 \
    op interface \
    ports { weights_4_29_val5320 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7797 \
    name weights_4_30_val5352 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_30_val5352 \
    op interface \
    ports { weights_4_30_val5352 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7798 \
    name weights_4_31_val5384 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_4_31_val5384 \
    op interface \
    ports { weights_4_31_val5384 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7799 \
    name weights_5_0_val5416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_0_val5416 \
    op interface \
    ports { weights_5_0_val5416 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7800 \
    name weights_5_1_val5448 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_1_val5448 \
    op interface \
    ports { weights_5_1_val5448 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7801 \
    name weights_5_2_val5480 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_2_val5480 \
    op interface \
    ports { weights_5_2_val5480 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7802 \
    name weights_5_3_val5513 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_3_val5513 \
    op interface \
    ports { weights_5_3_val5513 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7803 \
    name weights_5_4_val5545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_4_val5545 \
    op interface \
    ports { weights_5_4_val5545 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7804 \
    name weights_5_5_val5577 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_5_val5577 \
    op interface \
    ports { weights_5_5_val5577 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7805 \
    name weights_5_6_val5609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_6_val5609 \
    op interface \
    ports { weights_5_6_val5609 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7806 \
    name weights_5_7_val5641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_7_val5641 \
    op interface \
    ports { weights_5_7_val5641 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7807 \
    name weights_5_8_val5673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_8_val5673 \
    op interface \
    ports { weights_5_8_val5673 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7808 \
    name weights_5_9_val5705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_9_val5705 \
    op interface \
    ports { weights_5_9_val5705 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7809 \
    name weights_5_10_val5737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_10_val5737 \
    op interface \
    ports { weights_5_10_val5737 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7810 \
    name weights_5_11_val5769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_11_val5769 \
    op interface \
    ports { weights_5_11_val5769 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7811 \
    name weights_5_12_val5801 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_12_val5801 \
    op interface \
    ports { weights_5_12_val5801 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7812 \
    name weights_5_13_val5833 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_13_val5833 \
    op interface \
    ports { weights_5_13_val5833 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7813 \
    name weights_5_14_val5865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_14_val5865 \
    op interface \
    ports { weights_5_14_val5865 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7814 \
    name weights_5_15_val5897 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_15_val5897 \
    op interface \
    ports { weights_5_15_val5897 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7815 \
    name weights_5_16_val5929 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_16_val5929 \
    op interface \
    ports { weights_5_16_val5929 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7816 \
    name weights_5_17_val5961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_17_val5961 \
    op interface \
    ports { weights_5_17_val5961 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7817 \
    name weights_5_18_val5993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_18_val5993 \
    op interface \
    ports { weights_5_18_val5993 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7818 \
    name weights_5_19_val6025 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_19_val6025 \
    op interface \
    ports { weights_5_19_val6025 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7819 \
    name weights_5_20_val6058 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_20_val6058 \
    op interface \
    ports { weights_5_20_val6058 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7820 \
    name weights_5_21_val6090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_21_val6090 \
    op interface \
    ports { weights_5_21_val6090 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7821 \
    name weights_5_22_val6122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_22_val6122 \
    op interface \
    ports { weights_5_22_val6122 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7822 \
    name weights_5_23_val6154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_23_val6154 \
    op interface \
    ports { weights_5_23_val6154 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7823 \
    name weights_5_24_val6186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_24_val6186 \
    op interface \
    ports { weights_5_24_val6186 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7824 \
    name weights_5_25_val6218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_25_val6218 \
    op interface \
    ports { weights_5_25_val6218 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7825 \
    name weights_5_26_val6250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_26_val6250 \
    op interface \
    ports { weights_5_26_val6250 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7826 \
    name weights_5_27_val6282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_27_val6282 \
    op interface \
    ports { weights_5_27_val6282 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7827 \
    name weights_5_28_val6314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_28_val6314 \
    op interface \
    ports { weights_5_28_val6314 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7828 \
    name weights_5_29_val6346 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_29_val6346 \
    op interface \
    ports { weights_5_29_val6346 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7829 \
    name weights_5_30_val6378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_30_val6378 \
    op interface \
    ports { weights_5_30_val6378 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7830 \
    name weights_5_31_val6410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_5_31_val6410 \
    op interface \
    ports { weights_5_31_val6410 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7831 \
    name weights_6_0_val6442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_0_val6442 \
    op interface \
    ports { weights_6_0_val6442 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7832 \
    name weights_6_1_val6474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_1_val6474 \
    op interface \
    ports { weights_6_1_val6474 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7833 \
    name weights_6_2_val6506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_2_val6506 \
    op interface \
    ports { weights_6_2_val6506 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7834 \
    name weights_6_3_val6538 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_3_val6538 \
    op interface \
    ports { weights_6_3_val6538 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7835 \
    name weights_6_4_val6570 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_4_val6570 \
    op interface \
    ports { weights_6_4_val6570 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7836 \
    name weights_6_5_val6603 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_5_val6603 \
    op interface \
    ports { weights_6_5_val6603 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7837 \
    name weights_6_6_val6635 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_6_val6635 \
    op interface \
    ports { weights_6_6_val6635 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7838 \
    name weights_6_7_val6667 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_7_val6667 \
    op interface \
    ports { weights_6_7_val6667 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7839 \
    name weights_6_8_val6699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_8_val6699 \
    op interface \
    ports { weights_6_8_val6699 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7840 \
    name weights_6_9_val6731 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_9_val6731 \
    op interface \
    ports { weights_6_9_val6731 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7841 \
    name weights_6_10_val6763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_10_val6763 \
    op interface \
    ports { weights_6_10_val6763 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7842 \
    name weights_6_11_val6795 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_11_val6795 \
    op interface \
    ports { weights_6_11_val6795 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7843 \
    name weights_6_12_val6827 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_12_val6827 \
    op interface \
    ports { weights_6_12_val6827 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7844 \
    name weights_6_13_val6859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_13_val6859 \
    op interface \
    ports { weights_6_13_val6859 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7845 \
    name weights_6_14_val6891 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_14_val6891 \
    op interface \
    ports { weights_6_14_val6891 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7846 \
    name weights_6_15_val6923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_15_val6923 \
    op interface \
    ports { weights_6_15_val6923 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7847 \
    name weights_6_16_val6955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_16_val6955 \
    op interface \
    ports { weights_6_16_val6955 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7848 \
    name weights_6_17_val6987 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_17_val6987 \
    op interface \
    ports { weights_6_17_val6987 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7849 \
    name weights_6_18_val7019 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_18_val7019 \
    op interface \
    ports { weights_6_18_val7019 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7850 \
    name weights_6_19_val7051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_19_val7051 \
    op interface \
    ports { weights_6_19_val7051 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7851 \
    name weights_6_20_val7083 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_20_val7083 \
    op interface \
    ports { weights_6_20_val7083 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7852 \
    name weights_6_21_val7115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_21_val7115 \
    op interface \
    ports { weights_6_21_val7115 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7853 \
    name weights_6_22_val7148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_22_val7148 \
    op interface \
    ports { weights_6_22_val7148 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7854 \
    name weights_6_23_val7180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_23_val7180 \
    op interface \
    ports { weights_6_23_val7180 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7855 \
    name weights_6_24_val7212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_24_val7212 \
    op interface \
    ports { weights_6_24_val7212 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7856 \
    name weights_6_25_val7244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_25_val7244 \
    op interface \
    ports { weights_6_25_val7244 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7857 \
    name weights_6_26_val7276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_26_val7276 \
    op interface \
    ports { weights_6_26_val7276 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7858 \
    name weights_6_27_val7308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_27_val7308 \
    op interface \
    ports { weights_6_27_val7308 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7859 \
    name weights_6_28_val7340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_28_val7340 \
    op interface \
    ports { weights_6_28_val7340 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7860 \
    name weights_6_29_val7372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_29_val7372 \
    op interface \
    ports { weights_6_29_val7372 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7861 \
    name weights_6_30_val7404 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_30_val7404 \
    op interface \
    ports { weights_6_30_val7404 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7862 \
    name weights_6_31_val7436 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_6_31_val7436 \
    op interface \
    ports { weights_6_31_val7436 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7863 \
    name weights_7_0_val7468 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_0_val7468 \
    op interface \
    ports { weights_7_0_val7468 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7864 \
    name weights_7_1_val7500 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_1_val7500 \
    op interface \
    ports { weights_7_1_val7500 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7865 \
    name weights_7_2_val7532 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_2_val7532 \
    op interface \
    ports { weights_7_2_val7532 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7866 \
    name weights_7_3_val7564 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_3_val7564 \
    op interface \
    ports { weights_7_3_val7564 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7867 \
    name weights_7_4_val7596 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_4_val7596 \
    op interface \
    ports { weights_7_4_val7596 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7868 \
    name weights_7_5_val7628 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_5_val7628 \
    op interface \
    ports { weights_7_5_val7628 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7869 \
    name weights_7_6_val7660 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_6_val7660 \
    op interface \
    ports { weights_7_6_val7660 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7870 \
    name weights_7_7_val7693 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_7_val7693 \
    op interface \
    ports { weights_7_7_val7693 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7871 \
    name weights_7_8_val7725 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_8_val7725 \
    op interface \
    ports { weights_7_8_val7725 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7872 \
    name weights_7_9_val7757 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_9_val7757 \
    op interface \
    ports { weights_7_9_val7757 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7873 \
    name weights_7_10_val7789 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_10_val7789 \
    op interface \
    ports { weights_7_10_val7789 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7874 \
    name weights_7_11_val7821 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_11_val7821 \
    op interface \
    ports { weights_7_11_val7821 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7875 \
    name weights_7_12_val7853 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_12_val7853 \
    op interface \
    ports { weights_7_12_val7853 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7876 \
    name weights_7_13_val7885 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_13_val7885 \
    op interface \
    ports { weights_7_13_val7885 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7877 \
    name weights_7_14_val7917 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_14_val7917 \
    op interface \
    ports { weights_7_14_val7917 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7878 \
    name weights_7_15_val7949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_15_val7949 \
    op interface \
    ports { weights_7_15_val7949 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7879 \
    name weights_7_16_val7981 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_16_val7981 \
    op interface \
    ports { weights_7_16_val7981 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7880 \
    name weights_7_17_val8013 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_17_val8013 \
    op interface \
    ports { weights_7_17_val8013 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7881 \
    name weights_7_18_val8045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_18_val8045 \
    op interface \
    ports { weights_7_18_val8045 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7882 \
    name weights_7_19_val8077 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_19_val8077 \
    op interface \
    ports { weights_7_19_val8077 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7883 \
    name weights_7_20_val8109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_20_val8109 \
    op interface \
    ports { weights_7_20_val8109 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7884 \
    name weights_7_21_val8141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_21_val8141 \
    op interface \
    ports { weights_7_21_val8141 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7885 \
    name weights_7_22_val8173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_22_val8173 \
    op interface \
    ports { weights_7_22_val8173 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7886 \
    name weights_7_23_val8205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_23_val8205 \
    op interface \
    ports { weights_7_23_val8205 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7887 \
    name weights_7_24_val8238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_24_val8238 \
    op interface \
    ports { weights_7_24_val8238 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7888 \
    name weights_7_25_val8270 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_25_val8270 \
    op interface \
    ports { weights_7_25_val8270 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7889 \
    name weights_7_26_val8302 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_26_val8302 \
    op interface \
    ports { weights_7_26_val8302 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7890 \
    name weights_7_27_val8334 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_27_val8334 \
    op interface \
    ports { weights_7_27_val8334 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7891 \
    name weights_7_28_val8366 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_28_val8366 \
    op interface \
    ports { weights_7_28_val8366 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7892 \
    name weights_7_29_val8398 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_29_val8398 \
    op interface \
    ports { weights_7_29_val8398 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7893 \
    name weights_7_30_val8430 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_30_val8430 \
    op interface \
    ports { weights_7_30_val8430 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7894 \
    name weights_7_31_val8462 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_7_31_val8462 \
    op interface \
    ports { weights_7_31_val8462 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7895 \
    name weights_8_0_val8494 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_0_val8494 \
    op interface \
    ports { weights_8_0_val8494 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7896 \
    name weights_8_1_val8526 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_1_val8526 \
    op interface \
    ports { weights_8_1_val8526 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7897 \
    name weights_8_2_val8558 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_2_val8558 \
    op interface \
    ports { weights_8_2_val8558 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7898 \
    name weights_8_3_val8590 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_3_val8590 \
    op interface \
    ports { weights_8_3_val8590 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7899 \
    name weights_8_4_val8622 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_4_val8622 \
    op interface \
    ports { weights_8_4_val8622 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7900 \
    name weights_8_5_val8654 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_5_val8654 \
    op interface \
    ports { weights_8_5_val8654 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7901 \
    name weights_8_6_val8686 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_6_val8686 \
    op interface \
    ports { weights_8_6_val8686 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7902 \
    name weights_8_7_val8718 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_7_val8718 \
    op interface \
    ports { weights_8_7_val8718 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7903 \
    name weights_8_8_val8750 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_8_val8750 \
    op interface \
    ports { weights_8_8_val8750 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7904 \
    name weights_8_9_val8783 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_9_val8783 \
    op interface \
    ports { weights_8_9_val8783 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7905 \
    name weights_8_10_val8815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_10_val8815 \
    op interface \
    ports { weights_8_10_val8815 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7906 \
    name weights_8_11_val8847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_11_val8847 \
    op interface \
    ports { weights_8_11_val8847 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7907 \
    name weights_8_12_val8879 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_12_val8879 \
    op interface \
    ports { weights_8_12_val8879 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7908 \
    name weights_8_13_val8911 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_13_val8911 \
    op interface \
    ports { weights_8_13_val8911 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7909 \
    name weights_8_14_val8943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_14_val8943 \
    op interface \
    ports { weights_8_14_val8943 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7910 \
    name weights_8_15_val8975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_15_val8975 \
    op interface \
    ports { weights_8_15_val8975 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7911 \
    name weights_8_16_val9007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_16_val9007 \
    op interface \
    ports { weights_8_16_val9007 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7912 \
    name weights_8_17_val9039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_17_val9039 \
    op interface \
    ports { weights_8_17_val9039 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7913 \
    name weights_8_18_val9071 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_18_val9071 \
    op interface \
    ports { weights_8_18_val9071 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7914 \
    name weights_8_19_val9103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_19_val9103 \
    op interface \
    ports { weights_8_19_val9103 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7915 \
    name weights_8_20_val9135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_20_val9135 \
    op interface \
    ports { weights_8_20_val9135 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7916 \
    name weights_8_21_val9167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_21_val9167 \
    op interface \
    ports { weights_8_21_val9167 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7917 \
    name weights_8_22_val9199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_22_val9199 \
    op interface \
    ports { weights_8_22_val9199 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7918 \
    name weights_8_23_val9231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_23_val9231 \
    op interface \
    ports { weights_8_23_val9231 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7919 \
    name weights_8_24_val9263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_24_val9263 \
    op interface \
    ports { weights_8_24_val9263 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7920 \
    name weights_8_25_val9295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_25_val9295 \
    op interface \
    ports { weights_8_25_val9295 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7921 \
    name weights_8_26_val9327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_26_val9327 \
    op interface \
    ports { weights_8_26_val9327 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7922 \
    name weights_8_27_val9359 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_27_val9359 \
    op interface \
    ports { weights_8_27_val9359 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7923 \
    name weights_8_28_val9391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_28_val9391 \
    op interface \
    ports { weights_8_28_val9391 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7924 \
    name weights_8_29_val9423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_29_val9423 \
    op interface \
    ports { weights_8_29_val9423 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7925 \
    name weights_8_30_val9455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_30_val9455 \
    op interface \
    ports { weights_8_30_val9455 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7926 \
    name weights_8_31_val9487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_8_31_val9487 \
    op interface \
    ports { weights_8_31_val9487 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7927 \
    name weights_9_0_val9519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_0_val9519 \
    op interface \
    ports { weights_9_0_val9519 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7928 \
    name weights_9_1_val9551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_1_val9551 \
    op interface \
    ports { weights_9_1_val9551 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7929 \
    name weights_9_2_val9583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_2_val9583 \
    op interface \
    ports { weights_9_2_val9583 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7930 \
    name weights_9_3_val9615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_3_val9615 \
    op interface \
    ports { weights_9_3_val9615 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7931 \
    name weights_9_4_val9647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_4_val9647 \
    op interface \
    ports { weights_9_4_val9647 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7932 \
    name weights_9_5_val9679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_5_val9679 \
    op interface \
    ports { weights_9_5_val9679 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7933 \
    name weights_9_6_val9711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_6_val9711 \
    op interface \
    ports { weights_9_6_val9711 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7934 \
    name weights_9_7_val9743 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_7_val9743 \
    op interface \
    ports { weights_9_7_val9743 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7935 \
    name weights_9_8_val9775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_8_val9775 \
    op interface \
    ports { weights_9_8_val9775 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7936 \
    name weights_9_9_val9807 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_9_val9807 \
    op interface \
    ports { weights_9_9_val9807 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7937 \
    name weights_9_10_val9839 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_10_val9839 \
    op interface \
    ports { weights_9_10_val9839 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7938 \
    name weights_9_11_val9871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_11_val9871 \
    op interface \
    ports { weights_9_11_val9871 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7939 \
    name weights_9_12_val9903 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_12_val9903 \
    op interface \
    ports { weights_9_12_val9903 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7940 \
    name weights_9_13_val9935 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_13_val9935 \
    op interface \
    ports { weights_9_13_val9935 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7941 \
    name weights_9_14_val9967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_14_val9967 \
    op interface \
    ports { weights_9_14_val9967 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7942 \
    name weights_9_15_val9999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_15_val9999 \
    op interface \
    ports { weights_9_15_val9999 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7943 \
    name weights_9_16_val10031 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_16_val10031 \
    op interface \
    ports { weights_9_16_val10031 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7944 \
    name weights_9_17_val10063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_17_val10063 \
    op interface \
    ports { weights_9_17_val10063 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7945 \
    name weights_9_18_val10095 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_18_val10095 \
    op interface \
    ports { weights_9_18_val10095 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7946 \
    name weights_9_19_val10127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_19_val10127 \
    op interface \
    ports { weights_9_19_val10127 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7947 \
    name weights_9_20_val10159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_20_val10159 \
    op interface \
    ports { weights_9_20_val10159 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7948 \
    name weights_9_21_val10191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_21_val10191 \
    op interface \
    ports { weights_9_21_val10191 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7949 \
    name weights_9_22_val10223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_22_val10223 \
    op interface \
    ports { weights_9_22_val10223 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7950 \
    name weights_9_23_val10255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_23_val10255 \
    op interface \
    ports { weights_9_23_val10255 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7951 \
    name weights_9_24_val10287 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_24_val10287 \
    op interface \
    ports { weights_9_24_val10287 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7952 \
    name weights_9_25_val10319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_25_val10319 \
    op interface \
    ports { weights_9_25_val10319 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7953 \
    name weights_9_26_val10351 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_26_val10351 \
    op interface \
    ports { weights_9_26_val10351 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7954 \
    name weights_9_27_val10383 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_27_val10383 \
    op interface \
    ports { weights_9_27_val10383 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7955 \
    name weights_9_28_val10415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_28_val10415 \
    op interface \
    ports { weights_9_28_val10415 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7956 \
    name weights_9_29_val10447 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_29_val10447 \
    op interface \
    ports { weights_9_29_val10447 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7957 \
    name weights_9_30_val10479 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_30_val10479 \
    op interface \
    ports { weights_9_30_val10479 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7958 \
    name weights_9_31_val10511 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_9_31_val10511 \
    op interface \
    ports { weights_9_31_val10511 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7959 \
    name weights_10_0_val10543 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_0_val10543 \
    op interface \
    ports { weights_10_0_val10543 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7960 \
    name weights_10_1_val10575 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_1_val10575 \
    op interface \
    ports { weights_10_1_val10575 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7961 \
    name weights_10_2_val10607 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_2_val10607 \
    op interface \
    ports { weights_10_2_val10607 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7962 \
    name weights_10_3_val10639 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_3_val10639 \
    op interface \
    ports { weights_10_3_val10639 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7963 \
    name weights_10_4_val10671 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_4_val10671 \
    op interface \
    ports { weights_10_4_val10671 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7964 \
    name weights_10_5_val10703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_5_val10703 \
    op interface \
    ports { weights_10_5_val10703 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7965 \
    name weights_10_6_val10735 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_6_val10735 \
    op interface \
    ports { weights_10_6_val10735 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7966 \
    name weights_10_7_val10767 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_7_val10767 \
    op interface \
    ports { weights_10_7_val10767 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7967 \
    name weights_10_8_val10799 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_8_val10799 \
    op interface \
    ports { weights_10_8_val10799 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7968 \
    name weights_10_9_val10831 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_9_val10831 \
    op interface \
    ports { weights_10_9_val10831 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7969 \
    name weights_10_10_val10863 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_10_val10863 \
    op interface \
    ports { weights_10_10_val10863 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7970 \
    name weights_10_11_val10895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_11_val10895 \
    op interface \
    ports { weights_10_11_val10895 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7971 \
    name weights_10_12_val10927 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_12_val10927 \
    op interface \
    ports { weights_10_12_val10927 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7972 \
    name weights_10_13_val10959 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_13_val10959 \
    op interface \
    ports { weights_10_13_val10959 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7973 \
    name weights_10_14_val10991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_14_val10991 \
    op interface \
    ports { weights_10_14_val10991 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7974 \
    name weights_10_15_val11023 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_15_val11023 \
    op interface \
    ports { weights_10_15_val11023 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7975 \
    name weights_10_16_val11055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_16_val11055 \
    op interface \
    ports { weights_10_16_val11055 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7976 \
    name weights_10_17_val11087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_17_val11087 \
    op interface \
    ports { weights_10_17_val11087 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7977 \
    name weights_10_18_val11119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_18_val11119 \
    op interface \
    ports { weights_10_18_val11119 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7978 \
    name weights_10_19_val11151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_19_val11151 \
    op interface \
    ports { weights_10_19_val11151 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7979 \
    name weights_10_20_val11183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_20_val11183 \
    op interface \
    ports { weights_10_20_val11183 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7980 \
    name weights_10_21_val11215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_21_val11215 \
    op interface \
    ports { weights_10_21_val11215 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7981 \
    name weights_10_22_val11247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_22_val11247 \
    op interface \
    ports { weights_10_22_val11247 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7982 \
    name weights_10_23_val11279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_23_val11279 \
    op interface \
    ports { weights_10_23_val11279 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7983 \
    name weights_10_24_val11311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_24_val11311 \
    op interface \
    ports { weights_10_24_val11311 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7984 \
    name weights_10_25_val11343 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_25_val11343 \
    op interface \
    ports { weights_10_25_val11343 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7985 \
    name weights_10_26_val11375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_26_val11375 \
    op interface \
    ports { weights_10_26_val11375 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7986 \
    name weights_10_27_val11407 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_27_val11407 \
    op interface \
    ports { weights_10_27_val11407 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7987 \
    name weights_10_28_val11439 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_28_val11439 \
    op interface \
    ports { weights_10_28_val11439 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7988 \
    name weights_10_29_val11471 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_29_val11471 \
    op interface \
    ports { weights_10_29_val11471 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7989 \
    name weights_10_30_val11503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_30_val11503 \
    op interface \
    ports { weights_10_30_val11503 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7990 \
    name weights_10_31_val11535 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_10_31_val11535 \
    op interface \
    ports { weights_10_31_val11535 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7991 \
    name weights_11_0_val11567 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_0_val11567 \
    op interface \
    ports { weights_11_0_val11567 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7992 \
    name weights_11_1_val11599 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_1_val11599 \
    op interface \
    ports { weights_11_1_val11599 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7993 \
    name weights_11_2_val11631 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_2_val11631 \
    op interface \
    ports { weights_11_2_val11631 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7994 \
    name weights_11_3_val11663 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_3_val11663 \
    op interface \
    ports { weights_11_3_val11663 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7995 \
    name weights_11_4_val11695 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_4_val11695 \
    op interface \
    ports { weights_11_4_val11695 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7996 \
    name weights_11_5_val11727 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_5_val11727 \
    op interface \
    ports { weights_11_5_val11727 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7997 \
    name weights_11_6_val11759 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_6_val11759 \
    op interface \
    ports { weights_11_6_val11759 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7998 \
    name weights_11_7_val11791 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_7_val11791 \
    op interface \
    ports { weights_11_7_val11791 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7999 \
    name weights_11_8_val11823 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_8_val11823 \
    op interface \
    ports { weights_11_8_val11823 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8000 \
    name weights_11_9_val11855 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_9_val11855 \
    op interface \
    ports { weights_11_9_val11855 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8001 \
    name weights_11_10_val11887 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_10_val11887 \
    op interface \
    ports { weights_11_10_val11887 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8002 \
    name weights_11_11_val11919 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_11_val11919 \
    op interface \
    ports { weights_11_11_val11919 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8003 \
    name weights_11_12_val11951 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_12_val11951 \
    op interface \
    ports { weights_11_12_val11951 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8004 \
    name weights_11_13_val11983 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_13_val11983 \
    op interface \
    ports { weights_11_13_val11983 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8005 \
    name weights_11_14_val12015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_14_val12015 \
    op interface \
    ports { weights_11_14_val12015 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8006 \
    name weights_11_15_val12047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_15_val12047 \
    op interface \
    ports { weights_11_15_val12047 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8007 \
    name weights_11_16_val12079 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_16_val12079 \
    op interface \
    ports { weights_11_16_val12079 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8008 \
    name weights_11_17_val12111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_17_val12111 \
    op interface \
    ports { weights_11_17_val12111 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8009 \
    name weights_11_18_val12143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_18_val12143 \
    op interface \
    ports { weights_11_18_val12143 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8010 \
    name weights_11_19_val12175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_19_val12175 \
    op interface \
    ports { weights_11_19_val12175 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8011 \
    name weights_11_20_val12207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_20_val12207 \
    op interface \
    ports { weights_11_20_val12207 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8012 \
    name weights_11_21_val12239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_21_val12239 \
    op interface \
    ports { weights_11_21_val12239 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8013 \
    name weights_11_22_val12271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_22_val12271 \
    op interface \
    ports { weights_11_22_val12271 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8014 \
    name weights_11_23_val12303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_23_val12303 \
    op interface \
    ports { weights_11_23_val12303 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8015 \
    name weights_11_24_val12335 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_24_val12335 \
    op interface \
    ports { weights_11_24_val12335 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8016 \
    name weights_11_25_val12367 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_25_val12367 \
    op interface \
    ports { weights_11_25_val12367 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8017 \
    name weights_11_26_val12399 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_26_val12399 \
    op interface \
    ports { weights_11_26_val12399 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8018 \
    name weights_11_27_val12431 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_27_val12431 \
    op interface \
    ports { weights_11_27_val12431 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8019 \
    name weights_11_28_val12463 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_28_val12463 \
    op interface \
    ports { weights_11_28_val12463 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8020 \
    name weights_11_29_val12495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_29_val12495 \
    op interface \
    ports { weights_11_29_val12495 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8021 \
    name weights_11_30_val12527 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_30_val12527 \
    op interface \
    ports { weights_11_30_val12527 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8022 \
    name weights_11_31_val12559 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_11_31_val12559 \
    op interface \
    ports { weights_11_31_val12559 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8023 \
    name weights_12_0_val12591 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_0_val12591 \
    op interface \
    ports { weights_12_0_val12591 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8024 \
    name weights_12_1_val12623 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_1_val12623 \
    op interface \
    ports { weights_12_1_val12623 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8025 \
    name weights_12_2_val12655 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_2_val12655 \
    op interface \
    ports { weights_12_2_val12655 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8026 \
    name weights_12_3_val12687 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_3_val12687 \
    op interface \
    ports { weights_12_3_val12687 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8027 \
    name weights_12_4_val12719 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_4_val12719 \
    op interface \
    ports { weights_12_4_val12719 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8028 \
    name weights_12_5_val12751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_5_val12751 \
    op interface \
    ports { weights_12_5_val12751 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8029 \
    name weights_12_6_val12783 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_6_val12783 \
    op interface \
    ports { weights_12_6_val12783 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8030 \
    name weights_12_7_val12815 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_7_val12815 \
    op interface \
    ports { weights_12_7_val12815 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8031 \
    name weights_12_8_val12847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_8_val12847 \
    op interface \
    ports { weights_12_8_val12847 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8032 \
    name weights_12_9_val12879 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_9_val12879 \
    op interface \
    ports { weights_12_9_val12879 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8033 \
    name weights_12_10_val12911 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_10_val12911 \
    op interface \
    ports { weights_12_10_val12911 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8034 \
    name weights_12_11_val12943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_11_val12943 \
    op interface \
    ports { weights_12_11_val12943 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8035 \
    name weights_12_12_val12975 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_12_val12975 \
    op interface \
    ports { weights_12_12_val12975 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8036 \
    name weights_12_13_val13007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_13_val13007 \
    op interface \
    ports { weights_12_13_val13007 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8037 \
    name weights_12_14_val13039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_14_val13039 \
    op interface \
    ports { weights_12_14_val13039 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8038 \
    name weights_12_15_val13071 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_15_val13071 \
    op interface \
    ports { weights_12_15_val13071 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8039 \
    name weights_12_16_val13103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_16_val13103 \
    op interface \
    ports { weights_12_16_val13103 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8040 \
    name weights_12_17_val13135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_17_val13135 \
    op interface \
    ports { weights_12_17_val13135 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8041 \
    name weights_12_18_val13167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_18_val13167 \
    op interface \
    ports { weights_12_18_val13167 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8042 \
    name weights_12_19_val13199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_19_val13199 \
    op interface \
    ports { weights_12_19_val13199 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8043 \
    name weights_12_20_val13231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_20_val13231 \
    op interface \
    ports { weights_12_20_val13231 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8044 \
    name weights_12_21_val13263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_21_val13263 \
    op interface \
    ports { weights_12_21_val13263 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8045 \
    name weights_12_22_val13295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_22_val13295 \
    op interface \
    ports { weights_12_22_val13295 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8046 \
    name weights_12_23_val13327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_23_val13327 \
    op interface \
    ports { weights_12_23_val13327 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8047 \
    name weights_12_24_val13359 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_24_val13359 \
    op interface \
    ports { weights_12_24_val13359 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8048 \
    name weights_12_25_val13391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_25_val13391 \
    op interface \
    ports { weights_12_25_val13391 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8049 \
    name weights_12_26_val13423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_26_val13423 \
    op interface \
    ports { weights_12_26_val13423 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8050 \
    name weights_12_27_val13455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_27_val13455 \
    op interface \
    ports { weights_12_27_val13455 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8051 \
    name weights_12_28_val13487 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_28_val13487 \
    op interface \
    ports { weights_12_28_val13487 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8052 \
    name weights_12_29_val13519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_29_val13519 \
    op interface \
    ports { weights_12_29_val13519 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8053 \
    name weights_12_30_val13551 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_30_val13551 \
    op interface \
    ports { weights_12_30_val13551 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8054 \
    name weights_12_31_val13583 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_12_31_val13583 \
    op interface \
    ports { weights_12_31_val13583 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8055 \
    name weights_13_0_val13615 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_0_val13615 \
    op interface \
    ports { weights_13_0_val13615 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8056 \
    name weights_13_1_val13647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_1_val13647 \
    op interface \
    ports { weights_13_1_val13647 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8057 \
    name weights_13_2_val13679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_2_val13679 \
    op interface \
    ports { weights_13_2_val13679 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8058 \
    name weights_13_3_val13712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_3_val13712 \
    op interface \
    ports { weights_13_3_val13712 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8059 \
    name weights_13_4_val13744 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_4_val13744 \
    op interface \
    ports { weights_13_4_val13744 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8060 \
    name weights_13_5_val13776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_5_val13776 \
    op interface \
    ports { weights_13_5_val13776 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8061 \
    name weights_13_6_val13808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_6_val13808 \
    op interface \
    ports { weights_13_6_val13808 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8062 \
    name weights_13_7_val13840 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_7_val13840 \
    op interface \
    ports { weights_13_7_val13840 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8063 \
    name weights_13_8_val13872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_8_val13872 \
    op interface \
    ports { weights_13_8_val13872 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8064 \
    name weights_13_9_val13904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_9_val13904 \
    op interface \
    ports { weights_13_9_val13904 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8065 \
    name weights_13_10_val13936 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_10_val13936 \
    op interface \
    ports { weights_13_10_val13936 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8066 \
    name weights_13_11_val13968 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_11_val13968 \
    op interface \
    ports { weights_13_11_val13968 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8067 \
    name weights_13_12_val14000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_12_val14000 \
    op interface \
    ports { weights_13_12_val14000 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8068 \
    name weights_13_13_val14032 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_13_val14032 \
    op interface \
    ports { weights_13_13_val14032 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8069 \
    name weights_13_14_val14064 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_14_val14064 \
    op interface \
    ports { weights_13_14_val14064 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8070 \
    name weights_13_15_val14096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_15_val14096 \
    op interface \
    ports { weights_13_15_val14096 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8071 \
    name weights_13_16_val14128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_16_val14128 \
    op interface \
    ports { weights_13_16_val14128 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8072 \
    name weights_13_17_val14160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_17_val14160 \
    op interface \
    ports { weights_13_17_val14160 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8073 \
    name weights_13_18_val14192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_18_val14192 \
    op interface \
    ports { weights_13_18_val14192 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8074 \
    name weights_13_19_val14224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_19_val14224 \
    op interface \
    ports { weights_13_19_val14224 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8075 \
    name weights_13_20_val14257 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_20_val14257 \
    op interface \
    ports { weights_13_20_val14257 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8076 \
    name weights_13_21_val14289 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_21_val14289 \
    op interface \
    ports { weights_13_21_val14289 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8077 \
    name weights_13_22_val14321 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_22_val14321 \
    op interface \
    ports { weights_13_22_val14321 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8078 \
    name weights_13_23_val14353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_23_val14353 \
    op interface \
    ports { weights_13_23_val14353 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8079 \
    name weights_13_24_val14385 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_24_val14385 \
    op interface \
    ports { weights_13_24_val14385 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8080 \
    name weights_13_25_val14417 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_25_val14417 \
    op interface \
    ports { weights_13_25_val14417 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8081 \
    name weights_13_26_val14449 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_26_val14449 \
    op interface \
    ports { weights_13_26_val14449 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8082 \
    name weights_13_27_val14481 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_27_val14481 \
    op interface \
    ports { weights_13_27_val14481 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8083 \
    name weights_13_28_val14513 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_28_val14513 \
    op interface \
    ports { weights_13_28_val14513 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8084 \
    name weights_13_29_val14545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_29_val14545 \
    op interface \
    ports { weights_13_29_val14545 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8085 \
    name weights_13_30_val14577 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_30_val14577 \
    op interface \
    ports { weights_13_30_val14577 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8086 \
    name weights_13_31_val14609 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_13_31_val14609 \
    op interface \
    ports { weights_13_31_val14609 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8087 \
    name weights_14_0_val14641 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_0_val14641 \
    op interface \
    ports { weights_14_0_val14641 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8088 \
    name weights_14_1_val14673 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_1_val14673 \
    op interface \
    ports { weights_14_1_val14673 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8089 \
    name weights_14_2_val14705 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_2_val14705 \
    op interface \
    ports { weights_14_2_val14705 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8090 \
    name weights_14_3_val14737 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_3_val14737 \
    op interface \
    ports { weights_14_3_val14737 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8091 \
    name weights_14_4_val14769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_4_val14769 \
    op interface \
    ports { weights_14_4_val14769 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8092 \
    name weights_14_5_val14802 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_5_val14802 \
    op interface \
    ports { weights_14_5_val14802 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8093 \
    name weights_14_6_val14834 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_6_val14834 \
    op interface \
    ports { weights_14_6_val14834 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8094 \
    name weights_14_7_val14866 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_7_val14866 \
    op interface \
    ports { weights_14_7_val14866 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8095 \
    name weights_14_8_val14898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_8_val14898 \
    op interface \
    ports { weights_14_8_val14898 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8096 \
    name weights_14_9_val14930 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_9_val14930 \
    op interface \
    ports { weights_14_9_val14930 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8097 \
    name weights_14_10_val14962 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_10_val14962 \
    op interface \
    ports { weights_14_10_val14962 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8098 \
    name weights_14_11_val14994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_11_val14994 \
    op interface \
    ports { weights_14_11_val14994 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8099 \
    name weights_14_12_val15026 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_12_val15026 \
    op interface \
    ports { weights_14_12_val15026 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8100 \
    name weights_14_13_val15058 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_13_val15058 \
    op interface \
    ports { weights_14_13_val15058 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8101 \
    name weights_14_14_val15090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_14_val15090 \
    op interface \
    ports { weights_14_14_val15090 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8102 \
    name weights_14_15_val15122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_15_val15122 \
    op interface \
    ports { weights_14_15_val15122 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8103 \
    name weights_14_16_val15154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_16_val15154 \
    op interface \
    ports { weights_14_16_val15154 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8104 \
    name weights_14_17_val15186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_17_val15186 \
    op interface \
    ports { weights_14_17_val15186 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8105 \
    name weights_14_18_val15218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_18_val15218 \
    op interface \
    ports { weights_14_18_val15218 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8106 \
    name weights_14_19_val15250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_19_val15250 \
    op interface \
    ports { weights_14_19_val15250 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8107 \
    name weights_14_20_val15282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_20_val15282 \
    op interface \
    ports { weights_14_20_val15282 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8108 \
    name weights_14_21_val15314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_21_val15314 \
    op interface \
    ports { weights_14_21_val15314 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8109 \
    name weights_14_22_val15346 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_22_val15346 \
    op interface \
    ports { weights_14_22_val15346 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8110 \
    name weights_14_23_val15378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_23_val15378 \
    op interface \
    ports { weights_14_23_val15378 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8111 \
    name weights_14_24_val15410 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_24_val15410 \
    op interface \
    ports { weights_14_24_val15410 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8112 \
    name weights_14_25_val15442 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_25_val15442 \
    op interface \
    ports { weights_14_25_val15442 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8113 \
    name weights_14_26_val15474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_26_val15474 \
    op interface \
    ports { weights_14_26_val15474 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8114 \
    name weights_14_27_val15506 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_27_val15506 \
    op interface \
    ports { weights_14_27_val15506 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8115 \
    name weights_14_28_val15538 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_28_val15538 \
    op interface \
    ports { weights_14_28_val15538 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8116 \
    name weights_14_29_val15570 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_29_val15570 \
    op interface \
    ports { weights_14_29_val15570 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8117 \
    name weights_14_30_val15602 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_30_val15602 \
    op interface \
    ports { weights_14_30_val15602 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8118 \
    name weights_14_31_val15634 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_14_31_val15634 \
    op interface \
    ports { weights_14_31_val15634 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8119 \
    name weights_15_0_val15666 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_0_val15666 \
    op interface \
    ports { weights_15_0_val15666 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8120 \
    name weights_15_1_val15698 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_1_val15698 \
    op interface \
    ports { weights_15_1_val15698 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8121 \
    name weights_15_2_val15730 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_2_val15730 \
    op interface \
    ports { weights_15_2_val15730 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8122 \
    name weights_15_3_val15762 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_3_val15762 \
    op interface \
    ports { weights_15_3_val15762 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8123 \
    name weights_15_4_val15794 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_4_val15794 \
    op interface \
    ports { weights_15_4_val15794 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8124 \
    name weights_15_5_val15826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_5_val15826 \
    op interface \
    ports { weights_15_5_val15826 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8125 \
    name weights_15_6_val15858 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_6_val15858 \
    op interface \
    ports { weights_15_6_val15858 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8126 \
    name weights_15_7_val15890 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_7_val15890 \
    op interface \
    ports { weights_15_7_val15890 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8127 \
    name weights_15_8_val15922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_8_val15922 \
    op interface \
    ports { weights_15_8_val15922 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8128 \
    name weights_15_9_val15954 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_9_val15954 \
    op interface \
    ports { weights_15_9_val15954 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8129 \
    name weights_15_10_val15986 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_10_val15986 \
    op interface \
    ports { weights_15_10_val15986 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8130 \
    name weights_15_11_val16018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_11_val16018 \
    op interface \
    ports { weights_15_11_val16018 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8131 \
    name weights_15_12_val16050 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_12_val16050 \
    op interface \
    ports { weights_15_12_val16050 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8132 \
    name weights_15_13_val16082 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_13_val16082 \
    op interface \
    ports { weights_15_13_val16082 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8133 \
    name weights_15_14_val16114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_14_val16114 \
    op interface \
    ports { weights_15_14_val16114 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8134 \
    name weights_15_15_val16146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_15_val16146 \
    op interface \
    ports { weights_15_15_val16146 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8135 \
    name weights_15_16_val16178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_16_val16178 \
    op interface \
    ports { weights_15_16_val16178 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8136 \
    name weights_15_17_val16210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_17_val16210 \
    op interface \
    ports { weights_15_17_val16210 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8137 \
    name weights_15_18_val16242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_18_val16242 \
    op interface \
    ports { weights_15_18_val16242 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8138 \
    name weights_15_19_val16274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_19_val16274 \
    op interface \
    ports { weights_15_19_val16274 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8139 \
    name weights_15_20_val16306 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_20_val16306 \
    op interface \
    ports { weights_15_20_val16306 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8140 \
    name weights_15_21_val16338 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_21_val16338 \
    op interface \
    ports { weights_15_21_val16338 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8141 \
    name weights_15_22_val16370 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_22_val16370 \
    op interface \
    ports { weights_15_22_val16370 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8142 \
    name weights_15_23_val16402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_23_val16402 \
    op interface \
    ports { weights_15_23_val16402 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8143 \
    name weights_15_24_val16434 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_24_val16434 \
    op interface \
    ports { weights_15_24_val16434 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8144 \
    name weights_15_25_val16466 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_25_val16466 \
    op interface \
    ports { weights_15_25_val16466 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8145 \
    name weights_15_26_val16498 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_26_val16498 \
    op interface \
    ports { weights_15_26_val16498 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8146 \
    name weights_15_27_val16530 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_27_val16530 \
    op interface \
    ports { weights_15_27_val16530 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8147 \
    name weights_15_28_val16562 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_28_val16562 \
    op interface \
    ports { weights_15_28_val16562 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8148 \
    name weights_15_29_val16594 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_29_val16594 \
    op interface \
    ports { weights_15_29_val16594 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8149 \
    name weights_15_30_val16626 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_30_val16626 \
    op interface \
    ports { weights_15_30_val16626 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8150 \
    name weights_15_31_val16658 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights_15_31_val16658 \
    op interface \
    ports { weights_15_31_val16658 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8151 \
    name input_0_val32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_0_val32 \
    op interface \
    ports { input_0_val32 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8152 \
    name input_1_val64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_val64 \
    op interface \
    ports { input_1_val64 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8153 \
    name input_2_val96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_2_val96 \
    op interface \
    ports { input_2_val96 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8154 \
    name input_3_val128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_3_val128 \
    op interface \
    ports { input_3_val128 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8155 \
    name input_4_val160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_4_val160 \
    op interface \
    ports { input_4_val160 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8156 \
    name input_5_val192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_5_val192 \
    op interface \
    ports { input_5_val192 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8157 \
    name input_6_val224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_6_val224 \
    op interface \
    ports { input_6_val224 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8158 \
    name input_7_val256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_7_val256 \
    op interface \
    ports { input_7_val256 { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8159 \
    name hidden_state_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_0_read \
    op interface \
    ports { hidden_state_0_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8160 \
    name hidden_state_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_1_read \
    op interface \
    ports { hidden_state_1_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8161 \
    name hidden_state_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_2_read \
    op interface \
    ports { hidden_state_2_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8162 \
    name hidden_state_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_3_read \
    op interface \
    ports { hidden_state_3_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8163 \
    name hidden_state_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_4_read \
    op interface \
    ports { hidden_state_4_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8164 \
    name hidden_state_5_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_5_read \
    op interface \
    ports { hidden_state_5_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8165 \
    name hidden_state_6_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_6_read \
    op interface \
    ports { hidden_state_6_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8166 \
    name hidden_state_7_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_7_read \
    op interface \
    ports { hidden_state_7_read { I 12 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8167 \
    name output_vectors_0_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0_0_out \
    op interface \
    ports { output_vectors_0_0_out { O 12 vector } output_vectors_0_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8168 \
    name output_vectors_1_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1_0_out \
    op interface \
    ports { output_vectors_1_0_out { O 12 vector } output_vectors_1_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8169 \
    name output_vectors_2_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2_0_out \
    op interface \
    ports { output_vectors_2_0_out { O 12 vector } output_vectors_2_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8170 \
    name output_vectors_3_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3_0_out \
    op interface \
    ports { output_vectors_3_0_out { O 12 vector } output_vectors_3_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName network_top_flow_control_loop_pipe_sequential_init_U
set CompName network_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix network_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


