{
    "DESIGN_NAME": "error_detector_wrapper",
    "VERILOG_FILES": ["error-resilient-processor/src/error_detector_wrapper.v",
                      "error-resilient-processor/src/trc_new.v",
                      "error-resilient-processor/src/error_detector.v"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20,
    "DESIGN_IS_CORE": "false",
    "PL_SKIP_INITIAL_PLACEMENT": "false",
    "FP_CORE_UTIL": 100,
    "PL_TARGET_DENSITY": 0.80,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 30 30",
    "FP_PDN_VPITCH": 45.0,
    "FP_PDN_HPITCH": 45.0
}