# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do IITB_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:44:46 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_4bit
# -- Compiling architecture struct of Register_4bit
# End time: 11:44:47 on May 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:44:47 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 11:44:47 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:44:47 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE10
# -- Compiling architecture struct of SE10
# End time: 11:44:47 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:44:47 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE7
# -- Compiling architecture struct of SE7
# End time: 11:44:47 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:44:47 on May 03,2023
# vcom -reportprogress 300 -93 -work work C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_decode
# -- Compiling architecture instr_decode_arch of instr_decode
# End time: 11:44:47 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.instr_decode
# vsim work.instr_decode 
# Start time: 11:45:26 on May 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instr_decode(instr_decode_arch)
# Loading work.se10(struct)
# Loading work.se7(struct)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder(behave)
# Loading work.register_4bit(struct)
vsim work.instr_decode
# End time: 11:45:32 on May 03,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.instr_decode 
# Start time: 11:45:32 on May 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instr_decode(instr_decode_arch)
# Loading work.se10(struct)
# Loading work.se7(struct)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adder(behave)
# Loading work.register_4bit(struct)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/instr_decode/Instruction \
sim:/instr_decode/PC_in \
sim:/instr_decode/RS1 \
sim:/instr_decode/RS2 \
sim:/instr_decode/RD \
sim:/instr_decode/ALU_sel \
sim:/instr_decode/D3_MUX \
sim:/instr_decode/CZ \
sim:/instr_decode/ALU3_MUX \
sim:/instr_decode/Imm \
sim:/instr_decode/RF_wr \
sim:/instr_decode/C_modified \
sim:/instr_decode/Z_modified \
sim:/instr_decode/Mem_wr \
sim:/instr_decode/Carry_sel \
sim:/instr_decode/CPL \
sim:/instr_decode/WB_MUX \
sim:/instr_decode/OP \
sim:/instr_decode/PC_ID \
sim:/instr_decode/LM_SM_hazard \
sim:/instr_decode/clk \
sim:/instr_decode/count \
sim:/instr_decode/Imm6_out \
sim:/instr_decode/Imm9_out \
sim:/instr_decode/counter_in \
sim:/instr_decode/counter_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Harsh Raj  Hostname: LAPTOP-DQHRK4AS  ProcessID: 41980
#           Attempting to use alternate WLF file "./wlft95011v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft95011v
force -freeze sim:/instr_decode/Instruction 0111010010101010 0
force -freeze sim:/instr_decode/clk 1 0, 0 {50 ps} -r 100
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /instr_decode/ad
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /instr_decode/ad
run
run
run
run
run
run
run
run
# End time: 11:46:54 on May 03,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 4
