0.6
2019.1
May 24 2019
15:06:07
U:/DSDLab/Experiment1/BCD_adder/BCD_adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sim_1/new/BCD_adder_tb.v,1615247092,verilog,,,,BCD_adder_tb,,,,,,,,
U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/hdl/BCD_adder_wrapper.v,1615248246,verilog,,U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sim_1/new/BCD_adder_tb.v,,BCD_adder_wrapper,,,,,,,,
U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/ip/BCD_adder_xlconstant_0_0/sim/BCD_adder_xlconstant_0_0.v,1615245270,verilog,,U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/sim/BCD_adder.v,,BCD_adder_xlconstant_0_0,,,,,,,,
U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/sim/BCD_adder.v,1615251192,verilog,,U:/DSDLab/Experiment1/BCD_adder/BCD_adder.srcs/sources_1/bd/BCD_adder/hdl/BCD_adder_wrapper.v,,BCD_adder,,,,,,,,
Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_HalfAdder_0_2/sim/FullAdder_HalfAdder_0_2.v,1615237066,verilog,,Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_HalfAdder_0_3/src/HalfAdder_util_vector_logic_0_0/sim/HalfAdder_util_vector_logic_0_0.v,,FullAdder_HalfAdder_0_2,,,,,,,,
Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.ip_user_files/bd/FullAdder/ip/FullAdder_HalfAdder_0_3/sim/FullAdder_HalfAdder_0_3.v,1615237067,verilog,,Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.ip_user_files/bd/FullAdder/sim/FullAdder.v,,FullAdder_HalfAdder_0_3,,,,,,,,
Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.srcs/sim_1/new/FullAdder_tb.v,1615237022,verilog,,,,FullAdder_tb,,,,,,,,
Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.srcs/sim_1/new/HalfAdder_tb.v,1615235784,verilog,,,,HalfAdder_tb,,,,,,,,
Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.srcs/sources_1/bd/FullAdder/hdl/FullAdder_wrapper.v,1615237066,verilog,,Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.srcs/sim_1/new/FullAdder_tb.v,,FullAdder_wrapper,,,,,,,,
Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.srcs/sources_1/imports/hdl/HalfAdder_wrapper.v,1615217431,verilog,,Y:/University/Term4/DSDLab/BCD_adder/BCD_adder.srcs/sim_1/new/HalfAdder_tb.v,,HalfAdder_wrapper,,,,,,,,
