Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 31 19:46:50 2024
| Host         : DESKTOP-IDPMHE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file detectorAuxilio_timing_summary_routed.rpt -pb detectorAuxilio_timing_summary_routed.pb -rpx detectorAuxilio_timing_summary_routed.rpx -warn_on_violation
| Design       : detectorAuxilio
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.829        0.000                      0                   41        0.181        0.000                      0                   41        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.829        0.000                      0                   41        0.181        0.000                      0                   41        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[10]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[10]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[13]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[13]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[18]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[18]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[21]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[21]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[23]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[23]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[2]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.583ns (30.596%)  route 1.322ns (69.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.505    12.314    detecSec/aux[23]_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[5]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.143    detecSec/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.804ns  (logic 0.583ns (32.312%)  route 1.221ns (67.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.404    12.213    detecSec/aux[23]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[0]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_CE)      -0.169    15.179    detecSec/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.804ns  (logic 0.583ns (32.312%)  route 1.221ns (67.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.404    12.213    detecSec/aux[23]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[12]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_CE)      -0.169    15.179    detecSec/aux_reg[12]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.804ns  (logic 0.583ns (32.312%)  route 1.221ns (67.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 10.408 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     6.491 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     8.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.668 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.740    10.408    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.459    10.867 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.817    11.685    detecSec/d_S
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.809 r  detecSec/aux[23]_i_1/O
                         net (fo=24, routed)          0.404    12.213    detecSec/aux[23]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    14.954    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[14]/C
                         clock pessimism              0.429    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X42Y56         FDRE (Setup_fdre_C_CE)      -0.169    15.179    detecSec/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  2.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  detecSec/aux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  detecSec/aux_reg[15]/Q
                         net (fo=2, routed)           0.122     1.763    detecSec/p_1_in[23]
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[23]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.066     1.582    detecSec/aux_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  detecSec/aux_reg[2]/Q
                         net (fo=2, routed)           0.128     1.769    detecSec/p_1_in[10]
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[10]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.070     1.583    detecSec/aux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detecSec/aux_reg[12]/Q
                         net (fo=2, routed)           0.110     1.774    detecSec/p_1_in[20]
    SLICE_X41Y56         FDRE                                         r  detecSec/aux_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  detecSec/aux_reg[20]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070     1.586    detecSec/aux_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.908%)  route 0.119ns (42.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  detecSec/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detecSec/aux_reg[6]/Q
                         net (fo=2, routed)           0.119     1.783    detecSec/p_1_in[14]
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[14]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.076     1.592    detecSec/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 edgeDetector/d_S_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edgeDetector/d_S_2_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.474%)  route 0.147ns (43.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 7.017 - 5.000 ) 
    Source Clock Delay      (SCD):    1.500ns = ( 6.500 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     5.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     5.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     6.500    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  edgeDetector/d_S_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.146     6.646 r  edgeDetector/d_S_reg/Q
                         net (fo=2, routed)           0.147     6.793    edgeDetector/d_S
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.045     6.838 r  edgeDetector/d_S_2_i_1/O
                         net (fo=1, routed)           0.000     6.838    edgeDetector/d_S_2_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  edgeDetector/d_S_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    L16                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     5.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     6.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     7.017    edgeDetector/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  edgeDetector/d_S_2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.516    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.098     6.614    edgeDetector/d_S_2_reg
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.500%)  route 0.191ns (57.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  detecSec/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  detecSec/aux_reg[3]/Q
                         net (fo=2, routed)           0.191     1.832    detecSec/p_1_in[11]
    SLICE_X41Y56         FDRE                                         r  detecSec/aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  detecSec/aux_reg[11]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070     1.583    detecSec/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  detecSec/aux_reg[10]/Q
                         net (fo=2, routed)           0.181     1.822    detecSec/p_1_in[18]
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[18]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.070     1.570    detecSec/aux_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.419%)  route 0.191ns (57.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  detecSec/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  detecSec/aux_reg[5]/Q
                         net (fo=2, routed)           0.191     1.832    detecSec/p_1_in[13]
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  detecSec/aux_reg[13]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.066     1.579    detecSec/aux_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.371%)  route 0.155ns (48.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detecSec/aux_reg[0]/Q
                         net (fo=2, routed)           0.155     1.819    detecSec/p_1_in[8]
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[8]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.064     1.564    detecSec/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 detecSec/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detecSec/aux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.389%)  route 0.175ns (51.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.500    detecSec/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  detecSec/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  detecSec/aux_reg[1]/Q
                         net (fo=2, routed)           0.175     1.839    detecSec/p_1_in[9]
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.017    detecSec/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  detecSec/aux_reg[9]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.064     1.580    detecSec/aux_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y56    detecSec/aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y55    detecSec/aux_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56    detecSec/aux_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y56    detecSec/aux_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y55    detecSec/aux_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y56    detecSec/aux_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y56    detecSec/aux_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y56    detecSec/aux_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y56    detecSec/aux_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y55    detecSec/aux_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56    detecSec/aux_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y55    detecSec/aux_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56    detecSec/aux_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y55    detecSec/aux_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56    edgeDetector/d_S_2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55    edgeDetector/d_S_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y55    detecSec/aux_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56    detecSec/aux_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y55    detecSec/aux_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56    detecSec/aux_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y56    detecSec/aux_reg[16]/C



