\hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase}{}\doxysection{v8\+::internal\+::Shared\+Macro\+Assembler\+Base Class Reference}
\label{classv8_1_1internal_1_1SharedMacroAssemblerBase}\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}


{\ttfamily \#include $<$macro-\/assembler-\/shared-\/ia32-\/x64.\+h$>$}



Inheritance diagram for v8\+::internal\+::Shared\+Macro\+Assembler\+Base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Shared\+Macro\+Assembler\+Base\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structv8_1_1internal_1_1SharedMacroAssemblerBase_1_1AvxHelper}{Avx\+Helper}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, uint32\+\_\+t src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_af86d024bbb99f209d84d9b04cb00d325}{Move}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}{Add}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Immediate}{Immediate}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}{And}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Immediate}{Immediate}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a67f3fcaf96ff8d9aa9d3395a9bbe6d0d}{Movhps}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a8ef692efe26bbbf609d479d1c92462cb}{Movlps}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59b786f4b09f8bf5b1cae6d2e1a6d736}{Blendvps}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} mask)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5391d405ddb78a0c77f630089a103d90}{Blendvpd}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} mask)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a37032c0e50024dcffebc5ca6226d05db}{Pblendvb}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} mask)
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4aaf64773ed865bb43e09446d62cf8b4}{Pinsrb}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, Op src2, uint8\+\_\+t imm8, uint32\+\_\+t $\ast$load\+\_\+pc\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}})
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae25875465f903c89f9a5b958a123729f}{Pinsrw}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, Op src2, uint8\+\_\+t imm8, uint32\+\_\+t $\ast$load\+\_\+pc\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}})
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b}{Pshufb}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, Op mask)
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a100956e76a579762fd072f4172243806}{Pshufb}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, Op mask)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_abd064d4b410d3c9fc7393c0679c8dd4e}{Shufps}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, uint8\+\_\+t imm8)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_af70693a8b94b24940c6e753368940a07}{F64x2\+Extract\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, uint8\+\_\+t lane)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a77a139462f679777bf1912966d4030d4}{F64x2\+Replace\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} rep, uint8\+\_\+t lane)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a325590f46df764bd96eb901871535a07}{F64x2\+Min}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad5b0c25b7bd5dd58317f808f6738f87b}{F64x2\+Max}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1057ca0b88ebeebbdf17924416331ea9}{F32x4\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6603a037764c7520ff819384106db9e0}{F32x4\+Extract\+Lane}} (\mbox{\hyperlink{namespacev8_1_1internal_ab0d89e84b22ac2942b273362f8f2e371}{Float\+Register}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, uint8\+\_\+t lane)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6a105a55a069f72c7e03101715876eb2}{F32x4\+Min}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1400943bca85eec45f8880d27e49fba8}{F32x4\+Max}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_af3a22ab5a9030f3b8334b3d2693c1ec4}{S128\+Store32\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, uint8\+\_\+t laneidx)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9005893a61115aab8bfc18afcc230e52}{I8x16\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a432ee3b5e4e6f538df889d9e07dbf33e}{I8x16\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9819b68665a91d481dbdb9eb0fd2b906}{I8x16\+Shl}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, uint8\+\_\+t src2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_af49eb93e1a2c49207fa6099a4382c755}{I8x16\+Shl}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp3)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ac15870b4ceacca33853234237cde0ac7}{I8x16\+ShrS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, uint8\+\_\+t src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a16309518f5d667687ebc9bffe9f56baf}{I8x16\+ShrS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp3)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a61ea0e09a65d9f51752906fc88d9d921}{I8x16\+ShrU}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, uint8\+\_\+t src2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fa38f3f846db6982ad61375e7ea0cf}{I8x16\+ShrU}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp3)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_adb70190cfb0e51439e7926841b375678}{I16x8\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_af5f500ed5200790df4146d7b4d1e9c51}{I16x8\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18ed8f6c7b1663ba11312dfc95978398}{I16x8\+Ext\+Mul\+Low}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scrat, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\+\_\+signed}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49c5c9bd5c7b25914b94616df4452da8}{I16x8\+Ext\+Mul\+HighS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_aec922a1a1f7795cd364e6302c225f858}{I16x8\+Ext\+Mul\+HighU}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a426489e8b90f9aa8a92bb76f9f756e50}{I16x8\+SConvert\+I8x16\+High}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1256b586cfd07644c1fdb156def3587b}{I16x8\+UConvert\+I8x16\+High}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa4580a81c670ee707b1155ac3dc4fc33}{I16x8\+Q15\+Mul\+RSatS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa7866b8061c923834b1aaab2dcee489f}{I16x8\+Dot\+I8x16\+I7x16S}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4c6738612914b22f79ff565a2441685a}{I32x4\+Dot\+I8x16\+I7x16\+AddS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src3, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} splat\+\_\+reg)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_aed1a2b5817f08dfd2e6d99209b6cfd03}{I32x4\+Ext\+Add\+Pairwise\+I16x8U}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a93464dfb9677d31add184d9599d2c36c}{I32x4\+Ext\+Mul}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} low, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\+\_\+signed}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a80b1ece7368ca9b1c70641cbff42bab0}{I32x4\+SConvert\+I16x8\+High}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18cbe25ee13d0e45cede251d9a0ef5f4}{I32x4\+UConvert\+I16x8\+High}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_acb5588d7e0caaf56a3bdab85d6953d7c}{I64x2\+Neg}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a223ccde62e99cdc0a3203e610fc7c635}{I64x2\+Abs}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1f8ff536f686b8549762a01c165e1a62}{I64x2\+GtS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src0, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1ebd241904fd5a42f7391bfadf76cd38}{I64x2\+GeS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src0, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a823bd7f024c0316f8c2410cc4d7e39f4}{I64x2\+ShrS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, uint8\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}}, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} xmm\+\_\+tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad349b7b7312d25114b822e9cd97ca7b9}{I64x2\+ShrS}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}}, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} xmm\+\_\+tmp, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} xmm\+\_\+shift, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} tmp\+\_\+shift)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_afdb4ba1d36704c6e7d30973b389418b1}{I64x2\+Mul}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} lhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} rhs, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9156b311bd9cb7d13b19cf85ec348db7}{I64x2\+Ext\+Mul}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} low, \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\+\_\+signed}})
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a92fd1ba0ae3516a14a6930b65900ab57}{I64x2\+SConvert\+I32x4\+High}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad3d4c2dad1940362543f2869cd244e98}{I64x2\+UConvert\+I32x4\+High}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a3811f98186f48cbe0e645c0b6b6235f2}{S128\+Not}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_aaa7e1253d1e234189ddb4e2ce8fb583a}{S128\+Select}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} mask, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5b710e5e402726e286d60752b27d84eb}{S128\+Load8\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a033e0fdaa3c0ca697e772b412e81fbd7}{S128\+Load16\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ab948ae66fa56a383a1b5466cae973c52}{S128\+Load32\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} src)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49cce3e0a343fe846415232bdf0786c3}{S128\+Store64\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src, uint8\+\_\+t laneidx)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a938d2f879c16acd5fc31f728a196afd7}{F64x2\+Qfma}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src3, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a34ef98708dfd686c5810bf6fdc8d70af}{F64x2\+Qfms}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src3, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae20eba145d44a356faa85480cf8ffad8}{F32x4\+Qfma}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src3, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a0530590e0488e8e6b3400280861c2f1f}{F32x4\+Qfms}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src2, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src3, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} tmp)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}{Macro\+Assembler\+Base}} (\mbox{\hyperlink{classv8_1_1internal_1_1Isolate}{Isolate}} $\ast$\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, \mbox{\hyperlink{namespacev8_1_1internal_a46f8496fa0c6e0a89acf3e6b8c660205}{Code\+Object\+Required}} create\+\_\+code\+\_\+object, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBuffer}{Assembler\+Buffer}} $>$ buffer=\{\})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1e7e138cff056c2be72f15c5fc7fd640}{Macro\+Assembler\+Base}} (\mbox{\hyperlink{classv8_1_1internal_1_1Isolate}{Isolate}} $\ast$\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, \mbox{\hyperlink{namespacev8_1_1internal_ae453601756450bddeee6c4eca7eeb9c3}{Maybe\+Assembler\+Zone}} \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc2cd4437fea7b9ae8a8caa0dc01776d}{zone}}, \mbox{\hyperlink{namespacev8_1_1internal_a46f8496fa0c6e0a89acf3e6b8c660205}{Code\+Object\+Required}} create\+\_\+code\+\_\+object, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBuffer}{Assembler\+Buffer}} $>$ buffer=\{\})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_acf6ce28468527ae8e4f12eacf08e8aed}{Macro\+Assembler\+Base}} (\mbox{\hyperlink{classv8_1_1internal_1_1Isolate}{Isolate}} $\ast$\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, const \mbox{\hyperlink{structv8_1_1internal_1_1AssemblerOptions}{Assembler\+Options}} \&\mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBase_a0658734b4ed4c8c50a5c06c9a9c7c3c9}{options}}, \mbox{\hyperlink{namespacev8_1_1internal_a46f8496fa0c6e0a89acf3e6b8c660205}{Code\+Object\+Required}} create\+\_\+code\+\_\+object, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBuffer}{Assembler\+Buffer}} $>$ buffer=\{\})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a36d24606d95864ddb43fbf35353ea0bc}{Macro\+Assembler\+Base}} (\mbox{\hyperlink{classv8_1_1internal_1_1Isolate}{Isolate}} $\ast$\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, \mbox{\hyperlink{namespacev8_1_1internal_ae453601756450bddeee6c4eca7eeb9c3}{Maybe\+Assembler\+Zone}} \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc2cd4437fea7b9ae8a8caa0dc01776d}{zone}}, \mbox{\hyperlink{structv8_1_1internal_1_1AssemblerOptions}{Assembler\+Options}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBase_a0658734b4ed4c8c50a5c06c9a9c7c3c9}{options}}, \mbox{\hyperlink{namespacev8_1_1internal_a46f8496fa0c6e0a89acf3e6b8c660205}{Code\+Object\+Required}} create\+\_\+code\+\_\+object, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBuffer}{Assembler\+Buffer}} $>$ buffer=\{\})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_af43049f7a23f17dae47ed48502f2cb07}{Macro\+Assembler\+Base}} (\mbox{\hyperlink{namespacev8_1_1internal_ae453601756450bddeee6c4eca7eeb9c3}{Maybe\+Assembler\+Zone}} \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc2cd4437fea7b9ae8a8caa0dc01776d}{zone}}, \mbox{\hyperlink{structv8_1_1internal_1_1AssemblerOptions}{Assembler\+Options}} \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBase_a0658734b4ed4c8c50a5c06c9a9c7c3c9}{options}}, \mbox{\hyperlink{namespacev8_1_1internal_a46f8496fa0c6e0a89acf3e6b8c660205}{Code\+Object\+Required}} create\+\_\+code\+\_\+object, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBuffer}{Assembler\+Buffer}} $>$ buffer=\{\})
\end{DoxyCompactItemize}
\doxysubsection*{Protected Types}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$typename Op $>$ }\\using \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a655fdb6e5fa8360daa306dce37121aef}{Avx\+Fn}} = void(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, Op, uint8\+\_\+t)
\item 
{\footnotesize template$<$typename Op $>$ }\\using \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a088f43f30f16941b5b874ee9f4c098fc}{No\+Avx\+Fn}} = void(Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, Op, uint8\+\_\+t)
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a}{Pinsr\+Helper}} (\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$assm, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a655fdb6e5fa8360daa306dce37121aef}{Avx\+Fn}}$<$ Op $>$ avx, \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a088f43f30f16941b5b874ee9f4c098fc}{No\+Avx\+Fn}}$<$ Op $>$ noavx, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} src1, Op src2, uint8\+\_\+t imm8, uint32\+\_\+t $\ast$load\+\_\+pc\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}, std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$ feature=std\+::nullopt)
\end{DoxyCompactItemize}
\doxysubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b}{I8x16\+Splat\+Pre\+Avx2}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, Op src, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} scratch)
\item 
{\footnotesize template$<$typename Op $>$ }\\void \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294}{I16x8\+Splat\+Pre\+Avx2}} (\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}} dst, Op src)
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 110 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.



\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a655fdb6e5fa8360daa306dce37121aef}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a655fdb6e5fa8360daa306dce37121aef}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!AvxFn@{AvxFn}}
\index{AvxFn@{AvxFn}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{AvxFn}{AvxFn}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
using \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a655fdb6e5fa8360daa306dce37121aef}{v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Avx\+Fn}} =  void (Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, \mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, Op, uint8\+\_\+t)\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 570 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a088f43f30f16941b5b874ee9f4c098fc}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a088f43f30f16941b5b874ee9f4c098fc}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!NoAvxFn@{NoAvxFn}}
\index{NoAvxFn@{NoAvxFn}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{NoAvxFn}{NoAvxFn}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
using \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a088f43f30f16941b5b874ee9f4c098fc}{v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+No\+Avx\+Fn}} =  void (Assembler\+::$\ast$)(\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}, Op, uint8\+\_\+t)\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 572 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Add@{Add}}
\index{Add@{Add}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Add()}{Add()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Add (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Immediate}{Immediate}}}]{src }\end{DoxyParamCaption})}



Definition at line 54 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{54                                                               \{}
\DoxyCodeLine{55   \textcolor{comment}{// Helper to paper over the different assembler function names.}}
\DoxyCodeLine{56 \textcolor{preprocessor}{\#if V8\_TARGET\_ARCH\_IA32}}
\DoxyCodeLine{57   \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a4b9a88ea4a7a7474f53ec8bd8e90a61e}{add}}(dst, src);}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#elif V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{59   addq(dst, src);}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#error Unsupported target architecture.}}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{63 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::add().



Referenced by I8x16\+Shl(), I8x16\+Shr\+S(), and I8x16\+Shr\+U().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!And@{And}}
\index{And@{And}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{And()}{And()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+And (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Immediate}{Immediate}}}]{src }\end{DoxyParamCaption})}



Definition at line 65 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{65                                                               \{}
\DoxyCodeLine{66   \textcolor{comment}{// Helper to paper over the different assembler function names.}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#if V8\_TARGET\_ARCH\_IA32}}
\DoxyCodeLine{68   \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a1824a7c23f6ecfd2bc8aaf29febb2774}{and\_}}(dst, src);}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#elif V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{70   \textcolor{keywordflow}{if} (is\_uint32(src.value())) \{}
\DoxyCodeLine{71     andl(dst, src);}
\DoxyCodeLine{72   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{73     andq(dst, src);}
\DoxyCodeLine{74   \}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#error Unsupported target architecture.}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{78 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::and\+\_\+(), and v8\+::internal\+::\+Immediate\+::value().



Referenced by I64x2\+Shr\+S(), I8x16\+Shl(), I8x16\+Shr\+S(), and I8x16\+Shr\+U().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5391d405ddb78a0c77f630089a103d90}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5391d405ddb78a0c77f630089a103d90}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Blendvpd@{Blendvpd}}
\index{Blendvpd@{Blendvpd}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Blendvpd()}{Blendvpd()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Blendvpd (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{mask }\end{DoxyParamCaption})}



Definition at line 105 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{106                                                                             \{}
\DoxyCodeLine{107   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{108     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{109     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a1f77e2cb7c4ca2c1ce2e060febcafd4e}{vblendvpd}}(dst, src1, src2, mask);}
\DoxyCodeLine{110   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{111     CpuFeatureScope scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{112     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(mask, xmm0);}
\DoxyCodeLine{113     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst, src1);}
\DoxyCodeLine{114     blendvpd(dst, src2);}
\DoxyCodeLine{115   \}}
\DoxyCodeLine{116 \}}

\end{DoxyCode}


References DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::vblendvpd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5391d405ddb78a0c77f630089a103d90_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59b786f4b09f8bf5b1cae6d2e1a6d736}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59b786f4b09f8bf5b1cae6d2e1a6d736}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Blendvps@{Blendvps}}
\index{Blendvps@{Blendvps}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Blendvps()}{Blendvps()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Blendvps (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{mask }\end{DoxyParamCaption})}



Definition at line 118 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{119                                                                             \{}
\DoxyCodeLine{120   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{121     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{122     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a4c28c7882a2a82ea695c4700ffd08c47}{vblendvps}}(dst, src1, src2, mask);}
\DoxyCodeLine{123   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{124     CpuFeatureScope scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{125     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(mask, xmm0);}
\DoxyCodeLine{126     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst, src1);}
\DoxyCodeLine{127     blendvps(dst, src2);}
\DoxyCodeLine{128   \}}
\DoxyCodeLine{129 \}}

\end{DoxyCode}


References DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::vblendvps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59b786f4b09f8bf5b1cae6d2e1a6d736_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6603a037764c7520ff819384106db9e0}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6603a037764c7520ff819384106db9e0}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F32x4ExtractLane@{F32x4ExtractLane}}
\index{F32x4ExtractLane@{F32x4ExtractLane}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F32x4ExtractLane()}{F32x4ExtractLane()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F32x4\+Extract\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacev8_1_1internal_ab0d89e84b22ac2942b273362f8f2e371}{Float\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{uint8\+\_\+t}]{lane }\end{DoxyParamCaption})}



Definition at line 359 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{360                                                                                \{}
\DoxyCodeLine{361   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{362   \mbox{\hyperlink{src_2base_2logging_8h_af1a711c8d5520dff78858ddefd2ad668}{DCHECK\_LT}}(lane, 4);}
\DoxyCodeLine{363   \textcolor{comment}{// These instructions are shorter than insertps, but will leave junk in}}
\DoxyCodeLine{364   \textcolor{comment}{// the top lanes of dst.}}
\DoxyCodeLine{365   \textcolor{keywordflow}{if} (lane == 0) \{}
\DoxyCodeLine{366     \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{367       Movaps(dst, src);}
\DoxyCodeLine{368     \}}
\DoxyCodeLine{369   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (lane == 1) \{}
\DoxyCodeLine{370     Movshdup(dst, src);}
\DoxyCodeLine{371   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (lane == 2 \&\& dst == src) \{}
\DoxyCodeLine{372     \textcolor{comment}{// Check dst == src to avoid false dependency on dst.}}
\DoxyCodeLine{373     Movhlps(dst, src);}
\DoxyCodeLine{374   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{375     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_abd064d4b410d3c9fc7393c0679c8dd4e}{Shufps}}(dst, src, src, lane);}
\DoxyCodeLine{376   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{377     Pshufd(dst, src, lane);}
\DoxyCodeLine{378   \}}
\DoxyCodeLine{379 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+LT, and Shufps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6603a037764c7520ff819384106db9e0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1400943bca85eec45f8880d27e49fba8}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1400943bca85eec45f8880d27e49fba8}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F32x4Max@{F32x4Max}}
\index{F32x4Max@{F32x4Max}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F32x4Max()}{F32x4Max()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F32x4\+Max (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 231 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{232                                                                               \{}
\DoxyCodeLine{233   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{234   \textcolor{comment}{// The maxps instruction doesn't propagate NaNs and +0's in its first}}
\DoxyCodeLine{235   \textcolor{comment}{// operand. Perform maxps in both orders, merge the results, and adjust.}}
\DoxyCodeLine{236   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{237     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{238     vmaxps(scratch, lhs, rhs);}
\DoxyCodeLine{239     vmaxps(dst, rhs, lhs);}
\DoxyCodeLine{240   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst == lhs || dst == rhs) \{}
\DoxyCodeLine{241     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} src = dst == lhs ? rhs : lhs;}
\DoxyCodeLine{242     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src);}
\DoxyCodeLine{243     maxps(scratch, dst);}
\DoxyCodeLine{244     maxps(dst, src);}
\DoxyCodeLine{245   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{246     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, lhs);}
\DoxyCodeLine{247     maxps(scratch, rhs);}
\DoxyCodeLine{248     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, rhs);}
\DoxyCodeLine{249     maxps(dst, lhs);}
\DoxyCodeLine{250   \}}
\DoxyCodeLine{251   \textcolor{comment}{// Find discrepancies.}}
\DoxyCodeLine{252   Xorps(dst, scratch);}
\DoxyCodeLine{253   \textcolor{comment}{// Propagate NaNs, which may be non-\/canonical.}}
\DoxyCodeLine{254   Orps(scratch, dst);}
\DoxyCodeLine{255   \textcolor{comment}{// Propagate sign discrepancy and (subtle) quiet NaNs.}}
\DoxyCodeLine{256   Subps(scratch, scratch, dst);}
\DoxyCodeLine{257   \textcolor{comment}{// Canonicalize NaNs by clearing the payload. Sign is non-\/deterministic.}}
\DoxyCodeLine{258   Cmpunordps(dst, dst, scratch);}
\DoxyCodeLine{259   Psrld(dst, dst, uint8\_t\{10\});}
\DoxyCodeLine{260   Andnps(dst, dst, scratch);}
\DoxyCodeLine{261 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1400943bca85eec45f8880d27e49fba8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6a105a55a069f72c7e03101715876eb2}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6a105a55a069f72c7e03101715876eb2}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F32x4Min@{F32x4Min}}
\index{F32x4Min@{F32x4Min}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F32x4Min()}{F32x4Min()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F32x4\+Min (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 202 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{203                                                                               \{}
\DoxyCodeLine{204   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{205   \textcolor{comment}{// The minps instruction doesn't propagate NaNs and +0's in its first}}
\DoxyCodeLine{206   \textcolor{comment}{// operand. Perform minps in both orders, merge the results, and adjust.}}
\DoxyCodeLine{207   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{208     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{209     vminps(scratch, lhs, rhs);}
\DoxyCodeLine{210     vminps(dst, rhs, lhs);}
\DoxyCodeLine{211   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst == lhs || dst == rhs) \{}
\DoxyCodeLine{212     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} src = dst == lhs ? rhs : lhs;}
\DoxyCodeLine{213     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src);}
\DoxyCodeLine{214     minps(scratch, dst);}
\DoxyCodeLine{215     minps(dst, src);}
\DoxyCodeLine{216   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{217     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, lhs);}
\DoxyCodeLine{218     minps(scratch, rhs);}
\DoxyCodeLine{219     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, rhs);}
\DoxyCodeLine{220     minps(dst, lhs);}
\DoxyCodeLine{221   \}}
\DoxyCodeLine{222   \textcolor{comment}{// Propagate -\/0's and NaNs, which may be non-\/canonical.}}
\DoxyCodeLine{223   Orps(scratch, dst);}
\DoxyCodeLine{224   \textcolor{comment}{// Canonicalize NaNs by quieting and clearing the payload.}}
\DoxyCodeLine{225   Cmpunordps(dst, dst, scratch);}
\DoxyCodeLine{226   Orps(scratch, dst);}
\DoxyCodeLine{227   Psrld(dst, dst, uint8\_t\{10\});}
\DoxyCodeLine{228   Andnps(dst, dst, scratch);}
\DoxyCodeLine{229 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a6a105a55a069f72c7e03101715876eb2_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae20eba145d44a356faa85480cf8ffad8}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae20eba145d44a356faa85480cf8ffad8}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F32x4Qfma@{F32x4Qfma}}
\index{F32x4Qfma@{F32x4Qfma}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F32x4Qfma()}{F32x4Qfma()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F32x4\+Qfma (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp }\end{DoxyParamCaption})}



Definition at line 1310 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1312                                                           \{}
\DoxyCodeLine{1313   \mbox{\hyperlink{macro-assembler-shared-ia32-x64_8h_a9d085462c23c9c6a55f4927c3ed7eb57}{QFMA}}(\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a534a66c0543034611c9090f86adb15bb}{ps}})}
\DoxyCodeLine{1314 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::ps(), and QFMA.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae20eba145d44a356faa85480cf8ffad8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a0530590e0488e8e6b3400280861c2f1f}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a0530590e0488e8e6b3400280861c2f1f}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F32x4Qfms@{F32x4Qfms}}
\index{F32x4Qfms@{F32x4Qfms}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F32x4Qfms()}{F32x4Qfms()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F32x4\+Qfms (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp }\end{DoxyParamCaption})}



Definition at line 1316 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1318                                                           \{}
\DoxyCodeLine{1319   \mbox{\hyperlink{macro-assembler-shared-ia32-x64_8h_ae22da4c3674a28aa4dbb1f497a390f1b}{QFMS}}(\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a534a66c0543034611c9090f86adb15bb}{ps}})}
\DoxyCodeLine{1320 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::ps(), and QFMS.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a0530590e0488e8e6b3400280861c2f1f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1057ca0b88ebeebbdf17924416331ea9}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1057ca0b88ebeebbdf17924416331ea9}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F32x4Splat@{F32x4Splat}}
\index{F32x4Splat@{F32x4Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F32x4Splat()}{F32x4Splat()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F32x4\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{src }\end{DoxyParamCaption})}



Definition at line 341 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{341                                                                              \{}
\DoxyCodeLine{342   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{343   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{344     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{345     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a457bfd973f170dc5ea9fcbc3f2686b12}{vbroadcastss}}(dst, src);}
\DoxyCodeLine{346   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{347     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{348     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1292846608971455ebac8e5c2b95abd}{vshufps}}(dst, src, src, 0);}
\DoxyCodeLine{349   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{350     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{351       \textcolor{comment}{// 1 byte shorter than pshufd.}}
\DoxyCodeLine{352       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a54dca5d47ec1a950ee8e8c5a57dcfa3c}{shufps}}(dst, src, 0);}
\DoxyCodeLine{353     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{354       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0);}
\DoxyCodeLine{355     \}}
\DoxyCodeLine{356   \}}
\DoxyCodeLine{357 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::pshufd(), v8\+::internal\+::\+Assembler\+::shufps(), v8\+::internal\+::\+Assembler\+::vbroadcastss(), and v8\+::internal\+::\+Assembler\+::vshufps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1057ca0b88ebeebbdf17924416331ea9_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_af70693a8b94b24940c6e753368940a07}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_af70693a8b94b24940c6e753368940a07}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F64x2ExtractLane@{F64x2ExtractLane}}
\index{F64x2ExtractLane@{F64x2ExtractLane}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F64x2ExtractLane()}{F64x2ExtractLane()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F64x2\+Extract\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{uint8\+\_\+t}]{lane }\end{DoxyParamCaption})}



Definition at line 157 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{158                                                                                \{}
\DoxyCodeLine{159   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{160   \textcolor{keywordflow}{if} (lane == 0) \{}
\DoxyCodeLine{161     \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{162       Movaps(dst, src);}
\DoxyCodeLine{163     \}}
\DoxyCodeLine{164   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{165     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(1, lane);}
\DoxyCodeLine{166     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{167       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{168       \textcolor{comment}{// Pass src as operand to avoid false-\/dependency on dst.}}
\DoxyCodeLine{169       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aeea45b9998f777ef2bbb05d7486b3247}{vmovhlps}}(dst, src, src);}
\DoxyCodeLine{170     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{171       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae3ef0897edacd43a1a7602cec7b462b1}{movhlps}}(dst, src);}
\DoxyCodeLine{172     \}}
\DoxyCodeLine{173   \}}
\DoxyCodeLine{174 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movhlps(), and v8\+::internal\+::\+Assembler\+::vmovhlps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_af70693a8b94b24940c6e753368940a07_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad5b0c25b7bd5dd58317f808f6738f87b}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad5b0c25b7bd5dd58317f808f6738f87b}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F64x2Max@{F64x2Max}}
\index{F64x2Max@{F64x2Max}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F64x2Max()}{F64x2Max()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F64x2\+Max (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 301 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{302                                                                               \{}
\DoxyCodeLine{303   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{304   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{305     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{306     \textcolor{comment}{// The maxpd instruction doesn't propagate NaNs and +0's in its first}}
\DoxyCodeLine{307     \textcolor{comment}{// operand. Perform maxpd in both orders, merge the resuls, and adjust.}}
\DoxyCodeLine{308     vmaxpd(scratch, lhs, rhs);}
\DoxyCodeLine{309     vmaxpd(dst, rhs, lhs);}
\DoxyCodeLine{310     \textcolor{comment}{// Find discrepancies.}}
\DoxyCodeLine{311     vxorpd(dst, dst, scratch);}
\DoxyCodeLine{312     \textcolor{comment}{// Propagate NaNs, which may be non-\/canonical.}}
\DoxyCodeLine{313     vorpd(scratch, scratch, dst);}
\DoxyCodeLine{314     \textcolor{comment}{// Propagate sign discrepancy and (subtle) quiet NaNs.}}
\DoxyCodeLine{315     vsubpd(scratch, scratch, dst);}
\DoxyCodeLine{316     \textcolor{comment}{// Canonicalize NaNs by clearing the payload. Sign is non-\/deterministic.}}
\DoxyCodeLine{317     vcmpunordpd(dst, dst, scratch);}
\DoxyCodeLine{318     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a43e67e10bcaddea50ba089626ebf61f8}{vpsrlq}}(dst, dst, uint8\_t\{13\});}
\DoxyCodeLine{319     vandnpd(dst, dst, scratch);}
\DoxyCodeLine{320   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{321     \textcolor{keywordflow}{if} (dst == lhs || dst == rhs) \{}
\DoxyCodeLine{322       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} src = dst == lhs ? rhs : lhs;}
\DoxyCodeLine{323       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src);}
\DoxyCodeLine{324       maxpd(scratch, dst);}
\DoxyCodeLine{325       maxpd(dst, src);}
\DoxyCodeLine{326     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{327       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, lhs);}
\DoxyCodeLine{328       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, rhs);}
\DoxyCodeLine{329       maxpd(scratch, rhs);}
\DoxyCodeLine{330       maxpd(dst, lhs);}
\DoxyCodeLine{331     \}}
\DoxyCodeLine{332     xorpd(dst, scratch);}
\DoxyCodeLine{333     orpd(scratch, dst);}
\DoxyCodeLine{334     subpd(scratch, dst);}
\DoxyCodeLine{335     cmpunordpd(dst, scratch);}
\DoxyCodeLine{336     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a39e2032e6961f2716a406ed6327f54dc}{psrlq}}(dst, uint8\_t\{13\});}
\DoxyCodeLine{337     andnpd(dst, scratch);}
\DoxyCodeLine{338   \}}
\DoxyCodeLine{339 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::psrlq(), and v8\+::internal\+::\+Assembler\+::vpsrlq().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad5b0c25b7bd5dd58317f808f6738f87b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a325590f46df764bd96eb901871535a07}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a325590f46df764bd96eb901871535a07}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F64x2Min@{F64x2Min}}
\index{F64x2Min@{F64x2Min}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F64x2Min()}{F64x2Min()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F64x2\+Min (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 263 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{264                                                                               \{}
\DoxyCodeLine{265   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{266   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{267     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{268     \textcolor{comment}{// The minpd instruction doesn't propagate NaNs and +0's in its first}}
\DoxyCodeLine{269     \textcolor{comment}{// operand. Perform minpd in both orders, merge the resuls, and adjust.}}
\DoxyCodeLine{270     vminpd(scratch, lhs, rhs);}
\DoxyCodeLine{271     vminpd(dst, rhs, lhs);}
\DoxyCodeLine{272     \textcolor{comment}{// propagate -\/0's and NaNs, which may be non-\/canonical.}}
\DoxyCodeLine{273     vorpd(scratch, scratch, dst);}
\DoxyCodeLine{274     \textcolor{comment}{// Canonicalize NaNs by quieting and clearing the payload.}}
\DoxyCodeLine{275     vcmpunordpd(dst, dst, scratch);}
\DoxyCodeLine{276     vorpd(scratch, scratch, dst);}
\DoxyCodeLine{277     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a43e67e10bcaddea50ba089626ebf61f8}{vpsrlq}}(dst, dst, uint8\_t\{13\});}
\DoxyCodeLine{278     vandnpd(dst, dst, scratch);}
\DoxyCodeLine{279   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{280     \textcolor{comment}{// Compare lhs with rhs, and rhs with lhs, and have the results in scratch}}
\DoxyCodeLine{281     \textcolor{comment}{// and dst. If dst overlaps with lhs or rhs, we can save a move.}}
\DoxyCodeLine{282     \textcolor{keywordflow}{if} (dst == lhs || dst == rhs) \{}
\DoxyCodeLine{283       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} src = dst == lhs ? rhs : lhs;}
\DoxyCodeLine{284       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src);}
\DoxyCodeLine{285       minpd(scratch, dst);}
\DoxyCodeLine{286       minpd(dst, src);}
\DoxyCodeLine{287     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{288       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, lhs);}
\DoxyCodeLine{289       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, rhs);}
\DoxyCodeLine{290       minpd(scratch, rhs);}
\DoxyCodeLine{291       minpd(dst, lhs);}
\DoxyCodeLine{292     \}}
\DoxyCodeLine{293     orpd(scratch, dst);}
\DoxyCodeLine{294     cmpunordpd(dst, scratch);}
\DoxyCodeLine{295     orpd(scratch, dst);}
\DoxyCodeLine{296     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a39e2032e6961f2716a406ed6327f54dc}{psrlq}}(dst, uint8\_t\{13\});}
\DoxyCodeLine{297     andnpd(dst, scratch);}
\DoxyCodeLine{298   \}}
\DoxyCodeLine{299 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::psrlq(), and v8\+::internal\+::\+Assembler\+::vpsrlq().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a325590f46df764bd96eb901871535a07_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a938d2f879c16acd5fc31f728a196afd7}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a938d2f879c16acd5fc31f728a196afd7}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F64x2Qfma@{F64x2Qfma}}
\index{F64x2Qfma@{F64x2Qfma}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F64x2Qfma()}{F64x2Qfma()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F64x2\+Qfma (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp }\end{DoxyParamCaption})}



Definition at line 1322 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1324                                                           \{}
\DoxyCodeLine{1325   \mbox{\hyperlink{macro-assembler-shared-ia32-x64_8h_a9d085462c23c9c6a55f4927c3ed7eb57}{QFMA}}(\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a37def29375d9d58804f923bf8ee1fe03}{pd}});}
\DoxyCodeLine{1326 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::pd(), and QFMA.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a938d2f879c16acd5fc31f728a196afd7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a34ef98708dfd686c5810bf6fdc8d70af}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a34ef98708dfd686c5810bf6fdc8d70af}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F64x2Qfms@{F64x2Qfms}}
\index{F64x2Qfms@{F64x2Qfms}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F64x2Qfms()}{F64x2Qfms()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F64x2\+Qfms (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp }\end{DoxyParamCaption})}



Definition at line 1328 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1330                                                           \{}
\DoxyCodeLine{1331   \mbox{\hyperlink{macro-assembler-shared-ia32-x64_8h_ae22da4c3674a28aa4dbb1f497a390f1b}{QFMS}}(\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a37def29375d9d58804f923bf8ee1fe03}{pd}});}
\DoxyCodeLine{1332 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::pd(), and QFMS.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a34ef98708dfd686c5810bf6fdc8d70af_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a77a139462f679777bf1912966d4030d4}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a77a139462f679777bf1912966d4030d4}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!F64x2ReplaceLane@{F64x2ReplaceLane}}
\index{F64x2ReplaceLane@{F64x2ReplaceLane}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{F64x2ReplaceLane()}{F64x2ReplaceLane()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+F64x2\+Replace\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}}}]{rep,  }\item[{uint8\+\_\+t}]{lane }\end{DoxyParamCaption})}



Definition at line 176 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{179                                                               \{}
\DoxyCodeLine{180   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{181   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{182     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{183     \textcolor{keywordflow}{if} (lane == 0) \{}
\DoxyCodeLine{184       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a36b077bd7ceaa8a7a09c0921267a4c35}{vmovsd}}(dst, src, rep);}
\DoxyCodeLine{185     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{186       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aeee721a63c93a8f45f3df33770200ef2}{vmovlhps}}(dst, src, rep);}
\DoxyCodeLine{187     \}}
\DoxyCodeLine{188   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{189     CpuFeatureScope scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{190     \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{191       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, rep);  \textcolor{comment}{// Ensure rep is not overwritten.}}
\DoxyCodeLine{192       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{193     \}}
\DoxyCodeLine{194     \textcolor{keywordflow}{if} (lane == 0) \{}
\DoxyCodeLine{195       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a92d3af6bd1819068cda795fb62f8a827}{movsd}}(dst, rep);}
\DoxyCodeLine{196     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{197       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a19d762ac891b50906e436e66299f8e09}{movlhps}}(dst, rep);}
\DoxyCodeLine{198     \}}
\DoxyCodeLine{199   \}}
\DoxyCodeLine{200 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::movlhps(), v8\+::internal\+::\+Assembler\+::movsd(), v8\+::internal\+::\+Assembler\+::vmovlhps(), and v8\+::internal\+::\+Assembler\+::vmovsd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a77a139462f679777bf1912966d4030d4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa7866b8061c923834b1aaab2dcee489f}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa7866b8061c923834b1aaab2dcee489f}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8DotI8x16I7x16S@{I16x8DotI8x16I7x16S}}
\index{I16x8DotI8x16I7x16S@{I16x8DotI8x16I7x16S}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8DotI8x16I7x16S()}{I16x8DotI8x16I7x16S()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Dot\+I8x16\+I7x16S (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2 }\end{DoxyParamCaption})}



Definition at line 738 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{740                                                                      \{}
\DoxyCodeLine{741   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{742   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{743     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{744     vpmaddubsw(dst, src2, src1);}
\DoxyCodeLine{745   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{746     \textcolor{keywordflow}{if} (dst != src2) \{}
\DoxyCodeLine{747       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a589e9629ef58d23981efaf5e19f07ddd}{movdqa}}(dst, src2);}
\DoxyCodeLine{748     \}}
\DoxyCodeLine{749     pmaddubsw(dst, src1);}
\DoxyCodeLine{750   \}}
\DoxyCodeLine{751 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movdqa().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa7866b8061c923834b1aaab2dcee489f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49c5c9bd5c7b25914b94616df4452da8}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49c5c9bd5c7b25914b94616df4452da8}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8ExtMulHighS@{I16x8ExtMulHighS}}
\index{I16x8ExtMulHighS@{I16x8ExtMulHighS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8ExtMulHighS()}{I16x8ExtMulHighS()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Ext\+Mul\+HighS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 594 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{597                                                                      \{}
\DoxyCodeLine{598   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{599   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{600     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{601     vpunpckhbw(scratch, src1, src1);}
\DoxyCodeLine{602     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a346dcdd82b1d8c13a7d5ad6283bfc22a}{vpsraw}}(scratch, scratch, 8);}
\DoxyCodeLine{603     vpunpckhbw(dst, src2, src2);}
\DoxyCodeLine{604     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a346dcdd82b1d8c13a7d5ad6283bfc22a}{vpsraw}}(dst, dst, 8);}
\DoxyCodeLine{605     vpmullw(dst, dst, scratch);}
\DoxyCodeLine{606   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{607     \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{608       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{609     \}}
\DoxyCodeLine{610     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src2);}
\DoxyCodeLine{611     punpckhbw(dst, dst);}
\DoxyCodeLine{612     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a2f34585ff196617ca23682e22515356e}{psraw}}(dst, 8);}
\DoxyCodeLine{613     punpckhbw(scratch, scratch);}
\DoxyCodeLine{614     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a2f34585ff196617ca23682e22515356e}{psraw}}(scratch, 8);}
\DoxyCodeLine{615     pmullw(dst, scratch);}
\DoxyCodeLine{616   \}}
\DoxyCodeLine{617 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::psraw(), and v8\+::internal\+::\+Assembler\+::vpsraw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49c5c9bd5c7b25914b94616df4452da8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_aec922a1a1f7795cd364e6302c225f858}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_aec922a1a1f7795cd364e6302c225f858}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8ExtMulHighU@{I16x8ExtMulHighU}}
\index{I16x8ExtMulHighU@{I16x8ExtMulHighU}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8ExtMulHighU()}{I16x8ExtMulHighU()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Ext\+Mul\+HighU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 619 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{622                                                                      \{}
\DoxyCodeLine{623   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{624   \textcolor{comment}{// The logic here is slightly complicated to handle all the cases of register}}
\DoxyCodeLine{625   \textcolor{comment}{// aliasing. This allows flexibility for callers in TurboFan and Liftoff.}}
\DoxyCodeLine{626   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{627     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{628     \textcolor{keywordflow}{if} (src1 == src2) \{}
\DoxyCodeLine{629       vpxor(scratch, scratch, scratch);}
\DoxyCodeLine{630       vpunpckhbw(dst, src1, scratch);}
\DoxyCodeLine{631       vpmullw(dst, dst, dst);}
\DoxyCodeLine{632     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{633       \textcolor{keywordflow}{if} (dst == src2) \{}
\DoxyCodeLine{634         \textcolor{comment}{// We overwrite dst, then use src2, so swap src1 and src2.}}
\DoxyCodeLine{635         std::swap(src1, src2);}
\DoxyCodeLine{636       \}}
\DoxyCodeLine{637       vpxor(scratch, scratch, scratch);}
\DoxyCodeLine{638       vpunpckhbw(dst, src1, scratch);}
\DoxyCodeLine{639       vpunpckhbw(scratch, src2, scratch);}
\DoxyCodeLine{640       vpmullw(dst, dst, scratch);}
\DoxyCodeLine{641     \}}
\DoxyCodeLine{642   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{643     \textcolor{keywordflow}{if} (src1 == src2) \{}
\DoxyCodeLine{644       xorps(scratch, scratch);}
\DoxyCodeLine{645       \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{646         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{647       \}}
\DoxyCodeLine{648       punpckhbw(dst, scratch);}
\DoxyCodeLine{649       pmullw(dst, scratch);}
\DoxyCodeLine{650     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{651       \textcolor{comment}{// When dst == src1, nothing special needs to be done.}}
\DoxyCodeLine{652       \textcolor{comment}{// When dst == src2, swap src1 and src2, since we overwrite dst.}}
\DoxyCodeLine{653       \textcolor{comment}{// When dst is unique, copy src1 to dst first.}}
\DoxyCodeLine{654       \textcolor{keywordflow}{if} (dst == src2) \{}
\DoxyCodeLine{655         std::swap(src1, src2);}
\DoxyCodeLine{656         \textcolor{comment}{// Now, dst == src1.}}
\DoxyCodeLine{657       \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{658         \textcolor{comment}{// dst != src1 \&\& dst != src2.}}
\DoxyCodeLine{659         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{660       \}}
\DoxyCodeLine{661       xorps(scratch, scratch);}
\DoxyCodeLine{662       punpckhbw(dst, scratch);}
\DoxyCodeLine{663       punpckhbw(scratch, src2);}
\DoxyCodeLine{664       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1741641bd6532fd10baab02e0b7b23a}{psrlw}}(scratch, 8);}
\DoxyCodeLine{665       pmullw(dst, scratch);}
\DoxyCodeLine{666     \}}
\DoxyCodeLine{667   \}}
\DoxyCodeLine{668 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), and v8\+::internal\+::\+Assembler\+::psrlw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_aec922a1a1f7795cd364e6302c225f858_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18ed8f6c7b1663ba11312dfc95978398}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18ed8f6c7b1663ba11312dfc95978398}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8ExtMulLow@{I16x8ExtMulLow}}
\index{I16x8ExtMulLow@{I16x8ExtMulLow}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8ExtMulLow()}{I16x8ExtMulLow()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Ext\+Mul\+Low (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scrat,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{is\+\_\+signed }\end{DoxyParamCaption})}



Definition at line 584 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{587                                                               \{}
\DoxyCodeLine{588   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{589   \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}} ? Pmovsxbw(scratch, src1) : Pmovzxbw(scratch, src1);}
\DoxyCodeLine{590   \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}} ? Pmovsxbw(dst, src2) : Pmovzxbw(dst, src2);}
\DoxyCodeLine{591   Pmullw(dst, scratch);}
\DoxyCodeLine{592 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and v8\+::internal\+::is\+\_\+signed().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18ed8f6c7b1663ba11312dfc95978398_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa4580a81c670ee707b1155ac3dc4fc33}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa4580a81c670ee707b1155ac3dc4fc33}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8Q15MulRSatS@{I16x8Q15MulRSatS}}
\index{I16x8Q15MulRSatS@{I16x8Q15MulRSatS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8Q15MulRSatS()}{I16x8Q15MulRSatS()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Q15\+Mul\+RSatS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 719 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{722                                                                      \{}
\DoxyCodeLine{723   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{724   \textcolor{comment}{// k = i16x8.splat(0x8000)}}
\DoxyCodeLine{725   Pcmpeqd(scratch, scratch);}
\DoxyCodeLine{726   Psllw(scratch, scratch, uint8\_t\{15\});}
\DoxyCodeLine{727 }
\DoxyCodeLine{728   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src1)) \{}
\DoxyCodeLine{729     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{730     src1 = dst;}
\DoxyCodeLine{731   \}}
\DoxyCodeLine{732 }
\DoxyCodeLine{733   Pmulhrsw(dst, src1, src2);}
\DoxyCodeLine{734   Pcmpeqw(scratch, dst);}
\DoxyCodeLine{735   Pxor(dst, scratch);}
\DoxyCodeLine{736 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_aa4580a81c670ee707b1155ac3dc4fc33_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a426489e8b90f9aa8a92bb76f9f756e50}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a426489e8b90f9aa8a92bb76f9f756e50}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8SConvertI8x16High@{I16x8SConvertI8x16High}}
\index{I16x8SConvertI8x16High@{I16x8SConvertI8x16High}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8SConvertI8x16High()}{I16x8SConvertI8x16High()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+SConvert\+I8x16\+High (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src }\end{DoxyParamCaption})}



Definition at line 670 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{671                                                                        \{}
\DoxyCodeLine{672   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{673   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{674     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{675     \textcolor{comment}{// src = |a|b|c|d|e|f|g|h|i|j|k|l|m|n|o|p| (high)}}
\DoxyCodeLine{676     \textcolor{comment}{// dst = |i|i|j|j|k|k|l|l|m|m|n|n|o|o|p|p|}}
\DoxyCodeLine{677     vpunpckhbw(dst, src, src);}
\DoxyCodeLine{678     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a346dcdd82b1d8c13a7d5ad6283bfc22a}{vpsraw}}(dst, dst, 8);}
\DoxyCodeLine{679   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{680     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{681     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{682       \textcolor{comment}{// 2 bytes shorter than pshufd, but has depdency on dst.}}
\DoxyCodeLine{683       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae3ef0897edacd43a1a7602cec7b462b1}{movhlps}}(dst, src);}
\DoxyCodeLine{684       pmovsxbw(dst, dst);}
\DoxyCodeLine{685     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{686       \textcolor{comment}{// No dependency on dst.}}
\DoxyCodeLine{687       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0xEE);}
\DoxyCodeLine{688       pmovsxbw(dst, dst);}
\DoxyCodeLine{689     \}}
\DoxyCodeLine{690   \}}
\DoxyCodeLine{691 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movhlps(), v8\+::internal\+::\+Assembler\+::pshufd(), and v8\+::internal\+::\+Assembler\+::vpsraw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a426489e8b90f9aa8a92bb76f9f756e50_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_af5f500ed5200790df4146d7b4d1e9c51}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_af5f500ed5200790df4146d7b4d1e9c51}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8Splat@{I16x8Splat}}
\index{I16x8Splat@{I16x8Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8Splat()}{I16x8Splat()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src }\end{DoxyParamCaption})}



Definition at line 573 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{573                                                                       \{}
\DoxyCodeLine{574   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{575   \mbox{\hyperlink{macro-assembler-shared-ia32-x64_8cc_a92ca99396d51cc2db3c95fe35940f663}{DCHECK\_OPERAND\_IS\_NOT\_REG}}(src);}
\DoxyCodeLine{576   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{577     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{578     vpbroadcastw(dst, src);}
\DoxyCodeLine{579   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{580     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294}{I16x8SplatPreAvx2}}(dst, src);}
\DoxyCodeLine{581   \}}
\DoxyCodeLine{582 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+OPERAND\+\_\+\+IS\+\_\+\+NOT\+\_\+\+REG, I16x8\+Splat\+Pre\+Avx2(), and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_af5f500ed5200790df4146d7b4d1e9c51_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_adb70190cfb0e51439e7926841b375678}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_adb70190cfb0e51439e7926841b375678}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8Splat@{I16x8Splat}}
\index{I16x8Splat@{I16x8Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8Splat()}{I16x8Splat()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src }\end{DoxyParamCaption})}



Definition at line 562 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{562                                                                        \{}
\DoxyCodeLine{563   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{564   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{565     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{566     Movd(dst, src);}
\DoxyCodeLine{567     vpbroadcastw(dst, dst);}
\DoxyCodeLine{568   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{569     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294}{I16x8SplatPreAvx2}}(dst, src);}
\DoxyCodeLine{570   \}}
\DoxyCodeLine{571 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, I16x8\+Splat\+Pre\+Avx2(), and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_adb70190cfb0e51439e7926841b375678_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8SplatPreAvx2@{I16x8SplatPreAvx2}}
\index{I16x8SplatPreAvx2@{I16x8SplatPreAvx2}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8SplatPreAvx2()}{I16x8SplatPreAvx2()}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+Splat\+Pre\+Avx2 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{Op}]{src }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 555 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{555                                                                         \{}
\DoxyCodeLine{556   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2));}
\DoxyCodeLine{557   Movd(dst, src);}
\DoxyCodeLine{558   Pshuflw(dst, dst, uint8\_t\{0x0\});}
\DoxyCodeLine{559   Punpcklqdq(dst, dst);}
\DoxyCodeLine{560 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().



Referenced by I16x8\+Splat().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1a538defaf52b8dae43389a569e38294_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1256b586cfd07644c1fdb156def3587b}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1256b586cfd07644c1fdb156def3587b}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I16x8UConvertI8x16High@{I16x8UConvertI8x16High}}
\index{I16x8UConvertI8x16High@{I16x8UConvertI8x16High}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I16x8UConvertI8x16High()}{I16x8UConvertI8x16High()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I16x8\+UConvert\+I8x16\+High (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 693 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{695                                                                            \{}
\DoxyCodeLine{696   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{697   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{698     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{699     \textcolor{comment}{// tmp = |0|0|0|0|0|0|0|0 | 0|0|0|0|0|0|0|0|}}
\DoxyCodeLine{700     \textcolor{comment}{// src = |a|b|c|d|e|f|g|h | i|j|k|l|m|n|o|p|}}
\DoxyCodeLine{701     \textcolor{comment}{// dst = |0|a|0|b|0|c|0|d | 0|e|0|f|0|g|0|h|}}
\DoxyCodeLine{702     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} tmp = dst == src ? scratch : dst;}
\DoxyCodeLine{703     vpxor(tmp, tmp, tmp);}
\DoxyCodeLine{704     vpunpckhbw(dst, src, tmp);}
\DoxyCodeLine{705   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{706     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{707     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{708       \textcolor{comment}{// xorps can be executed on more ports than pshufd.}}
\DoxyCodeLine{709       xorps(scratch, scratch);}
\DoxyCodeLine{710       punpckhbw(dst, scratch);}
\DoxyCodeLine{711     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{712       \textcolor{comment}{// No dependency on dst.}}
\DoxyCodeLine{713       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0xEE);}
\DoxyCodeLine{714       pmovzxbw(dst, dst);}
\DoxyCodeLine{715     \}}
\DoxyCodeLine{716   \}}
\DoxyCodeLine{717 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::pshufd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1256b586cfd07644c1fdb156def3587b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4c6738612914b22f79ff565a2441685a}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4c6738612914b22f79ff565a2441685a}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I32x4DotI8x16I7x16AddS@{I32x4DotI8x16I7x16AddS}}
\index{I32x4DotI8x16I7x16AddS@{I32x4DotI8x16I7x16AddS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I32x4DotI8x16I7x16AddS()}{I32x4DotI8x16I7x16AddS()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I32x4\+Dot\+I8x16\+I7x16\+AddS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src3,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{splat\+\_\+reg }\end{DoxyParamCaption})}



Definition at line 753 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{755                                                 \{}
\DoxyCodeLine{756   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#if V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{758   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX\_VNNI\_INT8)) \{}
\DoxyCodeLine{759     CpuFeatureScope avx\_vnni\_int8\_scope(\textcolor{keyword}{this}, AVX\_VNNI\_INT8);}
\DoxyCodeLine{760     \textcolor{keywordflow}{if} (dst == src3) \{}
\DoxyCodeLine{761       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa86240d667542f0e360134dca059d770}{vpdpbssd}}(dst, src2, src1);}
\DoxyCodeLine{762     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{763       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src1);}
\DoxyCodeLine{764       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src2);}
\DoxyCodeLine{765       Movdqa(dst, src3);}
\DoxyCodeLine{766       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa86240d667542f0e360134dca059d770}{vpdpbssd}}(dst, src2, src1);}
\DoxyCodeLine{767     \}}
\DoxyCodeLine{768     \textcolor{keywordflow}{return};}
\DoxyCodeLine{769   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX\_VNNI)) \{}
\DoxyCodeLine{770     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX\_VNNI);}
\DoxyCodeLine{771     \textcolor{keywordflow}{if} (dst == src3) \{}
\DoxyCodeLine{772       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_afff9a88b0a8ea0af84e26a6fff2f190c}{vpdpbusd}}(dst, src2, src1);}
\DoxyCodeLine{773     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{774       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src1);}
\DoxyCodeLine{775       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src2);}
\DoxyCodeLine{776       Movdqa(dst, src3);}
\DoxyCodeLine{777       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_afff9a88b0a8ea0af84e26a6fff2f190c}{vpdpbusd}}(dst, src2, src1);}
\DoxyCodeLine{778     \}}
\DoxyCodeLine{779     \textcolor{keywordflow}{return};}
\DoxyCodeLine{780   \}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{782 }
\DoxyCodeLine{783   \textcolor{comment}{// k = i16x8.splat(1)}}
\DoxyCodeLine{784   Pcmpeqd(splat\_reg, splat\_reg);}
\DoxyCodeLine{785   Psrlw(splat\_reg, splat\_reg, uint8\_t\{15\});}
\DoxyCodeLine{786 }
\DoxyCodeLine{787   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{788     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{789     vpmaddubsw(scratch, src2, src1);}
\DoxyCodeLine{790   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{791     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a589e9629ef58d23981efaf5e19f07ddd}{movdqa}}(scratch, src2);}
\DoxyCodeLine{792     pmaddubsw(scratch, src1);}
\DoxyCodeLine{793   \}}
\DoxyCodeLine{794   Pmaddwd(scratch, splat\_reg);}
\DoxyCodeLine{795   \textcolor{keywordflow}{if} (dst == src3) \{}
\DoxyCodeLine{796     Paddd(dst, scratch);}
\DoxyCodeLine{797   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{798     Movdqa(dst, src3);}
\DoxyCodeLine{799     Paddd(dst, scratch);}
\DoxyCodeLine{800   \}}
\DoxyCodeLine{801 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movdqa(), v8\+::internal\+::\+Assembler\+::vpdpbssd(), and v8\+::internal\+::\+Assembler\+::vpdpbusd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4c6738612914b22f79ff565a2441685a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_aed1a2b5817f08dfd2e6d99209b6cfd03}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_aed1a2b5817f08dfd2e6d99209b6cfd03}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I32x4ExtAddPairwiseI16x8U@{I32x4ExtAddPairwiseI16x8U}}
\index{I32x4ExtAddPairwiseI16x8U@{I32x4ExtAddPairwiseI16x8U}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I32x4ExtAddPairwiseI16x8U()}{I32x4ExtAddPairwiseI16x8U()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I32x4\+Ext\+Add\+Pairwise\+I16x8U (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp }\end{DoxyParamCaption})}



Definition at line 803 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{805                                                                           \{}
\DoxyCodeLine{806   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{807   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{808     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{809     \textcolor{comment}{// src = |a|b|c|d|e|f|g|h| (low)}}
\DoxyCodeLine{810     \textcolor{comment}{// scratch = |0|a|0|c|0|e|0|g|}}
\DoxyCodeLine{811     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a3b8be589656719d9becc4a8b58076220}{vpsrld}}(tmp, src, 16);}
\DoxyCodeLine{812     \textcolor{comment}{// dst = |0|b|0|d|0|f|0|h|}}
\DoxyCodeLine{813     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab6eb70fb41dd11dc0f97c13564e841f2}{vpblendw}}(dst, src, tmp, 0xAA);}
\DoxyCodeLine{814     \textcolor{comment}{// dst = |a+b|c+d|e+f|g+h|}}
\DoxyCodeLine{815     vpaddd(dst, tmp, dst);}
\DoxyCodeLine{816   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(SSE4\_1)) \{}
\DoxyCodeLine{817     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{818     \textcolor{comment}{// There is a potentially better lowering if we get rip-\/relative}}
\DoxyCodeLine{819     \textcolor{comment}{// constants, see https://github.com/WebAssembly/simd/pull/380.}}
\DoxyCodeLine{820     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp, src);}
\DoxyCodeLine{821     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6d4a7c3f50904e7adaab64f04e1fb6c0}{psrld}}(tmp, 16);}
\DoxyCodeLine{822     \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{823       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{824     \}}
\DoxyCodeLine{825     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a731308ff37ddeac259662ec1b0d7c6a5}{pblendw}}(dst, tmp, 0xAA);}
\DoxyCodeLine{826     paddd(dst, tmp);}
\DoxyCodeLine{827   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{828     \textcolor{comment}{// src = |a|b|c|d|e|f|g|h|}}
\DoxyCodeLine{829     \textcolor{comment}{// tmp = i32x4.splat(0x0000FFFF)}}
\DoxyCodeLine{830     pcmpeqd(tmp, tmp);}
\DoxyCodeLine{831     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6d4a7c3f50904e7adaab64f04e1fb6c0}{psrld}}(tmp, uint8\_t\{16\});}
\DoxyCodeLine{832     \textcolor{comment}{// tmp =|0|b|0|d|0|f|0|h|}}
\DoxyCodeLine{833     andps(tmp, src);}
\DoxyCodeLine{834     \textcolor{comment}{// dst = |0|a|0|c|0|e|0|g|}}
\DoxyCodeLine{835     \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{836       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{837     \}}
\DoxyCodeLine{838     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6d4a7c3f50904e7adaab64f04e1fb6c0}{psrld}}(dst, uint8\_t\{16\});}
\DoxyCodeLine{839     \textcolor{comment}{// dst = |a+b|c+d|e+f|g+h|}}
\DoxyCodeLine{840     paddd(dst, tmp);}
\DoxyCodeLine{841   \}}
\DoxyCodeLine{842 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::pblendw(), v8\+::internal\+::\+Assembler\+::psrld(), v8\+::internal\+::\+Assembler\+::vpblendw(), and v8\+::internal\+::\+Assembler\+::vpsrld().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_aed1a2b5817f08dfd2e6d99209b6cfd03_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a93464dfb9677d31add184d9599d2c36c}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a93464dfb9677d31add184d9599d2c36c}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I32x4ExtMul@{I32x4ExtMul}}
\index{I32x4ExtMul@{I32x4ExtMul}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I32x4ExtMul()}{I32x4ExtMul()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I32x4\+Ext\+Mul (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{low,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{is\+\_\+signed }\end{DoxyParamCaption})}



Definition at line 847 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{850                                                            \{}
\DoxyCodeLine{851   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{852   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{853     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{854     vpmullw(scratch, src1, src2);}
\DoxyCodeLine{855     \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}} ? vpmulhw(dst, src1, src2) : vpmulhuw(dst, src1, src2);}
\DoxyCodeLine{856     low ? vpunpcklwd(dst, scratch, dst) : vpunpckhwd(dst, scratch, dst);}
\DoxyCodeLine{857   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{858     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst, src1);}
\DoxyCodeLine{859     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src1);}
\DoxyCodeLine{860     pmullw(dst, src2);}
\DoxyCodeLine{861     \mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}} ? pmulhw(scratch, src2) : pmulhuw(scratch, src2);}
\DoxyCodeLine{862     low ? punpcklwd(dst, scratch) : punpckhwd(dst, scratch);}
\DoxyCodeLine{863   \}}
\DoxyCodeLine{864 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+EQ, v8\+::internal\+::is\+\_\+signed(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().



Referenced by v8\+::internal\+::wasm\+::liftoff\+::\+I32x4\+Ext\+Mul\+Helper().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a93464dfb9677d31add184d9599d2c36c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a93464dfb9677d31add184d9599d2c36c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a80b1ece7368ca9b1c70641cbff42bab0}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a80b1ece7368ca9b1c70641cbff42bab0}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I32x4SConvertI16x8High@{I32x4SConvertI16x8High}}
\index{I32x4SConvertI16x8High@{I32x4SConvertI16x8High}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I32x4SConvertI16x8High()}{I32x4SConvertI16x8High()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I32x4\+SConvert\+I16x8\+High (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src }\end{DoxyParamCaption})}



Definition at line 866 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{867                                                                        \{}
\DoxyCodeLine{868   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{869   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{870     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{871     \textcolor{comment}{// src = |a|b|c|d|e|f|g|h| (high)}}
\DoxyCodeLine{872     \textcolor{comment}{// dst = |e|e|f|f|g|g|h|h|}}
\DoxyCodeLine{873     vpunpckhwd(dst, src, src);}
\DoxyCodeLine{874     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a14049b8a8db0c6eef6b2297f1d5e7b3e}{vpsrad}}(dst, dst, 16);}
\DoxyCodeLine{875   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{876     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{877     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{878       \textcolor{comment}{// 2 bytes shorter than pshufd, but has depdency on dst.}}
\DoxyCodeLine{879       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae3ef0897edacd43a1a7602cec7b462b1}{movhlps}}(dst, src);}
\DoxyCodeLine{880       pmovsxwd(dst, dst);}
\DoxyCodeLine{881     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{882       \textcolor{comment}{// No dependency on dst.}}
\DoxyCodeLine{883       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0xEE);}
\DoxyCodeLine{884       pmovsxwd(dst, dst);}
\DoxyCodeLine{885     \}}
\DoxyCodeLine{886   \}}
\DoxyCodeLine{887 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movhlps(), v8\+::internal\+::\+Assembler\+::pshufd(), and v8\+::internal\+::\+Assembler\+::vpsrad().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a80b1ece7368ca9b1c70641cbff42bab0_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18cbe25ee13d0e45cede251d9a0ef5f4}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18cbe25ee13d0e45cede251d9a0ef5f4}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I32x4UConvertI16x8High@{I32x4UConvertI16x8High}}
\index{I32x4UConvertI16x8High@{I32x4UConvertI16x8High}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I32x4UConvertI16x8High()}{I32x4UConvertI16x8High()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I32x4\+UConvert\+I16x8\+High (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 889 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{891                                                                            \{}
\DoxyCodeLine{892   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{893   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{894     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{895     \textcolor{comment}{// scratch = |0|0|0|0|0|0|0|0|}}
\DoxyCodeLine{896     \textcolor{comment}{// src     = |a|b|c|d|e|f|g|h|}}
\DoxyCodeLine{897     \textcolor{comment}{// dst     = |0|a|0|b|0|c|0|d|}}
\DoxyCodeLine{898     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} tmp = dst == src ? scratch : dst;}
\DoxyCodeLine{899     vpxor(tmp, tmp, tmp);}
\DoxyCodeLine{900     vpunpckhwd(dst, src, tmp);}
\DoxyCodeLine{901   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{902     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{903       \textcolor{comment}{// xorps can be executed on more ports than pshufd.}}
\DoxyCodeLine{904       xorps(scratch, scratch);}
\DoxyCodeLine{905       punpckhwd(dst, scratch);}
\DoxyCodeLine{906     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{907       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{908       \textcolor{comment}{// No dependency on dst.}}
\DoxyCodeLine{909       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0xEE);}
\DoxyCodeLine{910       pmovzxwd(dst, dst);}
\DoxyCodeLine{911     \}}
\DoxyCodeLine{912   \}}
\DoxyCodeLine{913 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::pshufd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a18cbe25ee13d0e45cede251d9a0ef5f4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a223ccde62e99cdc0a3203e610fc7c635}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a223ccde62e99cdc0a3203e610fc7c635}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2Abs@{I64x2Abs}}
\index{I64x2Abs@{I64x2Abs}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2Abs()}{I64x2Abs()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+Abs (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 932 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{933                                                              \{}
\DoxyCodeLine{934   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{935   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{936     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{937     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a146a9233099153c009f5bf5ef082c3fc}{XMMRegister}} tmp = dst == src ? scratch : dst;}
\DoxyCodeLine{938     vpxor(tmp, tmp, tmp);}
\DoxyCodeLine{939     vpsubq(tmp, tmp, src);}
\DoxyCodeLine{940     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a1f77e2cb7c4ca2c1ce2e060febcafd4e}{vblendvpd}}(dst, src, tmp, src);}
\DoxyCodeLine{941   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{942     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE3);}
\DoxyCodeLine{943     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa967755525052e945c13f5605e41a583}{movshdup}}(scratch, src);}
\DoxyCodeLine{944     \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{945       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{946     \}}
\DoxyCodeLine{947     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a5dd9c44a76d02cbd3dfd836c81cba879}{psrad}}(scratch, 31);}
\DoxyCodeLine{948     xorps(dst, scratch);}
\DoxyCodeLine{949     psubq(dst, scratch);}
\DoxyCodeLine{950   \}}
\DoxyCodeLine{951 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::movshdup(), v8\+::internal\+::\+Assembler\+::psrad(), and v8\+::internal\+::\+Assembler\+::vblendvpd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a223ccde62e99cdc0a3203e610fc7c635_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9156b311bd9cb7d13b19cf85ec348db7}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9156b311bd9cb7d13b19cf85ec348db7}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2ExtMul@{I64x2ExtMul}}
\index{I64x2ExtMul@{I64x2ExtMul}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2ExtMul()}{I64x2ExtMul()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+Ext\+Mul (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{low,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}}}]{is\+\_\+signed }\end{DoxyParamCaption})}



Definition at line 1135 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1138                                                            \{}
\DoxyCodeLine{1139   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1140   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1141     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1142     \textcolor{keywordflow}{if} (low) \{}
\DoxyCodeLine{1143       vpunpckldq(scratch, src1, src1);}
\DoxyCodeLine{1144       vpunpckldq(dst, src2, src2);}
\DoxyCodeLine{1145     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1146       vpunpckhdq(scratch, src1, src1);}
\DoxyCodeLine{1147       vpunpckhdq(dst, src2, src2);}
\DoxyCodeLine{1148     \}}
\DoxyCodeLine{1149     \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}}) \{}
\DoxyCodeLine{1150       vpmuldq(dst, scratch, dst);}
\DoxyCodeLine{1151     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1152       vpmuludq(dst, scratch, dst);}
\DoxyCodeLine{1153     \}}
\DoxyCodeLine{1154   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1155     uint8\_t mask = low ? 0x50 : 0xFA;}
\DoxyCodeLine{1156     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(scratch, src1, mask);}
\DoxyCodeLine{1157     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src2, mask);}
\DoxyCodeLine{1158     \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_af154c349adfe7801ac73d4be545d1336}{is\_signed}}) \{}
\DoxyCodeLine{1159       CpuFeatureScope sse4\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{1160       pmuldq(dst, scratch);}
\DoxyCodeLine{1161     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1162       pmuludq(dst, scratch);}
\DoxyCodeLine{1163     \}}
\DoxyCodeLine{1164   \}}
\DoxyCodeLine{1165 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::is\+\_\+signed(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::pshufd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9156b311bd9cb7d13b19cf85ec348db7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1ebd241904fd5a42f7391bfadf76cd38}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1ebd241904fd5a42f7391bfadf76cd38}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2GeS@{I64x2GeS}}
\index{I64x2GeS@{I64x2GeS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2GeS()}{I64x2GeS()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+GeS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src0,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 987 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{988                                                                                \{}
\DoxyCodeLine{989   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{990   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{991     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{992     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa0579db5cc62e8fda98409e9a13733b2}{vpcmpgtq}}(dst, src1, src0);}
\DoxyCodeLine{993     vpcmpeqd(scratch, scratch, scratch);}
\DoxyCodeLine{994     vpxor(dst, dst, scratch);}
\DoxyCodeLine{995   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(SSE4\_2)) \{}
\DoxyCodeLine{996     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_2);}
\DoxyCodeLine{997     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src0);}
\DoxyCodeLine{998     \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{999       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{1000     \}}
\DoxyCodeLine{1001     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6494b80d3751a6ed21a8eacabe33369a}{pcmpgtq}}(dst, src0);}
\DoxyCodeLine{1002     pcmpeqd(scratch, scratch);}
\DoxyCodeLine{1003     xorps(dst, scratch);}
\DoxyCodeLine{1004   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1005     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE3);}
\DoxyCodeLine{1006     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src0);}
\DoxyCodeLine{1007     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src1);}
\DoxyCodeLine{1008     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src0);}
\DoxyCodeLine{1009     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src1);}
\DoxyCodeLine{1010     psubq(dst, src1);}
\DoxyCodeLine{1011     pcmpeqd(scratch, src0);}
\DoxyCodeLine{1012     andps(dst, scratch);}
\DoxyCodeLine{1013     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src1);}
\DoxyCodeLine{1014     pcmpgtd(scratch, src0);}
\DoxyCodeLine{1015     orps(dst, scratch);}
\DoxyCodeLine{1016     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa967755525052e945c13f5605e41a583}{movshdup}}(dst, dst);}
\DoxyCodeLine{1017     pcmpeqd(scratch, scratch);}
\DoxyCodeLine{1018     xorps(dst, scratch);}
\DoxyCodeLine{1019   \}}
\DoxyCodeLine{1020 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::movshdup(), v8\+::internal\+::\+Assembler\+::pcmpgtq(), and v8\+::internal\+::\+Assembler\+::vpcmpgtq().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1ebd241904fd5a42f7391bfadf76cd38_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1f8ff536f686b8549762a01c165e1a62}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1f8ff536f686b8549762a01c165e1a62}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2GtS@{I64x2GtS}}
\index{I64x2GtS@{I64x2GtS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2GtS()}{I64x2GtS()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+GtS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src0,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 953 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{954                                                                                \{}
\DoxyCodeLine{955   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{956   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{957     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{958     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa0579db5cc62e8fda98409e9a13733b2}{vpcmpgtq}}(dst, src0, src1);}
\DoxyCodeLine{959   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(SSE4\_2)) \{}
\DoxyCodeLine{960     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_2);}
\DoxyCodeLine{961     \textcolor{keywordflow}{if} (dst == src0) \{}
\DoxyCodeLine{962       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6494b80d3751a6ed21a8eacabe33369a}{pcmpgtq}}(dst, src1);}
\DoxyCodeLine{963     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (dst == src1) \{}
\DoxyCodeLine{964       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src0);}
\DoxyCodeLine{965       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6494b80d3751a6ed21a8eacabe33369a}{pcmpgtq}}(scratch, src1);}
\DoxyCodeLine{966       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, scratch);}
\DoxyCodeLine{967     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{968       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src0);}
\DoxyCodeLine{969       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a6494b80d3751a6ed21a8eacabe33369a}{pcmpgtq}}(dst, src1);}
\DoxyCodeLine{970     \}}
\DoxyCodeLine{971   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{972     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE3);}
\DoxyCodeLine{973     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src0);}
\DoxyCodeLine{974     \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, src1);}
\DoxyCodeLine{975     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{976     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src0);}
\DoxyCodeLine{977     psubq(dst, src0);}
\DoxyCodeLine{978     pcmpeqd(scratch, src1);}
\DoxyCodeLine{979     andps(dst, scratch);}
\DoxyCodeLine{980     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src0);}
\DoxyCodeLine{981     pcmpgtd(scratch, src1);}
\DoxyCodeLine{982     orps(dst, scratch);}
\DoxyCodeLine{983     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa967755525052e945c13f5605e41a583}{movshdup}}(dst, dst);}
\DoxyCodeLine{984   \}}
\DoxyCodeLine{985 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::movshdup(), v8\+::internal\+::\+Assembler\+::pcmpgtq(), and v8\+::internal\+::\+Assembler\+::vpcmpgtq().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1f8ff536f686b8549762a01c165e1a62_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_afdb4ba1d36704c6e7d30973b389418b1}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_afdb4ba1d36704c6e7d30973b389418b1}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2Mul@{I64x2Mul}}
\index{I64x2Mul@{I64x2Mul}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2Mul()}{I64x2Mul()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+Mul (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{lhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{rhs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2 }\end{DoxyParamCaption})}



Definition at line 1085 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1087                                                           \{}
\DoxyCodeLine{1088   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1089   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(dst, tmp1, tmp2));}
\DoxyCodeLine{1090   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(lhs, tmp1, tmp2));}
\DoxyCodeLine{1091   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(rhs, tmp1, tmp2));}
\DoxyCodeLine{1092 }
\DoxyCodeLine{1093   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1094     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1095     \textcolor{comment}{// 1. Multiply high dword of each qword of left with right.}}
\DoxyCodeLine{1096     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a43e67e10bcaddea50ba089626ebf61f8}{vpsrlq}}(tmp1, lhs, uint8\_t\{32\});}
\DoxyCodeLine{1097     vpmuludq(tmp1, tmp1, rhs);}
\DoxyCodeLine{1098     \textcolor{comment}{// 2. Multiply high dword of each qword of right with left.}}
\DoxyCodeLine{1099     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a43e67e10bcaddea50ba089626ebf61f8}{vpsrlq}}(tmp2, rhs, uint8\_t\{32\});}
\DoxyCodeLine{1100     vpmuludq(tmp2, tmp2, lhs);}
\DoxyCodeLine{1101     \textcolor{comment}{// 3. Add 1 and 2, then shift left by 32 (this is the high dword of result).}}
\DoxyCodeLine{1102     vpaddq(tmp2, tmp2, tmp1);}
\DoxyCodeLine{1103     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a927e3321a469e684ae92d0f4cfe8b97b}{vpsllq}}(tmp2, tmp2, uint8\_t\{32\});}
\DoxyCodeLine{1104     \textcolor{comment}{// 4. Multiply low dwords (this is the low dword of result).}}
\DoxyCodeLine{1105     vpmuludq(dst, lhs, rhs);}
\DoxyCodeLine{1106     \textcolor{comment}{// 5. Add 3 and 4.}}
\DoxyCodeLine{1107     vpaddq(dst, dst, tmp2);}
\DoxyCodeLine{1108   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1109     \textcolor{comment}{// Same algorithm as AVX version, but with moves to not overwrite inputs.}}
\DoxyCodeLine{1110     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp1, lhs);}
\DoxyCodeLine{1111     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(tmp2, rhs);}
\DoxyCodeLine{1112     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a39e2032e6961f2716a406ed6327f54dc}{psrlq}}(tmp1, uint8\_t\{32\});}
\DoxyCodeLine{1113     pmuludq(tmp1, rhs);}
\DoxyCodeLine{1114     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a39e2032e6961f2716a406ed6327f54dc}{psrlq}}(tmp2, uint8\_t\{32\});}
\DoxyCodeLine{1115     pmuludq(tmp2, lhs);}
\DoxyCodeLine{1116     paddq(tmp2, tmp1);}
\DoxyCodeLine{1117     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a2b7c6dd7c12716953ee56f7c9532ba09}{psllq}}(tmp2, uint8\_t\{32\});}
\DoxyCodeLine{1118     \textcolor{keywordflow}{if} (dst == rhs) \{}
\DoxyCodeLine{1119       \textcolor{comment}{// pmuludq is commutative}}
\DoxyCodeLine{1120       pmuludq(dst, lhs);}
\DoxyCodeLine{1121     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1122       \textcolor{keywordflow}{if} (dst != lhs) \{}
\DoxyCodeLine{1123         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, lhs);}
\DoxyCodeLine{1124       \}}
\DoxyCodeLine{1125       pmuludq(dst, rhs);}
\DoxyCodeLine{1126     \}}
\DoxyCodeLine{1127     paddq(dst, tmp2);}
\DoxyCodeLine{1128   \}}
\DoxyCodeLine{1129 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Are\+Aliased(), ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::psllq(), v8\+::internal\+::\+Assembler\+::psrlq(), v8\+::internal\+::\+Assembler\+::vpsllq(), and v8\+::internal\+::\+Assembler\+::vpsrlq().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_afdb4ba1d36704c6e7d30973b389418b1_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_acb5588d7e0caaf56a3bdab85d6953d7c}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_acb5588d7e0caaf56a3bdab85d6953d7c}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2Neg@{I64x2Neg}}
\index{I64x2Neg@{I64x2Neg}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2Neg()}{I64x2Neg()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+Neg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 915 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{916                                                              \{}
\DoxyCodeLine{917   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{918   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{919     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{920     vpxor(scratch, scratch, scratch);}
\DoxyCodeLine{921     vpsubq(dst, scratch, src);}
\DoxyCodeLine{922   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{923     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{924       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, src);}
\DoxyCodeLine{925       std::swap(src, scratch);}
\DoxyCodeLine{926     \}}
\DoxyCodeLine{927     pxor(dst, dst);}
\DoxyCodeLine{928     psubq(dst, src);}
\DoxyCodeLine{929   \}}
\DoxyCodeLine{930 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_acb5588d7e0caaf56a3bdab85d6953d7c_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a92fd1ba0ae3516a14a6930b65900ab57}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a92fd1ba0ae3516a14a6930b65900ab57}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2SConvertI32x4High@{I64x2SConvertI32x4High}}
\index{I64x2SConvertI32x4High@{I64x2SConvertI32x4High}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2SConvertI32x4High()}{I64x2SConvertI32x4High()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+SConvert\+I32x4\+High (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src }\end{DoxyParamCaption})}



Definition at line 1167 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1168                                                                        \{}
\DoxyCodeLine{1169   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1170   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1171     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1172     vpunpckhqdq(dst, src, src);}
\DoxyCodeLine{1173     vpmovsxdq(dst, dst);}
\DoxyCodeLine{1174   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1175     CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{1176     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{1177       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae3ef0897edacd43a1a7602cec7b462b1}{movhlps}}(dst, src);}
\DoxyCodeLine{1178     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1179       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0xEE);}
\DoxyCodeLine{1180     \}}
\DoxyCodeLine{1181     pmovsxdq(dst, dst);}
\DoxyCodeLine{1182   \}}
\DoxyCodeLine{1183 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movhlps(), and v8\+::internal\+::\+Assembler\+::pshufd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a92fd1ba0ae3516a14a6930b65900ab57_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad349b7b7312d25114b822e9cd97ca7b9}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad349b7b7312d25114b822e9cd97ca7b9}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2ShrS@{I64x2ShrS}}
\index{I64x2ShrS@{I64x2ShrS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2ShrS()}{I64x2ShrS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+ShrS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{shift,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{xmm\+\_\+tmp,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{xmm\+\_\+shift,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp\+\_\+shift }\end{DoxyParamCaption})}



Definition at line 1055 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1058                                                              \{}
\DoxyCodeLine{1059   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1060   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(xmm\_tmp, dst);}
\DoxyCodeLine{1061   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(xmm\_tmp, src);}
\DoxyCodeLine{1062   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(xmm\_shift, dst);}
\DoxyCodeLine{1063   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(xmm\_shift, src);}
\DoxyCodeLine{1064   \textcolor{comment}{// tmp\_shift can alias shift since we don't use shift after masking it.}}
\DoxyCodeLine{1065 }
\DoxyCodeLine{1066   \textcolor{comment}{// See I64x2ShrS with constant shift for explanation of this algorithm.}}
\DoxyCodeLine{1067   Pcmpeqd(xmm\_tmp, xmm\_tmp);}
\DoxyCodeLine{1068   Psllq(xmm\_tmp, uint8\_t\{63\});}
\DoxyCodeLine{1069 }
\DoxyCodeLine{1070   \textcolor{comment}{// Shift modulo 64.}}
\DoxyCodeLine{1071   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}}(tmp\_shift, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{1072   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}{And}}(tmp\_shift, Immediate(0x3F));}
\DoxyCodeLine{1073   Movd(xmm\_shift, tmp\_shift);}
\DoxyCodeLine{1074 }
\DoxyCodeLine{1075   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src)) \{}
\DoxyCodeLine{1076     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{1077     src = dst;}
\DoxyCodeLine{1078   \}}
\DoxyCodeLine{1079   Pxor(dst, src, xmm\_tmp);}
\DoxyCodeLine{1080   Psrlq(dst, xmm\_shift);}
\DoxyCodeLine{1081   Psrlq(xmm\_tmp, xmm\_shift);}
\DoxyCodeLine{1082   Psubq(dst, xmm\_tmp);}
\DoxyCodeLine{1083 \}}

\end{DoxyCode}


References And(), ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), Move(), and v8\+::internal\+::\+Assembler\+::shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad349b7b7312d25114b822e9cd97ca7b9_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a823bd7f024c0316f8c2410cc4d7e39f4}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a823bd7f024c0316f8c2410cc4d7e39f4}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2ShrS@{I64x2ShrS}}
\index{I64x2ShrS@{I64x2ShrS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2ShrS()}{I64x2ShrS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+ShrS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{uint8\+\_\+t}]{shift,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{xmm\+\_\+tmp }\end{DoxyParamCaption})}



Definition at line 1022 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1023                                                                              \{}
\DoxyCodeLine{1024   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1025   \mbox{\hyperlink{src_2base_2logging_8h_afd957f297df7e9ee36c46185e961485f}{DCHECK\_GT}}(64, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{1026   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(xmm\_tmp, dst);}
\DoxyCodeLine{1027   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(xmm\_tmp, src);}
\DoxyCodeLine{1028   \textcolor{comment}{// Use logical right shift to emulate arithmetic right shifts:}}
\DoxyCodeLine{1029   \textcolor{comment}{// Given:}}
\DoxyCodeLine{1030   \textcolor{comment}{// signed >> c}}
\DoxyCodeLine{1031   \textcolor{comment}{//   == (signed + 2\string^63 -\/ 2\string^63) >> c}}
\DoxyCodeLine{1032   \textcolor{comment}{//   == ((signed + 2\string^63) >> c) -\/ (2\string^63 >> c)}}
\DoxyCodeLine{1033   \textcolor{comment}{//                                \string^\string^\string^\string^\string^\string^\string^\string^\string^}}
\DoxyCodeLine{1034   \textcolor{comment}{//                                 xmm\_tmp}}
\DoxyCodeLine{1035   \textcolor{comment}{// signed + 2\string^63 is an unsigned number, so we can use logical right shifts.}}
\DoxyCodeLine{1036 }
\DoxyCodeLine{1037   \textcolor{comment}{// xmm\_tmp = wasm\_i64x2\_const(0x80000000'00000000).}}
\DoxyCodeLine{1038   Pcmpeqd(xmm\_tmp, xmm\_tmp);}
\DoxyCodeLine{1039   Psllq(xmm\_tmp, uint8\_t\{63\});}
\DoxyCodeLine{1040 }
\DoxyCodeLine{1041   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src)) \{}
\DoxyCodeLine{1042     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{1043     src = dst;}
\DoxyCodeLine{1044   \}}
\DoxyCodeLine{1045   \textcolor{comment}{// Add a bias of 2\string^63 to convert signed to unsigned.}}
\DoxyCodeLine{1046   \textcolor{comment}{// Since only highest bit changes, use pxor instead of paddq.}}
\DoxyCodeLine{1047   Pxor(dst, src, xmm\_tmp);}
\DoxyCodeLine{1048   \textcolor{comment}{// Logically shift both value and bias.}}
\DoxyCodeLine{1049   Psrlq(dst, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{1050   Psrlq(xmm\_tmp, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{1051   \textcolor{comment}{// Subtract shifted bias to convert back to signed value.}}
\DoxyCodeLine{1052   Psubq(dst, xmm\_tmp);}
\DoxyCodeLine{1053 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+GT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), and v8\+::internal\+::\+Assembler\+::shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a823bd7f024c0316f8c2410cc4d7e39f4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad3d4c2dad1940362543f2869cd244e98}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad3d4c2dad1940362543f2869cd244e98}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I64x2UConvertI32x4High@{I64x2UConvertI32x4High}}
\index{I64x2UConvertI32x4High@{I64x2UConvertI32x4High}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I64x2UConvertI32x4High()}{I64x2UConvertI32x4High()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I64x2\+UConvert\+I32x4\+High (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 1185 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1187                                                                            \{}
\DoxyCodeLine{1188   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1189   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1190     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1191     vpxor(scratch, scratch, scratch);}
\DoxyCodeLine{1192     vpunpckhdq(dst, src, scratch);}
\DoxyCodeLine{1193   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1194     \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{1195       \textcolor{comment}{// xorps can be executed on more ports than pshufd.}}
\DoxyCodeLine{1196       xorps(scratch, scratch);}
\DoxyCodeLine{1197       punpckhdq(dst, scratch);}
\DoxyCodeLine{1198     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1199       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{1200       \textcolor{comment}{// No dependency on dst.}}
\DoxyCodeLine{1201       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae43523ae372616be56bb67fce7d29a61}{pshufd}}(dst, src, 0xEE);}
\DoxyCodeLine{1202       pmovzxdq(dst, dst);}
\DoxyCodeLine{1203     \}}
\DoxyCodeLine{1204   \}}
\DoxyCodeLine{1205 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::pshufd().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ad3d4c2dad1940362543f2869cd244e98_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_af49eb93e1a2c49207fa6099a4382c755}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_af49eb93e1a2c49207fa6099a4382c755}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16Shl@{I8x16Shl}}
\index{I8x16Shl@{I8x16Shl}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16Shl()}{I8x16Shl()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+Shl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp3 }\end{DoxyParamCaption})}



Definition at line 449 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{451                                                                             \{}
\DoxyCodeLine{452   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{453   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(dst, tmp2, tmp3));}
\DoxyCodeLine{454   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(src1, tmp2, tmp3));}
\DoxyCodeLine{455 }
\DoxyCodeLine{456   \textcolor{comment}{// Take shift value modulo 8.}}
\DoxyCodeLine{457   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}}(tmp1, src2);}
\DoxyCodeLine{458   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}{And}}(tmp1, Immediate(7));}
\DoxyCodeLine{459   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}{Add}}(tmp1, Immediate(8));}
\DoxyCodeLine{460   \textcolor{comment}{// Create a mask to unset high bits.}}
\DoxyCodeLine{461   Movd(tmp3, tmp1);}
\DoxyCodeLine{462   Pcmpeqd(tmp2, tmp2);}
\DoxyCodeLine{463   Psrlw(tmp2, tmp2, tmp3);}
\DoxyCodeLine{464   Packuswb(tmp2, tmp2);}
\DoxyCodeLine{465   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src1)) \{}
\DoxyCodeLine{466     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{467     src1 = dst;}
\DoxyCodeLine{468   \}}
\DoxyCodeLine{469   \textcolor{comment}{// Mask off the unwanted bits before word-\/shifting.}}
\DoxyCodeLine{470   Pand(dst, src1, tmp2);}
\DoxyCodeLine{471   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}{Add}}(tmp1, Immediate(-\/8));}
\DoxyCodeLine{472   Movd(tmp3, tmp1);}
\DoxyCodeLine{473   Psllw(dst, dst, tmp3);}
\DoxyCodeLine{474 \}}

\end{DoxyCode}


References Add(), And(), v8\+::internal\+::\+Are\+Aliased(), ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), and Move().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_af49eb93e1a2c49207fa6099a4382c755_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9819b68665a91d481dbdb9eb0fd2b906}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9819b68665a91d481dbdb9eb0fd2b906}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16Shl@{I8x16Shl}}
\index{I8x16Shl@{I8x16Shl}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16Shl()}{I8x16Shl()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+Shl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{uint8\+\_\+t}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2 }\end{DoxyParamCaption})}



Definition at line 427 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{429                                                           \{}
\DoxyCodeLine{430   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{431   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, tmp2);}
\DoxyCodeLine{432   \textcolor{comment}{// Perform 16-\/bit shift, then mask away low bits.}}
\DoxyCodeLine{433   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src1)) \{}
\DoxyCodeLine{434     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{435     src1 = dst;}
\DoxyCodeLine{436   \}}
\DoxyCodeLine{437 }
\DoxyCodeLine{438   uint8\_t \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}} = truncate\_to\_int3(src2);}
\DoxyCodeLine{439   Psllw(dst, src1, uint8\_t\{\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}}\});}
\DoxyCodeLine{440 }
\DoxyCodeLine{441   uint8\_t bmask = \textcolor{keyword}{static\_cast<}uint8\_t\textcolor{keyword}{>}(0xff << \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{442   uint32\_t mask = bmask << 24 | bmask << 16 | bmask << 8 | bmask;}
\DoxyCodeLine{443   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}}(tmp1, mask);}
\DoxyCodeLine{444   Movd(tmp2, tmp1);}
\DoxyCodeLine{445   Pshufd(tmp2, tmp2, uint8\_t\{0\});}
\DoxyCodeLine{446   Pand(dst, tmp2);}
\DoxyCodeLine{447 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), Move(), and v8\+::internal\+::\+Assembler\+::shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9819b68665a91d481dbdb9eb0fd2b906_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a16309518f5d667687ebc9bffe9f56baf}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a16309518f5d667687ebc9bffe9f56baf}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16ShrS@{I8x16ShrS}}
\index{I8x16ShrS@{I8x16ShrS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16ShrS()}{I8x16ShrS()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+ShrS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp3 }\end{DoxyParamCaption})}



Definition at line 490 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{492                                                                              \{}
\DoxyCodeLine{493   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{494   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(dst, tmp2, tmp3));}
\DoxyCodeLine{495   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(src1, tmp2);}
\DoxyCodeLine{496 }
\DoxyCodeLine{497   \textcolor{comment}{// Unpack the bytes into words, do arithmetic shifts, and repack.}}
\DoxyCodeLine{498   Punpckhbw(tmp2, src1);}
\DoxyCodeLine{499   Punpcklbw(dst, src1);}
\DoxyCodeLine{500   \textcolor{comment}{// Prepare shift value}}
\DoxyCodeLine{501   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}}(tmp1, src2);}
\DoxyCodeLine{502   \textcolor{comment}{// Take shift value modulo 8.}}
\DoxyCodeLine{503   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}{And}}(tmp1, Immediate(7));}
\DoxyCodeLine{504   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}{Add}}(tmp1, Immediate(8));}
\DoxyCodeLine{505   Movd(tmp3, tmp1);}
\DoxyCodeLine{506   Psraw(tmp2, tmp3);}
\DoxyCodeLine{507   Psraw(dst, tmp3);}
\DoxyCodeLine{508   Packsswb(dst, tmp2);}
\DoxyCodeLine{509 \}}

\end{DoxyCode}


References Add(), And(), v8\+::internal\+::\+Are\+Aliased(), ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+NE, and Move().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a16309518f5d667687ebc9bffe9f56baf_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ac15870b4ceacca33853234237cde0ac7}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ac15870b4ceacca33853234237cde0ac7}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16ShrS@{I8x16ShrS}}
\index{I8x16ShrS@{I8x16ShrS}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16ShrS()}{I8x16ShrS()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+ShrS (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{uint8\+\_\+t}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp }\end{DoxyParamCaption})}



Definition at line 476 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{477                                                                         \{}
\DoxyCodeLine{478   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{479   \textcolor{comment}{// Unpack bytes into words, do word (16-\/bit) shifts, and repack.}}
\DoxyCodeLine{480   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, tmp);}
\DoxyCodeLine{481   uint8\_t \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}} = truncate\_to\_int3(src2) + 8;}
\DoxyCodeLine{482 }
\DoxyCodeLine{483   Punpckhbw(tmp, src1);}
\DoxyCodeLine{484   Punpcklbw(dst, src1);}
\DoxyCodeLine{485   Psraw(tmp, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{486   Psraw(dst, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{487   Packsswb(dst, tmp);}
\DoxyCodeLine{488 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, and v8\+::internal\+::\+Assembler\+::shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ac15870b4ceacca33853234237cde0ac7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fa38f3f846db6982ad61375e7ea0cf}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fa38f3f846db6982ad61375e7ea0cf}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16ShrU@{I8x16ShrU}}
\index{I8x16ShrU@{I8x16ShrU}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16ShrU()}{I8x16ShrU()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+ShrU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp3 }\end{DoxyParamCaption})}



Definition at line 533 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{535                                                                              \{}
\DoxyCodeLine{536   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{537   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{namespacev8_1_1internal_a976c6c26a43011a580e41e6f744290a4}{AreAliased}}(dst, tmp2, tmp3));}
\DoxyCodeLine{538   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(src1, tmp2);}
\DoxyCodeLine{539 }
\DoxyCodeLine{540   \textcolor{comment}{// Unpack the bytes into words, do logical shifts, and repack.}}
\DoxyCodeLine{541   Punpckhbw(tmp2, src1);}
\DoxyCodeLine{542   Punpcklbw(dst, src1);}
\DoxyCodeLine{543   \textcolor{comment}{// Prepare shift value.}}
\DoxyCodeLine{544   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}}(tmp1, src2);}
\DoxyCodeLine{545   \textcolor{comment}{// Take shift value modulo 8.}}
\DoxyCodeLine{546   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a79eb1cb1f71b334f6dab1bb9940352b3}{And}}(tmp1, Immediate(7));}
\DoxyCodeLine{547   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a31ae66c6d4cbae0e345078e4257c228a}{Add}}(tmp1, Immediate(8));}
\DoxyCodeLine{548   Movd(tmp3, tmp1);}
\DoxyCodeLine{549   Psrlw(tmp2, tmp3);}
\DoxyCodeLine{550   Psrlw(dst, tmp3);}
\DoxyCodeLine{551   Packuswb(dst, tmp2);}
\DoxyCodeLine{552 \}}

\end{DoxyCode}


References Add(), And(), v8\+::internal\+::\+Are\+Aliased(), ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+NE, and Move().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fa38f3f846db6982ad61375e7ea0cf_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a61ea0e09a65d9f51752906fc88d9d921}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a61ea0e09a65d9f51752906fc88d9d921}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16ShrU@{I8x16ShrU}}
\index{I8x16ShrU@{I8x16ShrU}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16ShrU()}{I8x16ShrU()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+ShrU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{uint8\+\_\+t}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{tmp1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{tmp2 }\end{DoxyParamCaption})}



Definition at line 511 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{513                                                            \{}
\DoxyCodeLine{514   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{515   \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(dst, tmp2);}
\DoxyCodeLine{516   \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX) \&\& (dst != src1)) \{}
\DoxyCodeLine{517     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{518     src1 = dst;}
\DoxyCodeLine{519   \}}
\DoxyCodeLine{520 }
\DoxyCodeLine{521   \textcolor{comment}{// Perform 16-\/bit shift, then mask away high bits.}}
\DoxyCodeLine{522   uint8\_t \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}} = truncate\_to\_int3(src2);}
\DoxyCodeLine{523   Psrlw(dst, src1, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}});}
\DoxyCodeLine{524 }
\DoxyCodeLine{525   uint8\_t bmask = 0xff >> \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a7d13d6cec810a69ca144bf88577eb86f}{shift}};}
\DoxyCodeLine{526   uint32\_t mask = bmask << 24 | bmask << 16 | bmask << 8 | bmask;}
\DoxyCodeLine{527   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}{Move}}(tmp1, mask);}
\DoxyCodeLine{528   Movd(tmp2, tmp1);}
\DoxyCodeLine{529   Pshufd(tmp2, tmp2, uint8\_t\{0\});}
\DoxyCodeLine{530   Pand(dst, tmp2);}
\DoxyCodeLine{531 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+NE, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), Move(), and v8\+::internal\+::\+Assembler\+::shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a61ea0e09a65d9f51752906fc88d9d921_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a432ee3b5e4e6f538df889d9e07dbf33e}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a432ee3b5e4e6f538df889d9e07dbf33e}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16Splat@{I8x16Splat}}
\index{I8x16Splat@{I8x16Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16Splat()}{I8x16Splat()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 415 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{416                                                                \{}
\DoxyCodeLine{417   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{418   \mbox{\hyperlink{macro-assembler-shared-ia32-x64_8cc_a92ca99396d51cc2db3c95fe35940f663}{DCHECK\_OPERAND\_IS\_NOT\_REG}}(src);}
\DoxyCodeLine{419   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{420     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{421     vpbroadcastb(dst, src);}
\DoxyCodeLine{422   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{423     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b}{I8x16SplatPreAvx2}}(dst, src, scratch);}
\DoxyCodeLine{424   \}}
\DoxyCodeLine{425 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+OPERAND\+\_\+\+IS\+\_\+\+NOT\+\_\+\+REG, I8x16\+Splat\+Pre\+Avx2(), and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a432ee3b5e4e6f538df889d9e07dbf33e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9005893a61115aab8bfc18afcc230e52}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9005893a61115aab8bfc18afcc230e52}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16Splat@{I8x16Splat}}
\index{I8x16Splat@{I8x16Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16Splat()}{I8x16Splat()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 403 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{404                                                                \{}
\DoxyCodeLine{405   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{406   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{407     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{408     Movd(scratch, src);}
\DoxyCodeLine{409     vpbroadcastb(dst, scratch);}
\DoxyCodeLine{410   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{411     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b}{I8x16SplatPreAvx2}}(dst, src, scratch);}
\DoxyCodeLine{412   \}}
\DoxyCodeLine{413 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, I8x16\+Splat\+Pre\+Avx2(), and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a9005893a61115aab8bfc18afcc230e52_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!I8x16SplatPreAvx2@{I8x16SplatPreAvx2}}
\index{I8x16SplatPreAvx2@{I8x16SplatPreAvx2}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{I8x16SplatPreAvx2()}{I8x16SplatPreAvx2()}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+I8x16\+Splat\+Pre\+Avx2 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{Op}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 393 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{394                                                                       \{}
\DoxyCodeLine{395   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{396   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2));}
\DoxyCodeLine{397   CpuFeatureScope ssse3\_scope(\textcolor{keyword}{this}, SSSE3);}
\DoxyCodeLine{398   Movd(dst, src);}
\DoxyCodeLine{399   Xorps(scratch, scratch);}
\DoxyCodeLine{400   \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b}{Pshufb}}(dst, scratch);}
\DoxyCodeLine{401 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and Pshufb().



Referenced by I8x16\+Splat().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a59f97dcd08b0fdfd15ccb5bf1795954b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!MacroAssemblerBase@{MacroAssemblerBase}}
\index{MacroAssemblerBase@{MacroAssemblerBase}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{MacroAssemblerBase()}{MacroAssemblerBase()}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Macro\+Assembler\+Base\+::\+Macro\+Assembler\+Base\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 26 of file macro-\/assembler-\/base.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{27                                                              \{\})}
\DoxyCodeLine{28       : \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}{MacroAssemblerBase}}(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, \mbox{\hyperlink{structv8_1_1internal_1_1AssemblerOptions_a6a99f8f40b0a08a82fdd40cfc010b7cb}{AssemblerOptions::Default}}(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}),}
\DoxyCodeLine{29                            create\_code\_object, std::move(buffer)) \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_acf6ce28468527ae8e4f12eacf08e8aed}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_acf6ce28468527ae8e4f12eacf08e8aed}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!MacroAssemblerBase@{MacroAssemblerBase}}
\index{MacroAssemblerBase@{MacroAssemblerBase}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{MacroAssemblerBase()}{MacroAssemblerBase()}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Macro\+Assembler\+Base\+::\+Macro\+Assembler\+Base}



Definition at line 36 of file macro-\/assembler-\/base.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{22     : \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}{MacroAssemblerBase}}(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, \mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}-\/>\mbox{\hyperlink{classv8_1_1internal_1_1Isolate_a5d3cfc27102c773cd317a2c8fdcf499b}{allocator}}(), \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBase_a0658734b4ed4c8c50a5c06c9a9c7c3c9}{options}},}
\DoxyCodeLine{23                          create\_code\_object, std::move(buffer)) \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a36d24606d95864ddb43fbf35353ea0bc}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a36d24606d95864ddb43fbf35353ea0bc}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!MacroAssemblerBase@{MacroAssemblerBase}}
\index{MacroAssemblerBase@{MacroAssemblerBase}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{MacroAssemblerBase()}{MacroAssemblerBase()}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Macro\+Assembler\+Base\+::\+Macro\+Assembler\+Base}



Definition at line 39 of file macro-\/assembler-\/base.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{30     : \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ae3f566862c852d7144c47f9122ceb3a7}{Assembler}}(\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc2cd4437fea7b9ae8a8caa0dc01776d}{zone}}, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBase_a0658734b4ed4c8c50a5c06c9a9c7c3c9}{options}}, std::move(buffer)), \mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_afde2cb33e8364cbbff468fb2eecb8c52}{isolate\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}) \{}
\DoxyCodeLine{31   \textcolor{keywordflow}{if} (create\_code\_object == \mbox{\hyperlink{namespacev8_1_1internal_ab4c18b4a7d8a0826207b43fd3fdf8589a1ea590aa4a64767508460736ac0edaa9}{CodeObjectRequired::kYes}}) \{}
\DoxyCodeLine{32     \mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_a902c98a58c26ab509c66411126b6371c}{code\_object\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1Handle_a7b256f04a4bb83fc9ae183d661f5368b}{IndirectHandle<HeapObject>::New}}(}
\DoxyCodeLine{33         ReadOnlyRoots(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}).self\_reference\_marker(), \mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}});}
\DoxyCodeLine{34   \}}
\DoxyCodeLine{35 \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1e7e138cff056c2be72f15c5fc7fd640}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a1e7e138cff056c2be72f15c5fc7fd640}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!MacroAssemblerBase@{MacroAssemblerBase}}
\index{MacroAssemblerBase@{MacroAssemblerBase}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{MacroAssemblerBase()}{MacroAssemblerBase()}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Macro\+Assembler\+Base\+::\+Macro\+Assembler\+Base\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 30 of file macro-\/assembler-\/base.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{32                                                              \{\})}
\DoxyCodeLine{33       : \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}{MacroAssemblerBase}}(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc2cd4437fea7b9ae8a8caa0dc01776d}{zone}}, \mbox{\hyperlink{structv8_1_1internal_1_1AssemblerOptions_a6a99f8f40b0a08a82fdd40cfc010b7cb}{AssemblerOptions::Default}}(\mbox{\hyperlink{classv8_1_1internal_1_1MacroAssemblerBase_abd05e085ee32fb49ec542f2a0b821288}{isolate}}),}
\DoxyCodeLine{34                            create\_code\_object, std::move(buffer)) \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_af43049f7a23f17dae47ed48502f2cb07}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_af43049f7a23f17dae47ed48502f2cb07}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!MacroAssemblerBase@{MacroAssemblerBase}}
\index{MacroAssemblerBase@{MacroAssemblerBase}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{MacroAssemblerBase()}{MacroAssemblerBase()}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Macro\+Assembler\+Base\+::\+Macro\+Assembler\+Base\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 44 of file macro-\/assembler-\/base.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{46                                                              \{\})}
\DoxyCodeLine{47       : \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4875fe02e7ad8801428be5b65b6027b9}{MacroAssemblerBase}}(\textcolor{keyword}{nullptr}, \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_acc2cd4437fea7b9ae8a8caa0dc01776d}{zone}}, \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerBase_a0658734b4ed4c8c50a5c06c9a9c7c3c9}{options}}, create\_code\_object,}
\DoxyCodeLine{48                            std::move(buffer)) \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_af86d024bbb99f209d84d9b04cb00d325}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_af86d024bbb99f209d84d9b04cb00d325}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Move@{Move}}
\index{Move@{Move}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Move()}{Move()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Move (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{src }\end{DoxyParamCaption})}



Definition at line 41 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{41                                                               \{}
\DoxyCodeLine{42   \textcolor{comment}{// Helper to paper over the different assembler function names.}}
\DoxyCodeLine{43   \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#if V8\_TARGET\_ARCH\_IA32}}
\DoxyCodeLine{45     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa17b46ac0339c0b8d0dd73ad272869a2}{mov}}(dst, src);}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#elif V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{47     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_afecb892d33e5414e1b57ee2af7627aaf}{movq}}(dst, src);}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#error Unsupported target architecture.}}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{51   \}}
\DoxyCodeLine{52 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::mov(), and v8\+::internal\+::\+Assembler\+::movq().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_af86d024bbb99f209d84d9b04cb00d325_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Move@{Move}}
\index{Move@{Move}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Move()}{Move()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Move (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{dst,  }\item[{uint32\+\_\+t}]{src }\end{DoxyParamCaption})}



Definition at line 30 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{30                                                               \{}
\DoxyCodeLine{31   \textcolor{comment}{// Helper to paper over the different assembler function names.}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#if V8\_TARGET\_ARCH\_IA32}}
\DoxyCodeLine{33   \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aa17b46ac0339c0b8d0dd73ad272869a2}{mov}}(dst, Immediate(src));}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#elif V8\_TARGET\_ARCH\_X64}}
\DoxyCodeLine{35   \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ade4604f6d042d0b66e14a1e35c98b538}{movl}}(dst, Immediate(src));}
\DoxyCodeLine{36 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#error Unsupported target architecture.}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::mov(), and v8\+::internal\+::\+Assembler\+::movl().



Referenced by I64x2\+Shr\+S(), I8x16\+Shl(), I8x16\+Shr\+S(), and I8x16\+Shr\+U().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a05fe9f37e308cbb117375ba0d46af1fd_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a67f3fcaf96ff8d9aa9d3395a9bbe6d0d}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a67f3fcaf96ff8d9aa9d3395a9bbe6d0d}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Movhps@{Movhps}}
\index{Movhps@{Movhps}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Movhps()}{Movhps()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Movhps (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src2 }\end{DoxyParamCaption})}



Definition at line 80 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{81                                                     \{}
\DoxyCodeLine{82   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{83     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{84     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a4a64a8ff34b29831293a96976ccba988}{vmovhps}}(dst, src1, src2);}
\DoxyCodeLine{85   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{86     \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{87       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{88     \}}
\DoxyCodeLine{89     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_adb7973f51ee17522787eda25764feea1}{movhps}}(dst, src2);}
\DoxyCodeLine{90   \}}
\DoxyCodeLine{91 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::movhps(), and v8\+::internal\+::\+Assembler\+::vmovhps().



Referenced by S128\+Store64\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a67f3fcaf96ff8d9aa9d3395a9bbe6d0d_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a67f3fcaf96ff8d9aa9d3395a9bbe6d0d_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a8ef692efe26bbbf609d479d1c92462cb}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a8ef692efe26bbbf609d479d1c92462cb}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Movlps@{Movlps}}
\index{Movlps@{Movlps}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Movlps()}{Movlps()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Movlps (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src2 }\end{DoxyParamCaption})}



Definition at line 93 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{94                                                     \{}
\DoxyCodeLine{95   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{96     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{97     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a3626e045b12cb2a8937865f33b7b6d0d}{vmovlps}}(dst, src1, src2);}
\DoxyCodeLine{98   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{99     \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{100       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{101     \}}
\DoxyCodeLine{102     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_af6635e007ca66d8274d0cb908a382273}{movlps}}(dst, src2);}
\DoxyCodeLine{103   \}}
\DoxyCodeLine{104 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::movlps(), and v8\+::internal\+::\+Assembler\+::vmovlps().



Referenced by S128\+Store64\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a8ef692efe26bbbf609d479d1c92462cb_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a8ef692efe26bbbf609d479d1c92462cb_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a37032c0e50024dcffebc5ca6226d05db}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a37032c0e50024dcffebc5ca6226d05db}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Pblendvb@{Pblendvb}}
\index{Pblendvb@{Pblendvb}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Pblendvb()}{Pblendvb()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Pblendvb (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{mask }\end{DoxyParamCaption})}



Definition at line 131 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{132                                                                             \{}
\DoxyCodeLine{133   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{134     CpuFeatureScope scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{135     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a0318392827346c5b02d31ba6e0e98185}{vpblendvb}}(dst, src1, src2, mask);}
\DoxyCodeLine{136   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{137     CpuFeatureScope scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{138     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(mask, xmm0);}
\DoxyCodeLine{139     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst, src1);}
\DoxyCodeLine{140     pblendvb(dst, src2);}
\DoxyCodeLine{141   \}}
\DoxyCodeLine{142 \}}

\end{DoxyCode}


References DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::vpblendvb().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a37032c0e50024dcffebc5ca6226d05db_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4aaf64773ed865bb43e09446d62cf8b4}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4aaf64773ed865bb43e09446d62cf8b4}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Pinsrb@{Pinsrb}}
\index{Pinsrb@{Pinsrb}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Pinsrb()}{Pinsrb()}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Pinsrb (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{Op}]{src2,  }\item[{uint8\+\_\+t}]{imm8,  }\item[{uint32\+\_\+t $\ast$}]{load\+\_\+pc\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 132 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{133                                                   \{}
\DoxyCodeLine{134     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a}{PinsrHelper}}(\textcolor{keyword}{this}, \&\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a4c12318fed8eea63b64e2ebf42d79feb}{Assembler::vpinsrb}}, \&\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a74d50d840602b3719cd7d3f56cbffd12}{Assembler::pinsrb}}, dst, src1, src2,}
\DoxyCodeLine{135                 imm8, load\_pc\_offset, \{SSE4\_1\});}
\DoxyCodeLine{136   \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::pinsrb(), and v8\+::internal\+::\+Assembler\+::vpinsrb().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a4aaf64773ed865bb43e09446d62cf8b4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!PinsrHelper@{PinsrHelper}}
\index{PinsrHelper@{PinsrHelper}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{PinsrHelper()}{PinsrHelper()}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Pinsr\+Helper (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}} $\ast$}]{assm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a655fdb6e5fa8360daa306dce37121aef}{Avx\+Fn}}$<$ Op $>$}]{avx,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a088f43f30f16941b5b874ee9f4c098fc}{No\+Avx\+Fn}}$<$ Op $>$}]{noavx,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{Op}]{src2,  }\item[{uint8\+\_\+t}]{imm8,  }\item[{uint32\+\_\+t $\ast$}]{load\+\_\+pc\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}},  }\item[{std\+::optional$<$ \mbox{\hyperlink{namespacev8_1_1internal_a0dbf034a9c77cd902b0d5091169c1e86}{Cpu\+Feature}} $>$}]{feature = {\ttfamily std\+:\+:nullopt} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}



Definition at line 575 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{578                                                                  \{}
\DoxyCodeLine{579     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{580       CpuFeatureScope scope(assm, AVX);}
\DoxyCodeLine{581       \textcolor{keywordflow}{if} (load\_pc\_offset) *load\_pc\_offset = assm-\/>pc\_offset();}
\DoxyCodeLine{582       (assm-\/>*avx)(dst, src1, src2, imm8);}
\DoxyCodeLine{583       \textcolor{keywordflow}{return};}
\DoxyCodeLine{584     \}}
\DoxyCodeLine{585 }
\DoxyCodeLine{586     \textcolor{keywordflow}{if} (dst != src1) assm-\/>movaps(dst, src1);}
\DoxyCodeLine{587     \textcolor{keywordflow}{if} (load\_pc\_offset) *load\_pc\_offset = assm-\/>pc\_offset();}
\DoxyCodeLine{588     \textcolor{keywordflow}{if} (feature.has\_value()) \{}
\DoxyCodeLine{589       \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(*feature));}
\DoxyCodeLine{590       CpuFeatureScope scope(assm, *feature);}
\DoxyCodeLine{591       (assm-\/>*noavx)(dst, src2, imm8);}
\DoxyCodeLine{592     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{593       (assm-\/>*noavx)(dst, src2, imm8);}
\DoxyCodeLine{594     \}}
\DoxyCodeLine{595   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), and v8\+::internal\+::\+Assembler\+Base\+::pc\+\_\+offset().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae25875465f903c89f9a5b958a123729f}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae25875465f903c89f9a5b958a123729f}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Pinsrw@{Pinsrw}}
\index{Pinsrw@{Pinsrw}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Pinsrw()}{Pinsrw()}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Pinsrw (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{Op}]{src2,  }\item[{uint8\+\_\+t}]{imm8,  }\item[{uint32\+\_\+t $\ast$}]{load\+\_\+pc\+\_\+offset = {\ttfamily \mbox{\hyperlink{flag-definitions_8h_aca14fbede0905858c819226fce3678cc}{nullptr}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 139 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{140                                                   \{}
\DoxyCodeLine{141     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_adc3c33f87d42a3e7bba3849817ae918a}{PinsrHelper}}(\textcolor{keyword}{this}, \&\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a56d6a9f211f80f722400bcb6d3a372cc}{Assembler::vpinsrw}}, \&\mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a5c65d91830bf1e914e95b9e86d3e2bdc}{Assembler::pinsrw}}, dst, src1, src2,}
\DoxyCodeLine{142                 imm8, load\_pc\_offset);}
\DoxyCodeLine{143   \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+::pinsrw(), and v8\+::internal\+::\+Assembler\+::vpinsrw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ae25875465f903c89f9a5b958a123729f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a100956e76a579762fd072f4172243806}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a100956e76a579762fd072f4172243806}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Pshufb@{Pshufb}}
\index{Pshufb@{Pshufb}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Pshufb()}{Pshufb()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Pshufb (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{Op}]{mask }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 163 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{163                                         \{}
\DoxyCodeLine{164     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b}{Pshufb}}(dst, dst, mask);}
\DoxyCodeLine{165   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Pshufb@{Pshufb}}
\index{Pshufb@{Pshufb}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Pshufb()}{Pshufb()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$typename Op $>$ \\
void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Pshufb (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{Op}]{mask }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 147 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{147                                                          \{}
\DoxyCodeLine{148     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{149       CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{150       vpshufb(dst, src, mask);}
\DoxyCodeLine{151     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{152       \textcolor{comment}{// Make sure these are different so that we won't overwrite mask.}}
\DoxyCodeLine{153       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(mask, dst);}
\DoxyCodeLine{154       \textcolor{keywordflow}{if} (dst != src) \{}
\DoxyCodeLine{155         \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src);}
\DoxyCodeLine{156       \}}
\DoxyCodeLine{157       CpuFeatureScope sse\_scope(\textcolor{keyword}{this}, SSSE3);}
\DoxyCodeLine{158       pshufb(dst, mask);}
\DoxyCodeLine{159     \}}
\DoxyCodeLine{160   \}}

\end{DoxyCode}


References DCHECK\+\_\+\+NE, and v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported().



Referenced by I8x16\+Splat\+Pre\+Avx2().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a91f94fd3adc06dfa56131684ae97719b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a033e0fdaa3c0ca697e772b412e81fbd7}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a033e0fdaa3c0ca697e772b412e81fbd7}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Load16Splat@{S128Load16Splat}}
\index{S128Load16Splat@{S128Load16Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Load16Splat()}{S128Load16Splat()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Load16\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 1263 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1264                                                                     \{}
\DoxyCodeLine{1265   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1266   \textcolor{comment}{// The trap handler uses the current pc to creating a landing, so that it can}}
\DoxyCodeLine{1267   \textcolor{comment}{// determine if a trap occured in Wasm code due to a OOB load. Make sure the}}
\DoxyCodeLine{1268   \textcolor{comment}{// first instruction in each case below is the one that loads.}}
\DoxyCodeLine{1269   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{1270     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{1271     vpbroadcastw(dst, src);}
\DoxyCodeLine{1272   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1273     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1274     \textcolor{comment}{// Avoid dependency on previous value of dst.}}
\DoxyCodeLine{1275     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a56d6a9f211f80f722400bcb6d3a372cc}{vpinsrw}}(dst, scratch, src, uint8\_t\{0\});}
\DoxyCodeLine{1276     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a250409eb1f810f01312c1daa0b02a10c}{vpshuflw}}(dst, dst, uint8\_t\{0\});}
\DoxyCodeLine{1277     vpunpcklqdq(dst, dst, dst);}
\DoxyCodeLine{1278   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1279     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a5c65d91830bf1e914e95b9e86d3e2bdc}{pinsrw}}(dst, src, uint8\_t\{0\});}
\DoxyCodeLine{1280     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_aff044e2069c3270b1d408837e9d0919c}{pshuflw}}(dst, dst, uint8\_t\{0\});}
\DoxyCodeLine{1281     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a19d762ac891b50906e436e66299f8e09}{movlhps}}(dst, dst);}
\DoxyCodeLine{1282   \}}
\DoxyCodeLine{1283 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movlhps(), v8\+::internal\+::\+Assembler\+::pinsrw(), v8\+::internal\+::\+Assembler\+::pshuflw(), v8\+::internal\+::\+Assembler\+::vpinsrw(), and v8\+::internal\+::\+Assembler\+::vpshuflw().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a033e0fdaa3c0ca697e772b412e81fbd7_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_ab948ae66fa56a383a1b5466cae973c52}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_ab948ae66fa56a383a1b5466cae973c52}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Load32Splat@{S128Load32Splat}}
\index{S128Load32Splat@{S128Load32Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Load32Splat()}{S128Load32Splat()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Load32\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src }\end{DoxyParamCaption})}



Definition at line 1285 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1285                                                                            \{}
\DoxyCodeLine{1286   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1287   \textcolor{comment}{// The trap handler uses the current pc to creating a landing, so that it can}}
\DoxyCodeLine{1288   \textcolor{comment}{// determine if a trap occured in Wasm code due to a OOB load. Make sure the}}
\DoxyCodeLine{1289   \textcolor{comment}{// first instruction in each case below is the one that loads.}}
\DoxyCodeLine{1290   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1291     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1292     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a457bfd973f170dc5ea9fcbc3f2686b12}{vbroadcastss}}(dst, src);}
\DoxyCodeLine{1293   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1294     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a1c80cff4ff34f036fd607dc815100a35}{movss}}(dst, src);}
\DoxyCodeLine{1295     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a54dca5d47ec1a950ee8e8c5a57dcfa3c}{shufps}}(dst, dst, uint8\_t\{0\});}
\DoxyCodeLine{1296   \}}
\DoxyCodeLine{1297 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movss(), v8\+::internal\+::\+Assembler\+::shufps(), and v8\+::internal\+::\+Assembler\+::vbroadcastss().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_ab948ae66fa56a383a1b5466cae973c52_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5b710e5e402726e286d60752b27d84eb}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5b710e5e402726e286d60752b27d84eb}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Load8Splat@{S128Load8Splat}}
\index{S128Load8Splat@{S128Load8Splat}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Load8Splat()}{S128Load8Splat()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Load8\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 1240 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1241                                                                    \{}
\DoxyCodeLine{1242   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1243   \textcolor{comment}{// The trap handler uses the current pc to creating a landing, so that it can}}
\DoxyCodeLine{1244   \textcolor{comment}{// determine if a trap occured in Wasm code due to a OOB load. Make sure the}}
\DoxyCodeLine{1245   \textcolor{comment}{// first instruction in each case below is the one that loads.}}
\DoxyCodeLine{1246   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX2)) \{}
\DoxyCodeLine{1247     CpuFeatureScope avx2\_scope(\textcolor{keyword}{this}, AVX2);}
\DoxyCodeLine{1248     vpbroadcastb(dst, src);}
\DoxyCodeLine{1249   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1250     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1251     \textcolor{comment}{// Avoid dependency on previous value of dst.}}
\DoxyCodeLine{1252     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a4c12318fed8eea63b64e2ebf42d79feb}{vpinsrb}}(dst, scratch, src, uint8\_t\{0\});}
\DoxyCodeLine{1253     vpxor(scratch, scratch, scratch);}
\DoxyCodeLine{1254     vpshufb(dst, dst, scratch);}
\DoxyCodeLine{1255   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1256     CpuFeatureScope ssse4\_scope(\textcolor{keyword}{this}, SSE4\_1);}
\DoxyCodeLine{1257     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a74d50d840602b3719cd7d3f56cbffd12}{pinsrb}}(dst, src, uint8\_t\{0\});}
\DoxyCodeLine{1258     xorps(scratch, scratch);}
\DoxyCodeLine{1259     pshufb(dst, scratch);}
\DoxyCodeLine{1260   \}}
\DoxyCodeLine{1261 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::pinsrb(), and v8\+::internal\+::\+Assembler\+::vpinsrb().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a5b710e5e402726e286d60752b27d84eb_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a3811f98186f48cbe0e645c0b6b6235f2}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a3811f98186f48cbe0e645c0b6b6235f2}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Not@{S128Not}}
\index{S128Not@{S128Not}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Not()}{S128Not()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Not (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 1207 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1208                                                             \{}
\DoxyCodeLine{1209   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1210   \textcolor{keywordflow}{if} (dst == src) \{}
\DoxyCodeLine{1211     Pcmpeqd(scratch, scratch);}
\DoxyCodeLine{1212     Pxor(dst, scratch);}
\DoxyCodeLine{1213   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1214     Pcmpeqd(dst, dst);}
\DoxyCodeLine{1215     Pxor(dst, src);}
\DoxyCodeLine{1216   \}}
\DoxyCodeLine{1217 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT.

\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_aaa7e1253d1e234189ddb4e2ce8fb583a}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_aaa7e1253d1e234189ddb4e2ce8fb583a}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Select@{S128Select}}
\index{S128Select@{S128Select}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Select()}{S128Select()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Select (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{mask,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{scratch }\end{DoxyParamCaption})}



Definition at line 1219 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1221                                                                \{}
\DoxyCodeLine{1222   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1223   \textcolor{comment}{// v128.select = v128.or(v128.and(v1, c), v128.andnot(v2, c)).}}
\DoxyCodeLine{1224   \textcolor{comment}{// pandn(x, y) = !x \& y, so we have to flip the mask and input.}}
\DoxyCodeLine{1225   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{1226     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{1227     vpandn(scratch, mask, src2);}
\DoxyCodeLine{1228     vpand(dst, src1, mask);}
\DoxyCodeLine{1229     vpor(dst, dst, scratch);}
\DoxyCodeLine{1230   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1231     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(dst, mask);}
\DoxyCodeLine{1232     \textcolor{comment}{// Use float ops as they are 1 byte shorter than int ops.}}
\DoxyCodeLine{1233     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(scratch, mask);}
\DoxyCodeLine{1234     andnps(scratch, src2);}
\DoxyCodeLine{1235     andps(dst, src1);}
\DoxyCodeLine{1236     orps(dst, scratch);}
\DoxyCodeLine{1237   \}}
\DoxyCodeLine{1238 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+EQ, v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Assembler\+::movaps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_aaa7e1253d1e234189ddb4e2ce8fb583a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_af3a22ab5a9030f3b8334b3d2693c1ec4}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_af3a22ab5a9030f3b8334b3d2693c1ec4}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Store32Lane@{S128Store32Lane}}
\index{S128Store32Lane@{S128Store32Lane}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Store32Lane()}{S128Store32Lane()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Store32\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{uint8\+\_\+t}]{laneidx }\end{DoxyParamCaption})}



Definition at line 381 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{382                                                                 \{}
\DoxyCodeLine{383   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{384   \textcolor{keywordflow}{if} (laneidx == 0) \{}
\DoxyCodeLine{385     Movss(dst, src);}
\DoxyCodeLine{386   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{387     \mbox{\hyperlink{src_2base_2logging_8h_aabec5c3b7a8628298a25f044dcf89c25}{DCHECK\_GE}}(3, laneidx);}
\DoxyCodeLine{388     Extractps(dst, src, laneidx);}
\DoxyCodeLine{389   \}}
\DoxyCodeLine{390 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, and DCHECK\+\_\+\+GE.

\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49cce3e0a343fe846415232bdf0786c3}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49cce3e0a343fe846415232bdf0786c3}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!S128Store64Lane@{S128Store64Lane}}
\index{S128Store64Lane@{S128Store64Lane}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{S128Store64Lane()}{S128Store64Lane()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+S128\+Store64\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src,  }\item[{uint8\+\_\+t}]{laneidx }\end{DoxyParamCaption})}



Definition at line 1299 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{1300                                                                 \{}
\DoxyCodeLine{1301   \mbox{\hyperlink{codegen_2assembler_8h_aa9b6b07d630b3249a10dea3be092a204}{ASM\_CODE\_COMMENT}}(\textcolor{keyword}{this});}
\DoxyCodeLine{1302   \textcolor{keywordflow}{if} (laneidx == 0) \{}
\DoxyCodeLine{1303     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a8ef692efe26bbbf609d479d1c92462cb}{Movlps}}(dst, src);}
\DoxyCodeLine{1304   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1305     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(1, laneidx);}
\DoxyCodeLine{1306     \mbox{\hyperlink{classv8_1_1internal_1_1SharedMacroAssemblerBase_a67f3fcaf96ff8d9aa9d3395a9bbe6d0d}{Movhps}}(dst, src);}
\DoxyCodeLine{1307   \}}
\DoxyCodeLine{1308 \}}

\end{DoxyCode}


References ASM\+\_\+\+CODE\+\_\+\+COMMENT, DCHECK\+\_\+\+EQ, Movhps(), and Movlps().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_a49cce3e0a343fe846415232bdf0786c3_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1SharedMacroAssemblerBase_abd064d4b410d3c9fc7393c0679c8dd4e}\label{classv8_1_1internal_1_1SharedMacroAssemblerBase_abd064d4b410d3c9fc7393c0679c8dd4e}} 
\index{v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}!Shufps@{Shufps}}
\index{Shufps@{Shufps}!v8::internal::SharedMacroAssemblerBase@{v8::internal::SharedMacroAssemblerBase}}
\doxysubsubsection{\texorpdfstring{Shufps()}{Shufps()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Shared\+Macro\+Assembler\+Base\+::\+Shufps (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{dst,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1XMMRegister}{XMMRegister}}}]{src2,  }\item[{uint8\+\_\+t}]{imm8 }\end{DoxyParamCaption})}



Definition at line 144 of file macro-\/assembler-\/shared-\/ia32-\/x64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{145                                                                       \{}
\DoxyCodeLine{146   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1CpuFeatures_a44305c4c7840c90b5cf4a0b6ebd791af}{CpuFeatures::IsSupported}}(AVX)) \{}
\DoxyCodeLine{147     CpuFeatureScope avx\_scope(\textcolor{keyword}{this}, AVX);}
\DoxyCodeLine{148     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_ab1292846608971455ebac8e5c2b95abd}{vshufps}}(dst, src1, src2, imm8);}
\DoxyCodeLine{149   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{150     \textcolor{keywordflow}{if} (dst != src1) \{}
\DoxyCodeLine{151       \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a94565fef79d67e9d6cfc14b875cfe7f7}{movaps}}(dst, src1);}
\DoxyCodeLine{152     \}}
\DoxyCodeLine{153     \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_a54dca5d47ec1a950ee8e8c5a57dcfa3c}{shufps}}(dst, src2, imm8);}
\DoxyCodeLine{154   \}}
\DoxyCodeLine{155 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), v8\+::internal\+::\+Assembler\+::movaps(), v8\+::internal\+::\+Assembler\+::shufps(), and v8\+::internal\+::\+Assembler\+::vshufps().



Referenced by F32x4\+Extract\+Lane().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_abd064d4b410d3c9fc7393c0679c8dd4e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1SharedMacroAssemblerBase_abd064d4b410d3c9fc7393c0679c8dd4e_icgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/shared-\/ia32-\/x64/\mbox{\hyperlink{macro-assembler-shared-ia32-x64_8h}{macro-\/assembler-\/shared-\/ia32-\/x64.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/shared-\/ia32-\/x64/\mbox{\hyperlink{macro-assembler-shared-ia32-x64_8cc}{macro-\/assembler-\/shared-\/ia32-\/x64.\+cc}}\end{DoxyCompactItemize}
