Warning (292006): Can't contact license server "27000@ecewinlm.priv" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Copyright (C) 2016  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat Apr  6 17:39:32 2019
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Using INI file /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/quartus.ini
Info: Project Name = /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/top
Info: Revision Name = top
Info (125068): Revision "top" was previously opened in Quartus II software version 13.1. Created Quartus Prime Default Settings File /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 13.1.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/intelFPGA16.1/quartus/linux64/assignment_defaults.qdf
Warning (292006): Can't contact license server "27000@ecewinlm.priv" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Sat Apr  6 17:39:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Using INI file /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_3.v
    Info (12023): Found entity 1: system_mm_interconnect_3 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_1.v
    Info (12023): Found entity 1: system_mm_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v
    Info (12023): Found entity 1: acl_work_group_dispatcher File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_group_dispatcher.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v
    Info (12023): Found entity 1: acl_id_iterator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_id_iterator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v
    Info (12023): Found entity 1: acl_work_item_iterator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v
    Info (12023): Found entity 1: acl_multistage_adder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_multistage_adder.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_start_signal_chain_element.v
    Info (12023): Found entity 1: acl_start_signal_chain_element File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_start_signal_chain_element.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_finish_signal_chain_element.v
    Info (12023): Found entity 1: acl_finish_signal_chain_element File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_finish_signal_chain_element.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_task_copy_finish_detector.v
    Info (12023): Found entity 1: acl_task_copy_finish_detector File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_task_copy_finish_detector.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v
    Info (12023): Found entity 1: acl_kernel_finish_detector File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v
    Info (12023): Found entity 1: acl_multistage_accumulator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_multistage_accumulator.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v
    Info (12023): Found entity 1: acl_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v
    Info (12023): Found entity 1: acl_shift_register File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_shift_register.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v
    Info (12023): Found entity 1: acl_data_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v
    Info (12023): Found entity 1: acl_ll_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ll_fifo.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v
    Info (12023): Found entity 1: acl_ll_ram_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ll_ram_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v
    Info (12023): Found entity 1: acl_valid_fifo_counter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_valid_fifo_counter.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v
    Info (12023): Found entity 1: acl_staging_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_staging_reg.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_pop.v
    Info (12023): Found entity 1: acl_pop File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_pop.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_pipeline.v
    Info (12023): Found entity 1: acl_pipeline File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_pipeline.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_push.v
    Info (12023): Found entity 1: acl_push File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_push.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_token_fifo_counter.v
    Info (12023): Found entity 1: acl_token_fifo_counter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_token_fifo_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_enable_sink.v
    Info (12023): Found entity 1: acl_enable_sink File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_enable_sink.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v
    Info (12023): Found entity 1: lsu_top File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 81
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v
    Info (12023): Found entity 1: lsu_pipelined_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_pipelined.v Line: 42
    Info (12023): Found entity 2: lsu_pipelined_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_pipelined.v Line: 421
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v
    Info (12023): Found entity 1: lsu_enabled_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_enabled.v Line: 42
    Info (12023): Found entity 2: lsu_enabled_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_enabled.v Line: 183
Info (12021): Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v
    Info (12023): Found entity 1: lsu_basic_coalesced_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_basic_coalescer.v Line: 42
    Info (12023): Found entity 2: lsu_basic_coalesced_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_basic_coalescer.v Line: 228
    Info (12023): Found entity 3: lookahead_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_basic_coalescer.v Line: 479
    Info (12023): Found entity 4: basic_coalescer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_basic_coalescer.v Line: 540
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v
    Info (12023): Found entity 1: lsu_simple_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_simple.v Line: 37
    Info (12023): Found entity 2: lsu_simple_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_simple.v Line: 202
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v
    Info (12023): Found entity 1: lsu_streaming_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming.v Line: 40
    Info (12023): Found entity 2: lsu_streaming_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming.v Line: 295
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v
    Info (12023): Found entity 1: lsu_burst_read_master File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_burst_master.v Line: 31
Info (12021): Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v
    Info (12023): Found entity 1: lsu_bursting_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1
    Info (12023): Found entity 2: acl_io_pipeline File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 388
    Info (12023): Found entity 3: lsu_bursting_pipelined_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 415
    Info (12023): Found entity 4: acl_stall_free_coalescer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 922
    Info (12023): Found entity 5: lsu_bursting_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1079
    Info (12023): Found entity 6: lsu_bursting_write_internal File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1243
    Info (12023): Found entity 7: bursting_coalescer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1646
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v
    Info (12023): Found entity 1: lsu_non_aligned_write File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_non_aligned_write.v Line: 20
    Info (12023): Found entity 2: lsu_non_aligned_write_internal File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_non_aligned_write.v Line: 169
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v
    Info (12023): Found entity 1: lsu_read_cache File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_read_cache.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v
    Info (12023): Found entity 1: lsu_atomic_pipelined File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_atomic.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v
    Info (12023): Found entity 1: lsu_prefetch_block File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_prefetch_block.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v
    Info (12023): Found entity 1: lsu_wide_wrapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_wide_wrapper.v Line: 4
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v
    Info (12023): Found entity 1: lsu_streaming_prefetch_read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 8
    Info (12023): Found entity 2: lsu_streaming_prefetch_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 307
    Info (12023): Found entity 3: lsu_streaming_prefetch_avalon_bust_master File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 525
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_permute_address.v
    Info (12023): Found entity 1: lsu_permute_address File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_permute_address.v Line: 3
Info (12021): Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v
    Info (12023): Found entity 1: acl_aligned_burst_coalesced_lsu File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 66
    Info (12023): Found entity 2: avalon_interface File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 311
    Info (12023): Found entity 3: valid_generator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 497
    Info (12023): Found entity 4: acl_lsu_buffers File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 564
    Info (12023): Found entity 5: acl_burst_coalescer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 768
    Info (12023): Found entity 6: acl_registered_comparison File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v Line: 1187
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_full_detector.v
    Info (12023): Found entity 1: acl_full_detector File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_full_detector.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_stall_free_sink.v
    Info (12023): Found entity 1: acl_stall_free_sink File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v
    Info (12023): Found entity 1: acl_loop_limiter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_loop_limiter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter.v
    Info (12023): Found entity 1: acl_work_group_limiter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_group_limiter.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v
    Info (12023): Found entity 1: acl_toggle_detect File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_toggle_detect.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v
    Info (12023): Found entity 1: acl_debug_mem File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_debug_mem.v Line: 29
Info (12021): Found 13 design units, including 13 entities, in source file system/synthesis/submodules/single_kernel.v
    Info (12023): Found entity 1: genetic_algorithm_basic_block_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 25
    Info (12023): Found entity 2: genetic_algorithm_basic_block_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 800
    Info (12023): Found entity 3: genetic_algorithm_basic_block_2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1307
    Info (12023): Found entity 4: genetic_algorithm_basic_block_3 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2900
    Info (12023): Found entity 5: genetic_algorithm_basic_block_4 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 4754
    Info (12023): Found entity 6: genetic_algorithm_basic_block_5 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 6780
    Info (12023): Found entity 7: genetic_algorithm_basic_block_6 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 7203
    Info (12023): Found entity 8: genetic_algorithm_basic_block_7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 8968
    Info (12023): Found entity 9: genetic_algorithm_basic_block_8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9486
    Info (12023): Found entity 10: genetic_algorithm_function File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9632
    Info (12023): Found entity 11: genetic_algorithm_function_cra_slave File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10352
    Info (12023): Found entity 12: genetic_algorithm_function_wrapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10662
    Info (12023): Found entity 13: genetic_algorithm_sys_cycle_time File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10934
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/single_kernel_system.v
    Info (12023): Found entity 1: single_kernel_system File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 23
    Info (12023): Found entity 2: genetic_algorithm_top_wrapper_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 386
    Info (12023): Found entity 3: single_kernel_system_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1321
    Info (12023): Found entity 4: single_kernel_system_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1512
    Info (12023): Found entity 5: single_kernel_system_interconnect_2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1704
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_arb2.v
    Info (12023): Found entity 1: acl_arb2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb2.v Line: 20
    Info (12023): Found entity 2: acl_arb_pipeline_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb2.v Line: 291
    Info (12023): Found entity 3: acl_arb_staging_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb2.v Line: 342
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v
    Info (12023): Found entity 1: acl_arb_data File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb_intf.v Line: 20
    Info (12023): Found entity 2: acl_arb_intf File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb_intf.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v
    Info (12023): Found entity 1: acl_avm_to_ic File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_avm_to_ic.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v
    Info (12023): Found entity 1: acl_ic_wrp_intf File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_intf.v Line: 20
    Info (12023): Found entity 2: acl_ic_rrp_intf File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_intf.v Line: 28
    Info (12023): Found entity 3: acl_ic_master_intf File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_intf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v
    Info (12023): Found entity 1: acl_ic_master_endpoint File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v
    Info (12023): Found entity 1: acl_ic_slave_endpoint File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v
    Info (12023): Found entity 1: acl_ic_slave_rrp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v
    Info (12023): Found entity 1: acl_ic_slave_wrp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_wrp.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_rrp_reg.v
    Info (12023): Found entity 1: acl_ic_rrp_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_rrp_reg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_wrp_reg.v
    Info (12023): Found entity 1: acl_ic_wrp_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_wrp_reg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_to_avm.v
    Info (12023): Found entity 1: acl_ic_to_avm File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_to_avm.v Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_atomics_nostall.v
    Info (12023): Found entity 1: acl_atomics_nostall File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_atomics_nostall.v Line: 136
    Info (12023): Found entity 2: atomic_alu File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_atomics_nostall.v Line: 1013
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_atomics_arb_stall.v
    Info (12023): Found entity 1: acl_atomics_arb_stall File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_atomics_arb_stall.v Line: 20
Info (12021): Found 11 design units, including 11 entities, in source file system/synthesis/submodules/lsu_ic_top.v
    Info (12023): Found entity 1: lsu_ic_top File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 4
    Info (12023): Found entity 2: lsu_ic_token File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 302
    Info (12023): Found entity 3: lsu_n_token File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 464
    Info (12023): Found entity 4: lsu_n_fast File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 746
    Info (12023): Found entity 5: lsu_ic_hybrid File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1024
    Info (12023): Found entity 6: lsu_ic_unbalance File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1205
    Info (12023): Found entity 7: lsu_token_ring File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1401
    Info (12023): Found entity 8: lsu_swdimm_token_ring File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1996
    Info (12023): Found entity 9: lsu_rd_back_n File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2216
    Info (12023): Found entity 10: lsu_rd_back File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2432
    Info (12023): Found entity 11: debug_io_cnt File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2695
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_mem1x.v
    Info (12023): Found entity 1: acl_mem1x File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 20
    Info (12023): Found entity 2: _acl_mem1x_shiftreg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 268
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_mem_staging_reg.v
    Info (12023): Found entity 1: acl_mem_staging_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem_staging_reg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_address_to_bankaddress.v
    Info (12023): Found entity 1: acl_address_to_bankaddress File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_address_to_bankaddress.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_local_mem_router.v
    Info (12023): Found entity 1: acl_ic_local_mem_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_local_mem_router.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_printf_counter.v
    Info (12023): Found entity 1: acl_printf_counter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_printf_counter.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv
    Info (12023): Found entity 1: cra_ring_root File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/cra_ring_root.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv
    Info (12023): Found entity 1: cra_ring_node File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/cra_ring_node.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v
    Info (12023): Found entity 1: system_acl_iface File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv
    Info (12023): Found entity 1: system_acl_iface_irq_mapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_12.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_12 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_12.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_10.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_10 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_10.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_007.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_007 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_007_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6_router_002_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_6_router_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_6_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_avalon_st_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_avalon_st_adapter_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_9_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_9_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_9_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_8_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_8_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_8_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_8_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_8_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_8_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_8_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_8_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_8_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_8_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_7.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_7.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_5_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_5_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_5_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_5_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_5_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_5_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_5_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_5_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_5_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_5_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_6 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_5 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_3_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_3_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_3_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_003.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_003.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux_003.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_008.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_008_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_008.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router_008 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_004.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_004_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_004.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router_004 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_mm_interconnect_2_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v
    Info (12023): Found entity 1: version_id File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/version_id.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uniphy_status.v
    Info (12023): Found entity 1: uniphy_status File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/uniphy_status.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v
    Info (12023): Found entity 1: sw_reset File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sw_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_memory_bank_divider_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_splitter.sv
    Info (12023): Found entity 1: mem_splitter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_router_reorder.sv
    Info (12023): Found entity 1: mem_router_reorder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_iface_ll_fifo.v
    Info (12023): Found entity 1: acl_iface_ll_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_iface_ll_fifo.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_iface_address_to_bankaddress.v
    Info (12023): Found entity 1: acl_iface_address_to_bankaddress File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_iface_address_to_bankaddress.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/snoop_adapter.v
    Info (12023): Found entity 1: snoop_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/snoop_adapter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_em_pc_0.v
    Info (12023): Found entity 1: system_acl_iface_em_pc_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_em_pc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_em_pc_0_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_em_pc_0_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_em_pc_0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/em_top_ms.v
    Info (12023): Found entity 1: em_top_ms File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_top_ms.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/em_single_top.v
    Info (12023): Found entity 1: em_single_top File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_single_top.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/em_count_fsm.v
    Info (12023): Found entity 1: em_count_fsm File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_count_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/em_protocol_fsm.v
    Info (12023): Found entity 1: em_protocol_fsm File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_protocol_fsm.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/em_rdlat_fsm.v
    Info (12023): Found entity 1: em_rdlat_fsm File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_rdlat_fsm.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/em_reset_sync.v
    Info (12023): Found entity 1: em_reset_sync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_reset_sync.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0.v
    Info (12023): Found entity 1: system_acl_iface_dma_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_003.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_router_003_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_003.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_dma_0_mm_interconnect_2_router_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_router_002_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_dma_0_mm_interconnect_2_router_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_dma_0_mm_interconnect_2_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_2_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_dma_0_mm_interconnect_2_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1_router_003_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_dma_0_mm_interconnect_1_router_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_1_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_dma_0_mm_interconnect_1_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_dma.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_dma File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_dma_mm_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_dma_0_dma_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 73
Info (12021): Found 8 design units, including 8 entities, in source file system/synthesis/submodules/byte_enable_generator.v
    Info (12023): Found entity 1: byte_enable_generator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 60
    Info (12023): Found entity 2: one_thousand_twenty_four_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 183
    Info (12023): Found entity 3: five_hundred_twelve_bit_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 291
    Info (12023): Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 399
    Info (12023): Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 506
    Info (12023): Found entity 6: sixty_four_bit_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 612
    Info (12023): Found entity 7: thirty_two_bit_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 717
    Info (12023): Found entity 8: sixteen_bit_byteenable_FSM File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 824
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/ST_to_MM_Adapter.v
    Info (12023): Found entity 1: ST_to_MM_Adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/ST_to_MM_Adapter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_burst_control.v
    Info (12023): Found entity 1: write_burst_control File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_burst_control.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/read_master.v
    Info (12023): Found entity 1: read_master File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/MM_to_ST_Adapter.v
    Info (12023): Found entity 1: MM_to_ST_Adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/MM_to_ST_Adapter.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/read_burst_control.v
    Info (12023): Found entity 1: read_burst_control File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_burst_control.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/dispatcher.v
    Info (12023): Found entity 1: dispatcher File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/dispatcher.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/csr_block.v
    Info (12023): Found entity 1: csr_block File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/csr_block.v Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/descriptor_buffers.v
    Info (12023): Found entity 1: descriptor_buffers File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/descriptor_buffers.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/response_block.v
    Info (12023): Found entity 1: response_block File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/response_block.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/fifo_with_byteenables.v
    Info (12023): Found entity 1: fifo_with_byteenables File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/fifo_with_byteenables.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/read_signal_breakout.v
    Info (12023): Found entity 1: read_signal_breakout File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_signal_breakout.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_signal_breakout.v
    Info (12023): Found entity 1: write_signal_breakout File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_signal_breakout.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface.v
    Info (12023): Found entity 1: system_acl_iface_kernel_interface File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_router_002_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_kernel_interface_mm_interconnect_1_router_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_kernel_interface_mm_interconnect_1_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_1_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_kernel_interface_mm_interconnect_1_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_0_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_0_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_0_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_0_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_kernel_interface_mm_interconnect_0_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_mm_interconnect_0_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_kernel_interface_mm_interconnect_0_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_kernel_interface_sys_description_rom.v
    Info (12023): Found entity 1: system_acl_iface_kernel_interface_sys_description_rom File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_sys_description_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v
    Info (12023): Found entity 1: altera_irq_bridge File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_irq_bridge.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v
    Info (12023): Found entity 1: mem_org_mode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_org_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v
    Info (12023): Found entity 1: pll_lock_avs File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/pll_lock_avs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v
    Info (12023): Found entity 1: global_routing File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/global_routing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v
    Info (12023): Found entity 1: acl_timer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file system/synthesis/submodules/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "system/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v
    Info (12023): Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/temperature.v
    Info (12023): Found entity 1: temperature File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/temperature.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/temp_sense.v
    Info (12023): Found entity 1: temp_sense_alttemp_sense_v8t File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/temp_sense.v Line: 47
    Info (12023): Found entity 2: temp_sense File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/temp_sense.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_temperature_pll.v
    Info (12023): Found entity 1: system_acl_iface_temperature_pll File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_temperature_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_stratixv.sv
    Info (12023): Found entity 1: altera_mem_if_dll_stratixv File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_dll_stratixv.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_stratixv.sv
    Info (12023): Found entity 1: altera_mem_if_oct_stratixv File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_oct_stratixv.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_c0.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_c0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_c0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_addr_cmd.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_odt_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_arbiter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_burst_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_cmd_gen.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer_manager.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_burst_tracking.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_dataid_manager.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_list.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v Line: 18
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 63
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 238
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v Line: 412
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 63
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 390
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v Line: 630
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v Line: 59
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v Line: 229
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v Line: 59
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_axi_st_converter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_input_if.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rank_timer.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_sideband.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_tbp.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_timing_param.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv
    Info (12023): Found entity 1: alt_mem_if_nextgen_ddr3_controller_core File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 3 design units, including 3 entities, in source file system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_phy_mgr.sv
    Info (12023): Found entity 1: sequencer_phy_mgr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_phy_mgr.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sequencer_data_mgr.sv
    Info (12023): Found entity 1: sequencer_data_mgr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_data_mgr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_ddr3.v
    Info (12023): Found entity 1: rw_manager_ddr3 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ddr3.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_ac_ROM_reg.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_reg.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_bitcheck.v
    Info (12023): Found entity 1: rw_manager_bitcheck File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_bitcheck.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_core.sv
    Info (12023): Found entity 1: rw_manager_core File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_data_broadcast.v
    Info (12023): Found entity 1: rw_manager_data_broadcast File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_data_broadcast.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_data_decoder.v
    Info (12023): Found entity 1: rw_manager_data_decoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_data_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_datamux.v
    Info (12023): Found entity 1: rw_manager_datamux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_datamux.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_di_buffer.v
    Info (12023): Found entity 1: rw_manager_di_buffer File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_di_buffer_wrap.v
    Info (12023): Found entity 1: rw_manager_di_buffer_wrap File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer_wrap.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_dm_decoder.v
    Info (12023): Found entity 1: rw_manager_dm_decoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_dm_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_generic.sv
    Info (12023): Found entity 1: rw_manager_generic File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_inst_ROM_reg.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_reg File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_reg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_jumplogic.v
    Info (12023): Found entity 1: rw_manager_jumplogic File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_jumplogic.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_lfsr72.v
    Info (12023): Found entity 1: rw_manager_lfsr72 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_lfsr72.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_lfsr36.v
    Info (12023): Found entity 1: rw_manager_lfsr36 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_lfsr36.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_lfsr12.v
    Info (12023): Found entity 1: rw_manager_lfsr12 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_lfsr12.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_pattern_fifo.v
    Info (12023): Found entity 1: rw_manager_pattern_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_pattern_fifo.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_ram.v
    Info (12023): Found entity 1: rw_manager_ram File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_ram_csr.v
    Info (12023): Found entity 1: rw_manager_ram_csr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ram_csr.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_read_datapath.v
    Info (12023): Found entity 1: rw_manager_read_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_read_datapath.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_write_decoder.v
    Info (12023): Found entity 1: rw_manager_write_decoder File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_write_decoder.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_ac_ROM_no_ifdef_params File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v
    Info (12023): Found entity 1: rw_manager_inst_ROM_no_ifdef_params File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_irq_mapper.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_irq_mapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_irq_mapper.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3b_s0_mm_interconnect_0_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_demux_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/afi_mux_ddr3_ddrx.v
    Info (12023): Found entity 1: afi_mux_ddr3_ddrx File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/afi_mux_ddr3_ddrx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_clock_pair_generator.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_clock_pair_generator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_valid_selector.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_read_valid_selector File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_valid_selector.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_datapath.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_addr_cmd_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_datapath.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_reset File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_acv_ldc.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_acv_ldc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_memphy File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset_sync.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_reset_sync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_new_io_pads File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_fr_cycle_shifter.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_fr_cycle_shifter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_fr_cycle_shifter.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_fr_cycle_extender.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_fr_cycle_extender File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_fr_cycle_extender.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_datapath.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_read_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_datapath.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_write_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_core_shadow_registers.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_core_shadow_registers File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_core_shadow_registers.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_simple_ddio_out File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_simple_ddio_out.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_phy_csr.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_phy_csr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_iss_probe.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_iss_probe File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_fifo_hard.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_read_fifo_hard File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_fifo_hard.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_p0_altdqdqs.v
    Info (12023): Found entity 1: system_acl_iface_ddr3b_p0_altdqdqs File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_stratixv.sv
    Info (12023): Found entity 1: altdq_dqs2_stratixv File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altdq_dqs2_stratixv.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3b_pll0.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3b_pll0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_pll0.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_irq_mapper.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_irq_mapper File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_irq_mapper.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3a_s0_mm_interconnect_0_router File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005_default_decode File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_demux_003 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux_001 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_clock_pair_generator.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_clock_pair_generator File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_valid_selector.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_read_valid_selector File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_valid_selector.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_datapath.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_addr_cmd_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_datapath.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_reset File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_acv_ldc.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_acv_ldc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_memphy File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset_sync.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_reset_sync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_new_io_pads File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_fr_cycle_shifter.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_fr_cycle_shifter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_fr_cycle_shifter.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_fr_cycle_extender.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_fr_cycle_extender File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_fr_cycle_extender.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_datapath.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_read_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_datapath.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_write_datapath File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_core_shadow_registers.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_core_shadow_registers File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_core_shadow_registers.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_simple_ddio_out File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_simple_ddio_out.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_phy_csr.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_phy_csr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_iss_probe.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_iss_probe File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_fifo_hard.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_read_fifo_hard File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_fifo_hard.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_p0_altdqdqs.v
    Info (12023): Found entity 1: system_acl_iface_ddr3a_p0_altdqdqs File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_ddr3a_pll0.sv
    Info (12023): Found entity 1: system_acl_iface_ddr3a_pll0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_pll0.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v
    Info (12023): Found entity 1: altpcie_sv_hip_avmm_hwtcl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcierd_hip_rs.v
    Info (12023): Found entity 1: altpcierd_hip_rs File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcierd_hip_rs.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_addrtrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_fixtrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_vartrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_app.v
    Info (12023): Found entity 1: altpciexpav_stif_app File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_control_register.v
    Info (12023): Found entity 1: altpciexpav_stif_control_register File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_control_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_avalon File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_cr_avalon.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_interrupt File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_cr_interrupt.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_cr_rp.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_rp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_cr_rp.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_cfg_status.v
    Info (12023): Found entity 1: altpciexpav_stif_cfg_status File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_mailbox File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_cr_mailbox.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_p2a_addrtrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_reg_fifo.v
    Info (12023): Found entity 1: altpciexpav_stif_reg_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_reg_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_rx.v
    Info (12023): Found entity 1: altpciexpav_stif_rx File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_rx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_rx_cntrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_rx_resp.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_resp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_rx_resp.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_tx.v
    Info (12023): Found entity 1: altpciexpav_stif_tx File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_tx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_tx_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_tx_cntrl.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txavl_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txresp_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_clksync.v
    Info (12023): Found entity 1: altpciexpav_clksync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_clksync.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav128_a2p_addrtrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_addrtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav128_a2p_fixtrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_fixtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav128_a2p_vartrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_app.v
    Info (12023): Found entity 1: altpciexpav128_app File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_app.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_clksync.v
    Info (12023): Found entity 1: altpciexpav128_clksync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_clksync.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_control_register.v
    Info (12023): Found entity 1: altpciexpav128_control_register File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_control_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav128_cr_avalon File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_avalon.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav128_cr_interrupt File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_cr_rp.v
    Info (12023): Found entity 1: altpciexpav128_cr_rp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_rp.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_cfg_status.v
    Info (12023): Found entity 1: altpciexpav128_cfg_status File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cfg_status.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav128_cr_mailbox File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav128_p2a_addrtrans File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_p2a_addrtrans.v Line: 17
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/altpciexpav128_rx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 14320. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_rx.v
    Info (12023): Found entity 1: altpciexpav128_rx File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_rx_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_fifo.v
    Info (12023): Found entity 1: altpciexpav128_fifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_rxm_adapter.v
    Info (12023): Found entity 1: altpciexpav128_rxm_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rxm_adapter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_rx_resp.v
    Info (12023): Found entity 1: altpciexpav128_rx_resp File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_resp.v Line: 19
Warning (10720): Verilog HDL or VHDL warning at system/synthesis/submodules/altpciexpav128_tx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12110. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_tx.v
    Info (12023): Found entity 1: altpciexpav128_tx File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_tx_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_txavl_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav128_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav128_txresp_cntrl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpciexpav_lite_app.v
    Info (12023): Found entity 1: altpciexpav_lite_app File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_lite_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v
    Info (12023): Found entity 1: altpcie_sv_hip_ast_hwtcl File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_hip_256_pipen1b.v
    Info (12023): Found entity 1: altpcie_hip_256_pipen1b File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_256_pipen1b.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_rs_serdes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_rs_hip.v
    Info (12023): Found entity 1: altpcie_rs_hip File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_rs_hip.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_scfifo.v
    Info (12023): Found entity 1: altpcie_scfifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_scfifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altpcie_sv_scfifo_ext.v
    Info (12023): Found entity 1: altpcie_sv_scfifo_ext File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_scfifo_ext.v Line: 17
    Info (12023): Found entity 2: altpcie_scfifo_svaa_deep File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_scfifo_ext.v Line: 124
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altpcie_scfifo_sv.v
    Info (12023): Found entity 1: altpcie_scfifo_sv File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_scfifo_sv.v Line: 19
    Info (12023): Found entity 2: altpcie_scfifo_deep File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_scfifo_sv.v Line: 116
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altpcie_sv_gbfifo.v
    Info (12023): Found entity 1: altpcie_sv_gbfifo File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_gbfifo.v Line: 46
    Info (12023): Found entity 2: altpcie_sv_gbfifo_neq_5_ena File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_gbfifo.v Line: 342
    Info (12023): Found entity 3: altpcie_sv_gbfifo_s5mlab File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_gbfifo.v Line: 393
    Info (12023): Found entity 4: altpcie_sv_gbfifo_eq_5_ena File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_gbfifo.v Line: 504
    Info (12023): Found entity 5: altpcie_sv_gbfifo_wys_lut File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_gbfifo.v Line: 566
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_tlp_inspector.v
    Info (12023): Found entity 1: altpcie_tlp_inspector File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_tlp_inspector.v Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_tlp_inspector_trigger.v
    Info (12023): Found entity 1: altpcie_tlp_inspector_trigger File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_tlp_inspector_trigger.v Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_hip_eq_dprio.v
    Info (12023): Found entity 1: altpcie_hip_eq_dprio File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_eq_dprio.v Line: 22
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v
    Info (12023): Found entity 1: altpcie_hip_eq_bypass_ph3 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v Line: 18
    Info (12023): Found entity 2: altpcie_hip_bitsync2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v Line: 674
    Info (12023): Found entity 3: altpcie_hip_bitsync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v Line: 705
    Info (12023): Found entity 4: altpcie_hip_vecsync2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v Line: 743
    Info (12023): Found entity 5: altpcie_hip_vecsync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v Line: 780
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_tlp_inspector_monitor.sv
    Info (12023): Found entity 1: altpcie_tlp_inspector_monitor File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_tlp_inspector_monitor.sv Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altpcie_tlp_inspector_cseb.sv
    Info (12023): Found entity 1: altpcie_tlp_inspector_cseb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_tlp_inspector_cseb.sv Line: 287
Info (12021): Found 1 design units, including 0 entities, in source file system/synthesis/submodules/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (system) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_pcs.sv
    Info (12023): Found entity 1: sv_pcs File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_pcs_ch.sv
    Info (12023): Found entity 1: sv_pcs_ch File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_pma.sv
    Info (12023): Found entity 1: sv_pma File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pma.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_reconfig_bundle_to_ip.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_reconfig_bundle_merger.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_rx_pma.sv
    Info (12023): Found entity 1: sv_rx_pma File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_rx_pma.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_tx_pma.sv
    Info (12023): Found entity 1: sv_tx_pma File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_tx_pma_ch.sv
    Info (12023): Found entity 1: sv_tx_pma_ch File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 52
Info (12021): Found 1 design units, including 0 entities, in source file system/synthesis/submodules/sv_xcvr_h.sv
    Info (12022): Found design unit 1: sv_xcvr_h (SystemVerilog) (system) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: sv_xcvr_avmm_csr File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_avmm_dcd.sv
    Info (12023): Found entity 1: sv_xcvr_avmm_dcd File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm_dcd.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_avmm.sv
    Info (12023): Found entity 1: sv_xcvr_avmm File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_data_adapter.sv
    Info (12023): Found entity 1: sv_xcvr_data_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_data_adapter.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_native.sv
    Info (12023): Found entity 1: sv_xcvr_native File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_native.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_plls.sv
    Info (12023): Found entity 1: sv_xcvr_plls File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_plls.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: sv_hssi_10g_rx_pcs_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: sv_hssi_10g_tx_pcs_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: sv_hssi_8g_rx_pcs_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: sv_hssi_8g_tx_pcs_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv
    Info (12023): Found entity 1: sv_hssi_8g_pcs_aggregate_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: sv_hssi_common_pcs_pma_interface_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: sv_hssi_common_pld_pcs_interface_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: sv_hssi_pipe_gen1_2_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv
    Info (12023): Found entity 1: sv_hssi_pipe_gen3_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_emsip_adapter.sv
    Info (12023): Found entity 1: sv_xcvr_emsip_adapter File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sv_xcvr_pipe_native.sv
    Info (12023): Found entity 1: sv_xcvr_pipe_native File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_pipe_native.sv Line: 22
Warning (10236): Verilog HDL Implicit Net warning at altpcie_sv_hip_avmm_hwtcl.v(879): created implicit net for "derr_cor_ext" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 879
Warning (10236): Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for "txrp_tlp_ack" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav_stif_app.v Line: 676
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:system_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/top.v Line: 203
Info (12128): Elaborating entity "system_acl_iface" for hierarchy "system:system_inst|system_acl_iface:acl_iface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 250
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_ddr3b_dimm" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 509
Info (12128): Elaborating entity "altpcie_sv_hip_avmm_hwtcl" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 979
Warning (10036): Verilog HDL or VHDL warning at altpcie_sv_hip_avmm_hwtcl.v(879): object "derr_cor_ext" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 879
Warning (10034): Output port "derr_cor_ext_rcv" at altpcie_sv_hip_avmm_hwtcl.v(662) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 662
Warning (10034): Output port "derr_cor_ext_rpl" at altpcie_sv_hip_avmm_hwtcl.v(663) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 663
Info (12128): Elaborating entity "altpcie_sv_hip_ast_hwtcl" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 1423
Warning (10764): Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1099): converting signed shift amount to unsigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 1099
Warning (10764): Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1097): converting signed shift amount to unsigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 1097
Warning (10764): Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1098): converting signed shift amount to unsigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 1098
Warning (10242): Verilog HDL Function Declaration warning at altpcie_sv_hip_ast_hwtcl.v(1061): variable "return_string" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 1061
Warning (10230): Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(1061): truncated value with size 208 to match size of target (200) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 1061
Warning (10764): Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1109): converting signed shift amount to unsigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 1109
Info (10648): Verilog HDL Display System Task info at altpcie_sv_hip_ast_hwtcl.v(2383): Stratix V Hard IP for PCI Express "" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 2383
Warning (10230): Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2390): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 2390
Warning (10230): Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2391): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 2391
Warning (10230): Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2392): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 2392
Warning (10230): Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2393): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 2393
Info (12128): Elaborating entity "altpcie_hip_256_pipen1b" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v Line: 3323
Warning (10242): Verilog HDL Function Declaration warning at altpcie_hip_256_pipen1b.v(939): variable "return_string" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_256_pipen1b.v Line: 939
Info (12128): Elaborating entity "altpcie_rs_hip" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_rs_hip:g_hiprst.altpcie_rs_hip" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_256_pipen1b.v Line: 2048
Info (12128): Elaborating entity "sv_xcvr_pipe_native" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_hip_256_pipen1b.v Line: 3961
Warning (10036): Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(452): object "w_pll_tx_pcie_fb_clk" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_pipe_native.sv Line: 452
Warning (10036): Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(453): object "w_pll_tx_pll_fb_sw" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_pipe_native.sv Line: 453
Info (12128): Elaborating entity "sv_xcvr_emsip_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_pipe_native.sv Line: 709
Warning (10034): Output port "rxfreqtxcmuplllock[4]" at sv_xcvr_emsip_adapter.sv(104) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 104
Warning (10034): Output port "out_pcspldif_emsip_tx_in[916..914]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[912..910]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[812..810]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[808..806]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[708..706]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[704..702]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[604..602]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[600..598]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[500..498]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[496..494]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[396..394]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[392..390]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[292..290]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[288..286]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[188..186]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[184..182]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[84..82]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_in[80..78]" at sv_xcvr_emsip_adapter.sv(119) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 119
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[108]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[95]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[82]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[69]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[56]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[43]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[30]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[17]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Warning (10034): Output port "out_pcspldif_emsip_tx_special_in[4]" at sv_xcvr_emsip_adapter.sv(120) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_emsip_adapter.sv Line: 120
Info (12128): Elaborating entity "sv_xcvr_plls" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_pipe_native.sv Line: 1076
Warning (10036): Verilog HDL or VHDL warning at sv_xcvr_plls.sv(131): object "atx_avmm_blockselect" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_plls.sv Line: 131
Warning (10036): Verilog HDL or VHDL warning at sv_xcvr_plls.sv(132): object "atx_avmm_readdata" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_plls.sv Line: 132
Warning (10036): Verilog HDL or VHDL warning at sv_xcvr_plls.sv(133): object "atx_mux_avmm_blockselect" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_plls.sv Line: 133
Warning (10036): Verilog HDL or VHDL warning at sv_xcvr_plls.sv(134): object "atx_mux_avmm_readdata" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_plls.sv Line: 134
Info (12128): Elaborating entity "sv_xcvr_native" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_pipe_native.sv Line: 1730
Info (12128): Elaborating entity "sv_pma" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_native.sv Line: 1184
Info (12128): Elaborating entity "sv_rx_pma" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pma.sv Line: 337
Warning (10034): Output port "clk33pcs[4]" at sv_rx_pma.sv(90) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_rx_pma.sv Line: 90
Warning (10034): Output port "rdlpbkp[4]" at sv_rx_pma.sv(109) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_rx_pma.sv Line: 109
Warning (10034): Output port "rdlpbkn[4]" at sv_rx_pma.sv(110) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_rx_pma.sv Line: 110
Warning (10034): Output port "refclk_to_cdr[4]" at sv_rx_pma.sv(112) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_rx_pma.sv Line: 112
Info (12128): Elaborating entity "sv_tx_pma" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pma.sv Line: 445
Info (12128): Elaborating entity "sv_tx_pma_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma.sv Line: 231
Info (12128): Elaborating entity "sv_tx_pma_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma.sv Line: 231
Warning (10036): Verilog HDL or VHDL warning at sv_tx_pma_ch.sv(178): object "w_txelecidl" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 178
Warning (10036): Verilog HDL or VHDL warning at sv_tx_pma_ch.sv(179): object "w_rxdetclk" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 179
Warning (10036): Verilog HDL or VHDL warning at sv_tx_pma_ch.sv(180): object "w_txdetrx" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 180
Warning (10034): Output port "avmmreaddata_buf" at sv_tx_pma_ch.sv(131) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 131
Warning (10034): Output port "dataout" at sv_tx_pma_ch.sv(87) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 87
Warning (10034): Output port "rxdetectvalid" at sv_tx_pma_ch.sv(88) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 88
Warning (10034): Output port "rxfound" at sv_tx_pma_ch.sv(89) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 89
Warning (10034): Output port "blockselect_buf" at sv_tx_pma_ch.sv(134) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_tx_pma_ch.sv Line: 134
Info (12128): Elaborating entity "sv_pcs" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_native.sv Line: 2045
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_pipe_gen1_2_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 1668
Info (12128): Elaborating entity "sv_hssi_common_pcs_pma_interface_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 1898
Info (12128): Elaborating entity "sv_hssi_pipe_gen3_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 2370
Info (12128): Elaborating entity "sv_hssi_tx_pcs_pma_interface_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 2456
Info (12128): Elaborating entity "sv_hssi_tx_pld_pcs_interface_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 2580
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_hssi_common_pld_pcs_interface_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3564
Info (12128): Elaborating entity "sv_hssi_rx_pld_pcs_interface_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 4042
Info (12128): Elaborating entity "sv_hssi_rx_pcs_pma_interface_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 4187
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[1].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[2].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[3].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_pipe_gen1_2_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 1668
Info (12128): Elaborating entity "sv_hssi_pipe_gen3_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 2370
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[4].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_pipe_gen1_2_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 1668
Info (12128): Elaborating entity "sv_hssi_pipe_gen3_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 2370
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[5].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[6].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[7].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_pcs_ch" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs.sv Line: 1985
Info (12128): Elaborating entity "sv_hssi_8g_rx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3132
Info (12128): Elaborating entity "sv_hssi_8g_tx_pcs_rbc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[8].inst_sv_pcs_ch|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_pcs_ch.sv Line: 3362
Info (12128): Elaborating entity "sv_xcvr_avmm" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_native.sv Line: 2182
Warning (10030): Net "rx_ltrltd_ovr[4]" at sv_xcvr_avmm.sv(179) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 179
Warning (10030): Net "rx_ltr_val[4]" at sv_xcvr_avmm.sv(180) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 180
Warning (10030): Net "rx_ltd_val[4]" at sv_xcvr_avmm.sv(181) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 181
Warning (10034): Output port "pma_eyemonitor[24..20]" at sv_xcvr_avmm.sv(81) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 81
Warning (10034): Output port "pma_hardoccalen[4]" at sv_xcvr_avmm.sv(82) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 82
Warning (10034): Output port "pma_adcecapture[4]" at sv_xcvr_avmm.sv(83) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 83
Warning (10034): Output port "pma_adcestandby[4]" at sv_xcvr_avmm.sv(84) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 84
Info (12128): Elaborating entity "sv_reconfig_bundle_to_xcvr" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_reconfig_bundle_to_xcvr:avmm_interface_insts[0].sv_reconfig_bundle_to_xcvr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 292
Info (12128): Elaborating entity "sv_xcvr_avmm_csr" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm.sv Line: 460
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcie_sv_hip_ast_hwtcl:altera_s5_a2p|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|sv_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sv_xcvr_avmm_csr.sv Line: 291
Info (12128): Elaborating entity "altpciexpav128_app" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 1842
Info (10264): Verilog HDL Case Statement information at altpciexpav128_app.v(433): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_app.v Line: 433
Info (12128): Elaborating entity "altpciexpav128_rx" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_app.v Line: 589
Info (12128): Elaborating entity "altpciexpav128_rx_cntrl" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 292
Info (10264): Verilog HDL Case Statement information at altpciexpav128_rx_cntrl.v(307): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 307
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 376
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 376
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 376
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "155"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h5e1.tdf
    Info (12023): Found entity 1: scfifo_h5e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_h5e1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_h5e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_obe1.tdf
    Info (12023): Found entity 1: a_dpfifo_obe1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_obe1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_h5e1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b2s1.tdf
    Info (12023): Found entity 1: altsyncram_b2s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_b2s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b2s1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|altsyncram_b2s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7m8.tdf
    Info (12023): Found entity 1: cmpr_7m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_7m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|cmpr_7m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_7m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|cmpr_7m8:two_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_khb.tdf
    Info (12023): Found entity 1: cntr_khb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_khb.tdf Line: 26
Info (12128): Elaborating entity "cntr_khb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|cntr_khb:rd_ptr_msb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1i7.tdf
    Info (12023): Found entity 1: cntr_1i7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_1i7.tdf Line: 26
Info (12128): Elaborating entity "cntr_1i7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|cntr_1i7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lhb.tdf
    Info (12023): Found entity 1: cntr_lhb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_lhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_lhb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|cntr_lhb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_obe1.tdf Line: 58
Info (12128): Elaborating entity "altpciexpav128_p2a_addrtrans" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|altpciexpav128_p2a_addrtrans:p2a_addr_trans" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 1022
Info (10264): Verilog HDL Case Statement information at altpciexpav128_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_p2a_addrtrans.v Line: 71
Info (10264): Verilog HDL Case Statement information at altpciexpav128_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_p2a_addrtrans.v Line: 93
Info (12128): Elaborating entity "altpciexpav128_rxm_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|altpciexpav128_rxm_adapter:altpciexpav128_rxm_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx_cntrl.v Line: 1121
Info (12128): Elaborating entity "altpciexpav128_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|altpciexpav128_rxm_adapter:altpciexpav128_rxm_adapter|altpciexpav128_fifo:rxm_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rxm_adapter.v Line: 90
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 313
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 313
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 313
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "57"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_t3e1.tdf
    Info (12023): Found entity 1: scfifo_t3e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_t3e1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_t3e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4ae1.tdf
    Info (12023): Found entity 1: a_dpfifo_4ae1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_4ae1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_t3e1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vr1.tdf
    Info (12023): Found entity 1: altsyncram_3vr1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_3vr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3vr1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|altsyncram_3vr1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5m8.tdf
    Info (12023): Found entity 1: cmpr_5m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_5m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|cmpr_5m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_5m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|cmpr_5m8:two_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ihb.tdf
    Info (12023): Found entity 1: cntr_ihb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_ihb.tdf Line: 26
Info (12128): Elaborating entity "cntr_ihb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|cntr_ihb:rd_ptr_msb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vh7.tdf
    Info (12023): Found entity 1: cntr_vh7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_vh7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vh7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|cntr_vh7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jhb.tdf
    Info (12023): Found entity 1: cntr_jhb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_jhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jhb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|cntr_jhb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_4ae1.tdf Line: 58
Info (12128): Elaborating entity "altpciexpav128_rx_resp" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_resp:rxavl_resp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 395
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altsyncram:cpl_ram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 446
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altsyncram:cpl_ram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 446
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altsyncram:cpl_ram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_rx.v Line: 446
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "130"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "130"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bg02.tdf
    Info (12023): Found entity 1: altsyncram_bg02 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_bg02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bg02" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altsyncram:cpl_ram|altsyncram_bg02:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altpciexpav128_tx" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_app.v Line: 691
Info (12128): Elaborating entity "altpciexpav128_txavl_cntrl" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 255
Info (10264): Verilog HDL Case Statement information at altpciexpav128_txavl_cntrl.v(616): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 616
Info (10264): Verilog HDL Case Statement information at altpciexpav128_txavl_cntrl.v(625): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 625
Warning (10762): Verilog HDL Case Statement warning at altpciexpav128_txavl_cntrl.v(688): can't check case statement for completeness because the case expression has too many possible states File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 688
Info (10264): Verilog HDL Case Statement information at altpciexpav128_txavl_cntrl.v(776): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 776
Info (10264): Verilog HDL Case Statement information at altpciexpav128_txavl_cntrl.v(788): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 788
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl|scfifo:pendingrd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 930
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl|scfifo:pendingrd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 930
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl|scfifo:pendingrd_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txavl_cntrl.v Line: 930
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ahd1.tdf
    Info (12023): Found entity 1: scfifo_ahd1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_ahd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ahd1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_ahd1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hnd1.tdf
    Info (12023): Found entity 1: a_dpfifo_hnd1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hnd1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_hnd1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_ahd1:auto_generated|a_dpfifo_hnd1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_ahd1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dur1.tdf
    Info (12023): Found entity 1: altsyncram_dur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_dur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dur1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_ahd1:auto_generated|a_dpfifo_hnd1:dpfifo|altsyncram_dur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hnd1.tdf Line: 45
Info (12128): Elaborating entity "altpciexpav128_a2p_addrtrans" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_a2p_addrtrans:a2p_addr_trans" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 290
Info (12128): Elaborating entity "altpciexpav128_a2p_vartrans" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_a2p_addrtrans:a2p_addr_trans|altpciexpav128_a2p_vartrans:vartrans" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_addrtrans.v Line: 373
Warning (10230): Verilog HDL assignment warning at altpciexpav128_a2p_vartrans.v(123): truncated value with size 32 to match size of target (8) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 123
Warning (272007): Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Warning (272007): Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Warning (272007): Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Warning (272007): Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Warning (272007): Ignoring parameter BYTEENA_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Warning (272007): Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Warning (272007): Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_a2p_addrtrans:a2p_addr_trans|altpciexpav128_a2p_vartrans:vartrans|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_a2p_addrtrans:a2p_addr_trans|altpciexpav128_a2p_vartrans:vartrans|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_a2p_addrtrans:a2p_addr_trans|altpciexpav128_a2p_vartrans:vartrans|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_a2p_vartrans.v Line: 291
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "8"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "indata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2564
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2567
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2570
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2573
Warning (287001): Assertion warning: Ignoring parameter BYTEENA_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2576
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2579
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 2582
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pd2.tdf
    Info (12023): Found entity 1: altsyncram_2pd2 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2pd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2pd2" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_a2p_addrtrans:a2p_addr_trans|altpciexpav128_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_2pd2:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altpciexpav128_txresp_cntrl" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_txresp_cntrl:txresp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at altpciexpav128_txresp_cntrl.v(81): object "sm_done" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at altpciexpav128_txresp_cntrl.v(123): object "over_rd_bytes_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 123
Warning (10230): Verilog HDL assignment warning at altpciexpav128_txresp_cntrl.v(300): truncated value with size 13 to match size of target (12) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 300
Warning (10230): Verilog HDL assignment warning at altpciexpav128_txresp_cntrl.v(349): truncated value with size 32 to match size of target (11) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 349
Warning (10240): Verilog HDL Always Construct warning at altpciexpav128_txresp_cntrl.v(344): inferring latch(es) for variable "payload_limit_cntr", which holds its previous value in one or more paths through the always construct File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 344
Info (10264): Verilog HDL Case Statement information at altpciexpav128_txresp_cntrl.v(514): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 514
Warning (10230): Verilog HDL assignment warning at altpciexpav128_txresp_cntrl.v(603): truncated value with size 32 to match size of target (9) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 603
Warning (10230): Verilog HDL assignment warning at altpciexpav128_txresp_cntrl.v(620): truncated value with size 32 to match size of target (9) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 620
Warning (10230): Verilog HDL assignment warning at altpciexpav128_txresp_cntrl.v(624): truncated value with size 9 to match size of target (7) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 624
Info (10041): Inferred latch for "payload_limit_cntr[0]" at altpciexpav128_txresp_cntrl.v(344) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 344
Info (10041): Inferred latch for "payload_limit_cntr[1]" at altpciexpav128_txresp_cntrl.v(344) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 344
Info (10041): Inferred latch for "payload_limit_cntr[2]" at altpciexpav128_txresp_cntrl.v(344) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 344
Info (10041): Inferred latch for "payload_limit_cntr[3]" at altpciexpav128_txresp_cntrl.v(344) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_txresp_cntrl.v Line: 344
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 328
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 328
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 328
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "99"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_mie1.tdf
    Info (12023): Found entity 1: scfifo_mie1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_mie1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_mie1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo|scfifo_mie1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_toe1.tdf
    Info (12023): Found entity 1: a_dpfifo_toe1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_toe1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_toe1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo|scfifo_mie1:auto_generated|a_dpfifo_toe1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_mie1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvr1.tdf
    Info (12023): Found entity 1: altsyncram_fvr1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fvr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fvr1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo|scfifo_mie1:auto_generated|a_dpfifo_toe1:dpfifo|altsyncram_fvr1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_toe1.tdf Line: 47
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:wrdat_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 378
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:wrdat_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 378
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:wrdat_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 378
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "129"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3jd1.tdf
    Info (12023): Found entity 1: scfifo_3jd1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_3jd1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3jd1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:wrdat_fifo|scfifo_3jd1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_apd1.tdf
    Info (12023): Found entity 1: a_dpfifo_apd1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_apd1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_apd1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:wrdat_fifo|scfifo_3jd1:auto_generated|a_dpfifo_apd1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_3jd1.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2s1.tdf
    Info (12023): Found entity 1: altsyncram_d2s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_d2s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2s1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:wrdat_fifo|scfifo_3jd1:auto_generated|a_dpfifo_apd1:dpfifo|altsyncram_d2s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_apd1.tdf Line: 45
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 419
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 419
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 419
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "99"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rie1.tdf
    Info (12023): Found entity 1: scfifo_rie1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_rie1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_rie1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo|scfifo_rie1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2pe1.tdf
    Info (12023): Found entity 1: a_dpfifo_2pe1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_2pe1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_2pe1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo|scfifo_rie1:auto_generated|a_dpfifo_2pe1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_rie1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvr1.tdf
    Info (12023): Found entity 1: altsyncram_pvr1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pvr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pvr1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo|scfifo_rie1:auto_generated|a_dpfifo_2pe1:dpfifo|altsyncram_pvr1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_2pe1.tdf Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altsyncram:tx_cpl_buff" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 490
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altsyncram:tx_cpl_buff" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 490
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altsyncram:tx_cpl_buff" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 490
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2gs1.tdf
    Info (12023): Found entity 1: altsyncram_2gs1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_2gs1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2gs1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altsyncram:tx_cpl_buff|altsyncram_2gs1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altpciexpav128_tx_cntrl" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 575
Info (10264): Verilog HDL Case Statement information at altpciexpav128_tx_cntrl.v(822): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 822
Warning (10034): Output port "IntxReq_o" at altpciexpav128_tx_cntrl.v(88) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 88
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 1066
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 1066
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx_cntrl.v Line: 1066
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "131"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_65e1.tdf
    Info (12023): Found entity 1: scfifo_65e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_65e1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_65e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_65e1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_dbe1.tdf
    Info (12023): Found entity 1: a_dpfifo_dbe1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_dbe1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_dbe1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_65e1:auto_generated|a_dpfifo_dbe1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_65e1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1s1.tdf
    Info (12023): Found entity 1: altsyncram_l1s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l1s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l1s1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|altpciexpav128_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_65e1:auto_generated|a_dpfifo_dbe1:dpfifo|altsyncram_l1s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_dbe1.tdf Line: 46
Info (12128): Elaborating entity "altpciexpav128_control_register" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_app.v Line: 769
Info (12128): Elaborating entity "altpciexpav128_cr_avalon" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_avalon:i_avalon" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_control_register.v Line: 214
Info (12128): Elaborating entity "altpciexpav128_cr_mailbox" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_mailbox:i_a2p_mb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_control_register.v Line: 234
Warning (272007): Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 243
Warning (272007): Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 243
Warning (272007): Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 243
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 243
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 243
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_mailbox.v Line: 243
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_b" = "CLEAR0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fcn1.tdf Line: 789
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fcn1.tdf Line: 792
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Stratix V of altsyncram megafunction cannot use input registers with clear signals File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fcn1.tdf Line: 795
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fcn1.tdf
    Info (12023): Found entity 1: altsyncram_fcn1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fcn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fcn1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_fcn1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altpciexpav128_cr_interrupt" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_interrupt:i_interrupt" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_control_register.v Line: 303
Warning (10036): Verilog HDL or VHDL warning at altpciexpav128_cr_interrupt.v(168): object "avl_irq_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at altpciexpav128_cr_interrupt.v(196): object "PciComp_Stat_Reg_sync" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 196
Warning (10858): Verilog HDL warning at altpciexpav128_cr_interrupt.v(220): object legacy_irq_req used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 220
Warning (10858): Verilog HDL warning at altpciexpav128_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 221
Warning (10858): Verilog HDL warning at altpciexpav128_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 223
Warning (10858): Verilog HDL warning at altpciexpav128_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at altpciexpav128_cr_interrupt.v(676): variable "cg_num_p2a_mailbox_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 676
Info (12128): Elaborating entity "altpciexpav128_clksync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cr_interrupt:i_interrupt|altpciexpav128_clksync:datadiscard_sync" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cr_interrupt.v Line: 274
Info (12128): Elaborating entity "altpciexpav128_cfg_status" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_control_register:cntrl_reg|altpciexpav128_cfg_status:i_cfg_stat" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_control_register.v Line: 320
Warning (10230): Verilog HDL assignment warning at altpciexpav128_cfg_status.v(183): truncated value with size 40 to match size of target (32) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_cfg_status.v Line: 183
Info (12128): Elaborating entity "altpcierd_hip_rs" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpcierd_hip_rs:rs_hip" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpcie_sv_hip_avmm_hwtcl.v Line: 2018
Info (12128): Elaborating entity "system_acl_iface_ddr3a" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1028
Info (12128): Elaborating entity "system_acl_iface_ddr3a_pll0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_pll0:pll0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 170
Info (10648): Verilog HDL Display System Task info at system_acl_iface_ddr3a_pll0.sv(161): Using Regular pll emif simulation models File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_pll0.sv Line: 161
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 261
Info (10648): Verilog HDL Display System Task info at system_acl_iface_ddr3a_p0.sv(373): Using Regular core emif simulation models File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0.sv Line: 373
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_memphy" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0.sv Line: 541
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_reset" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_reset:ureset" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv Line: 505
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_reset:ureset|system_acl_iface_ddr3a_p0_reset_sync:ureset_afi_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset.v Line: 95
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_reset:ureset|system_acl_iface_ddr3a_p0_reset_sync:ureset_ctl_reset_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset.v Line: 103
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_reset:ureset|system_acl_iface_ddr3a_p0_reset_sync:ureset_addr_cmd_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset.v Line: 111
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_reset:ureset|system_acl_iface_ddr3a_p0_reset_sync:ureset_avl_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_reset.v Line: 159
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_addr_cmd_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_addr_cmd_datapath:uaddr_cmd_datapath" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv Line: 558
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:uaddr_cmd_shift_address" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_datapath.v Line: 115
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:uaddr_cmd_shift_bank" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_datapath.v Line: 128
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:uaddr_cmd_shift_cke" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_datapath.v Line: 138
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_datapath.v Line: 148
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_write_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv Line: 600
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_extender" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3a_p0_fr_cycle_extender:oct_ena_source_extender" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 95
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:afi_dqs_en_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 106
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:afi_wdata_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 115
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:afi_dm_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 133
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 235
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3a_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_write_datapath.v Line: 244
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_read_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv Line: 645
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_simple_ddio_out:read_valid_predict[0].vfifo_out_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_datapath.sv Line: 396
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_read_valid_selector" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_datapath.sv Line: 509
Info (12128): Elaborating entity "lpm_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_valid_selector.v Line: 56
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_valid_selector.v Line: 56
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_valid_selector.v Line: 56
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i6f.tdf
    Info (12023): Found entity 1: decode_i6f File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/decode_i6f.tdf Line: 23
Info (12128): Elaborating entity "decode_i6f" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector|lpm_decode:uvalid_select|decode_i6f:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_simple_ddio_out:read_buffering[0].read_enable_from_lfifo_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_datapath.sv Line: 573
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_read_fifo_hard" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_read_datapath:uread_datapath|system_acl_iface_ddr3a_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_read_datapath.sv Line: 628
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_new_io_pads" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_memphy.sv Line: 755
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_simple_ddio_out:dq_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v Line: 233
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_mask_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v Line: 248
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_simple_ddio_out:wrdata_en_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v Line: 263
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v Line: 333
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 179
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 76
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:uaddress_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 94
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 194
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 76
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ubank_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 94
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 209
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 76
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad:ucs_n_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:hr_to_fr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pad.v Line: 94
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad:ureset_n_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 295
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad:ureset_n_pad|system_acl_iface_ddr3a_p0_simple_ddio_out:fr_ddio_out" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_non_ldc_pad.v Line: 92
Info (12128): Elaborating entity "altddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 354
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 354
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 354
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_0se.tdf
    Info (12023): Found entity 1: ddio_out_0se File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/ddio_out_0se.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_0se" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_0se:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_clock_pair_generator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3a_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_addr_cmd_ldc_pads.v Line: 360
Info (12128): Elaborating entity "system_acl_iface_ddr3a_p0_altdqdqs" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_new_io_pads.v Line: 435
Info (12128): Elaborating entity "altdq_dqs2_stratixv" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_p0:p0|system_acl_iface_ddr3a_p0_memphy:umemphy|system_acl_iface_ddr3a_p0_new_io_pads:uio_pads|system_acl_iface_ddr3a_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_stratixv:altdq_dqs2_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_p0_altdqdqs.v Line: 150
Info (12128): Elaborating entity "afi_mux_ddr3_ddrx" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|afi_mux_ddr3_ddrx:m0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 341
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 394
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 122
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 142
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 803
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 1266
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 68
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 68
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 68
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "STRATIXV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9n1.tdf
    Info (12023): Found entity 1: altsyncram_e9n1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_e9n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e9n1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_e9n1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v Line: 1288
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 183
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_mgr.sv Line: 581
Info (12128): Elaborating entity "altdpram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_reg_file.v Line: 59
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_reg_file.v Line: 59
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_reg_file.v Line: 59
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "42"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_8h02.tdf
    Info (12023): Found entity 1: dpram_8h02 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dpram_8h02.tdf Line: 26
Info (12128): Elaborating entity "dpram_8h02" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_8h02:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altdpram.tdf Line: 203
Info (12128): Elaborating entity "sequencer_scc_sv_wrapper" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_mgr.sv Line: 659
Info (12128): Elaborating entity "sequencer_scc_sv_phase_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_sv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_sv_phase_decode:sequencer_scc_phase_decode_dqe_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_scc_sv_wrapper.sv Line: 90
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_reg_file:sequencer_reg_file_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 202
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_reg_file.sv Line: 134
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_reg_file.sv Line: 134
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/sequencer_reg_file.sv Line: 134
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4n32.tdf
    Info (12023): Found entity 1: altsyncram_4n32 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_4n32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4n32" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_4n32:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sequencer_phy_mgr" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 251
Info (12128): Elaborating entity "sequencer_data_mgr" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 278
Info (12128): Elaborating entity "rw_manager_ddr3" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 345
Info (12128): Elaborating entity "rw_manager_generic" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ddr3.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object "jump_ptr_0_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object "jump_ptr_1_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 156
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object "jump_cntr_0_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 157
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object "jump_cntr_1_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 158
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object "cs_mask_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 159
Warning (10858): Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 163
Warning (10858): Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 164
Warning (10030): Net "all_refresh_done" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 163
Warning (10030): Net "restore_done" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 164
Info (12128): Elaborating entity "rw_manager_core" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 343
Info (12128): Elaborating entity "rw_manager_inst_ROM_no_ifdef_params" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 423
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 74
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 74
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "system_acl_iface_ddr3a_s0_inst_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j822.tdf
    Info (12023): Found entity 1: altsyncram_j822 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j822.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_j822" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_j822:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_j822:auto_generated|decode_7la:wr_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j822.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1hb.tdf
    Info (12023): Found entity 1: mux_1hb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/mux_1hb.tdf Line: 23
Info (12128): Elaborating entity "mux_1hb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_j822:auto_generated|mux_1hb:rd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j822.tdf Line: 41
Info (12128): Elaborating entity "rw_manager_ac_ROM_no_ifdef_params" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 464
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 76
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 76
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 76
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "system_acl_iface_ddr3a_s0_AC_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "40"
    Info (12134): Parameter "numwords_b" = "40"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k142.tdf
    Info (12023): Found entity 1: altsyncram_k142 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_k142.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k142" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_k142:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rw_manager_di_buffer_wrap" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 483
Info (12128): Elaborating entity "rw_manager_di_buffer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer_wrap.v Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer.v Line: 114
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer.v Line: 114
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer.v Line: 114
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q202.tdf
    Info (12023): Found entity 1: altsyncram_q202 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_q202.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q202" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_q202:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rw_manager_datamux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_datamux:rw_manager_datamux_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_di_buffer_wrap.v Line: 68
Info (12128): Elaborating entity "rw_manager_write_decoder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 502
Info (12128): Elaborating entity "rw_manager_data_decoder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_write_decoder.v Line: 59
Info (12128): Elaborating entity "rw_manager_dm_decoder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_write_decoder.v Line: 68
Info (12128): Elaborating entity "rw_manager_lfsr72" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_write_decoder.v Line: 79
Info (12128): Elaborating entity "rw_manager_lfsr12" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_write_decoder.v Line: 96
Info (12128): Elaborating entity "rw_manager_read_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 524
Info (12128): Elaborating entity "rw_manager_bitcheck" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_read_datapath.v Line: 107
Info (12128): Elaborating entity "rw_manager_pattern_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_read_datapath.v Line: 133
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_pattern_fifo.v Line: 71
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_pattern_fifo.v Line: 71
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_pattern_fifo.v Line: 71
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0302.tdf
    Info (12023): Found entity 1: altsyncram_0302 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_0302.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0302" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_0302:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rw_manager_data_broadcast" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_data_broadcast:data_broadcast_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 533
Info (12128): Elaborating entity "rw_manager_jumplogic" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 560
Info (12128): Elaborating entity "rw_manager_datamux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 574
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 365
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "3584"
    Info (12134): Parameter "numwords_a" = "3584"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "init_file" = "system_acl_iface_ddr3a_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7p1.tdf
    Info (12023): Found entity 1: altsyncram_d7p1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_d7p1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d7p1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d7p1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 418
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 531
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 591
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 847
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 975
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1056
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1137
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1221
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1262
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1903
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router:router|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1919
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001:router_001|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002:router_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1935
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002:router_002|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005:router_005" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 1983
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005:router_005|system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2062
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2079
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2096
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_demux_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2261
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2342
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2359
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0.v Line: 2388
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_ddr3a_s0_irq_mapper" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_s0:s0|system_acl_iface_ddr3a_s0_irq_mapper:irq_mapper" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_s0.v Line: 424
Info (12128): Elaborating entity "system_acl_iface_ddr3a_c0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 437
Info (12128): Elaborating entity "alt_mem_if_nextgen_ddr3_controller_core" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_c0.v Line: 258
Info (12128): Elaborating entity "alt_mem_ddrx_controller_st_top" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv Line: 528
Info (12128): Elaborating entity "alt_mem_ddrx_controller" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 1206
Info (12128): Elaborating entity "alt_mem_ddrx_input_if" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1149
Info (12128): Elaborating entity "alt_mem_ddrx_cmd_gen" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1273
Info (12128): Elaborating entity "alt_mem_ddrx_tbp" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1413
Info (12128): Elaborating entity "alt_mem_ddrx_arbiter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1522
Info (12128): Elaborating entity "alt_mem_ddrx_burst_gen" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1626
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd_wrap" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1723
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v Line: 584
Info (12128): Elaborating entity "alt_mem_ddrx_odt_gen" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v Line: 723
Info (12128): Elaborating entity "alt_mem_ddrx_ddr2_odt_gen" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_odt_gen.v Line: 217
Warning (10034): Output port "int_odt_l" at alt_mem_ddrx_ddr2_odt_gen.v(63) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v Line: 63
Warning (10034): Output port "int_odt_h" at alt_mem_ddrx_ddr2_odt_gen.v(64) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v Line: 64
Warning (12158): Entity "alt_mem_ddrx_ddr2_odt_gen" contains only dangling pins File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_odt_gen.v Line: 217
Info (12128): Elaborating entity "alt_mem_ddrx_ddr3_odt_gen" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_odt_gen.v Line: 250
Info (12128): Elaborating entity "alt_mem_ddrx_rdwr_data_tmg" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1835
Info (12128): Elaborating entity "alt_mem_ddrx_wdata_path" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 1983
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 494
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 517
Info (12128): Elaborating entity "alt_mem_ddrx_burst_tracking" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 542
Info (12128): Elaborating entity "alt_mem_ddrx_dataid_manager" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 614
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_dataid_manager.v Line: 326
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 644
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_da02.tdf
    Info (12023): Found entity 1: altsyncram_da02 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_da02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_da02" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_da02:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 667
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9702.tdf
    Info (12023): Found entity 1: altsyncram_9702 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_9702.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9702" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9702:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_wdata_path.v Line: 935
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "584"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1ue1.tdf
    Info (12023): Found entity 1: scfifo_1ue1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_1ue1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1ue1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1ue1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a9e1.tdf
    Info (12023): Found entity 1: a_dpfifo_a9e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_a9e1.tdf Line: 31
Info (12128): Elaborating entity "a_dpfifo_a9e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1ue1:auto_generated|a_dpfifo_a9e1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_1ue1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tur1.tdf
    Info (12023): Found entity 1: altsyncram_tur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_tur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tur1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1ue1:auto_generated|a_dpfifo_a9e1:dpfifo|altsyncram_tur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_a9e1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2m8.tdf
    Info (12023): Found entity 1: cmpr_2m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_2m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_2m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1ue1:auto_generated|a_dpfifo_a9e1:dpfifo|cmpr_2m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_a9e1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sh7.tdf
    Info (12023): Found entity 1: cntr_sh7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_sh7.tdf Line: 26
Info (12128): Elaborating entity "cntr_sh7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1ue1:auto_generated|a_dpfifo_a9e1:dpfifo|cntr_sh7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_a9e1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ghb.tdf
    Info (12023): Found entity 1: cntr_ghb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_ghb.tdf Line: 26
Info (12128): Elaborating entity "cntr_ghb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_1ue1:auto_generated|a_dpfifo_a9e1:dpfifo|cntr_ghb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_a9e1.tdf Line: 55
Info (12128): Elaborating entity "alt_mem_ddrx_rdata_path" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 2082
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 596
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "46"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_2ue1.tdf
    Info (12023): Found entity 1: scfifo_2ue1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_2ue1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_2ue1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_b9e1.tdf
    Info (12023): Found entity 1: a_dpfifo_b9e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_b9e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_2ue1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vur1.tdf
    Info (12023): Found entity 1: altsyncram_vur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_vur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vur1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo|altsyncram_vur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_5m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo|cmpr_5m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_5m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo|cmpr_5m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 56
Info (12128): Elaborating entity "cntr_ihb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo|cntr_ihb:rd_ptr_msb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 57
Info (12128): Elaborating entity "cntr_vh7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo|cntr_vh7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 58
Info (12128): Elaborating entity "cntr_jhb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ue1:auto_generated|a_dpfifo_b9e1:dpfifo|cntr_jhb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_b9e1.tdf Line: 59
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 824
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "39"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kse1.tdf
    Info (12023): Found entity 1: scfifo_kse1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_kse1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_kse1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_t7e1.tdf
    Info (12023): Found entity 1: a_dpfifo_t7e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_t7e1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_t7e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated|a_dpfifo_t7e1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_kse1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3sr1.tdf
    Info (12023): Found entity 1: altsyncram_3sr1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_3sr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3sr1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated|a_dpfifo_t7e1:dpfifo|altsyncram_3sr1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_t7e1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_4m8.tdf
    Info (12023): Found entity 1: cmpr_4m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_4m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_4m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated|a_dpfifo_t7e1:dpfifo|cmpr_4m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_t7e1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_4m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated|a_dpfifo_t7e1:dpfifo|cmpr_4m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_t7e1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hhb.tdf
    Info (12023): Found entity 1: cntr_hhb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_hhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_hhb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated|a_dpfifo_t7e1:dpfifo|cntr_hhb:rd_ptr_msb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_t7e1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uh7.tdf
    Info (12023): Found entity 1: cntr_uh7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_uh7.tdf Line: 26
Info (12128): Elaborating entity "cntr_uh7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_kse1:auto_generated|a_dpfifo_t7e1:dpfifo|cntr_uh7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_t7e1.tdf Line: 58
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 1052
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 1075
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 1099
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ote1.tdf
    Info (12023): Found entity 1: scfifo_ote1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_ote1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ote1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_19e1.tdf
    Info (12023): Found entity 1: a_dpfifo_19e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_19e1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_19e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated|a_dpfifo_19e1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_ote1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bur1.tdf
    Info (12023): Found entity 1: altsyncram_bur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_bur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bur1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated|a_dpfifo_19e1:dpfifo|altsyncram_bur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_19e1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6m8.tdf
    Info (12023): Found entity 1: cmpr_6m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_6m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated|a_dpfifo_19e1:dpfifo|cmpr_6m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_19e1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated|a_dpfifo_19e1:dpfifo|cmpr_6m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_19e1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0i7.tdf
    Info (12023): Found entity 1: cntr_0i7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_0i7.tdf Line: 26
Info (12128): Elaborating entity "cntr_0i7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated|a_dpfifo_19e1:dpfifo|cntr_0i7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_19e1.tdf Line: 58
Info (12128): Elaborating entity "cntr_khb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_ote1:auto_generated|a_dpfifo_19e1:dpfifo|cntr_khb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_19e1.tdf Line: 59
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_rdata_path.v Line: 1171
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_buffer.v Line: 112
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "513"
    Info (12134): Parameter "width_b" = "513"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fg02.tdf
    Info (12023): Found entity 1: altsyncram_fg02 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fg02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fg02" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_fg02:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_decoder_wrapper" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 2166
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 695
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 793
Info (12128): Elaborating entity "alt_mem_ddrx_sideband" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 2259
Info (12128): Elaborating entity "alt_mem_ddrx_rank_timer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 2331
Info (12128): Elaborating entity "alt_mem_ddrx_timing_param" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_controller.v Line: 2511
Info (12128): Elaborating entity "alt_mem_ddrx_mm_st_converter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|system_acl_iface_ddr3a_c0:c0|alt_mem_ddrx_mm_st_converter:a0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a_c0.v Line: 307
Info (12128): Elaborating entity "altera_mem_if_oct_stratixv" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|altera_mem_if_oct_stratixv:oct0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 445
Info (12128): Elaborating entity "altera_mem_if_dll_stratixv" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3a:ddr3a|altera_mem_if_dll_stratixv:dll0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3a.v Line: 457
Info (12128): Elaborating entity "system_acl_iface_ddr3b" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1077
Info (12128): Elaborating entity "system_acl_iface_ddr3b_pll0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_pll0:pll0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b.v Line: 170
Info (10648): Verilog HDL Display System Task info at system_acl_iface_ddr3b_pll0.sv(161): Using Regular pll emif simulation models File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_pll0.sv Line: 161
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b.v Line: 261
Info (10648): Verilog HDL Display System Task info at system_acl_iface_ddr3b_p0.sv(373): Using Regular core emif simulation models File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0.sv Line: 373
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_memphy" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0.sv Line: 541
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_reset" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_reset:ureset" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv Line: 505
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_reset:ureset|system_acl_iface_ddr3b_p0_reset_sync:ureset_afi_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset.v Line: 95
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_reset:ureset|system_acl_iface_ddr3b_p0_reset_sync:ureset_ctl_reset_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset.v Line: 103
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_reset:ureset|system_acl_iface_ddr3b_p0_reset_sync:ureset_addr_cmd_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset.v Line: 111
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_reset:ureset|system_acl_iface_ddr3b_p0_reset_sync:ureset_avl_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_reset.v Line: 159
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_addr_cmd_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_addr_cmd_datapath:uaddr_cmd_datapath" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv Line: 558
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:uaddr_cmd_shift_address" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_datapath.v Line: 115
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:uaddr_cmd_shift_bank" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_datapath.v Line: 128
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:uaddr_cmd_shift_cke" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_datapath.v Line: 138
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_addr_cmd_datapath:uaddr_cmd_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_datapath.v Line: 148
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_write_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv Line: 600
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_extender" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3b_p0_fr_cycle_extender:oct_ena_source_extender" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 95
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:afi_dqs_en_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 106
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:afi_wdata_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 115
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:afi_dm_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 133
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_mask_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 235
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_fr_cycle_shifter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_write_datapath:uwrite_datapath|system_acl_iface_ddr3b_p0_fr_cycle_shifter:bs_wr_grp[0].wrdata_en_shifter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_write_datapath.v Line: 244
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_read_datapath" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv Line: 645
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath|system_acl_iface_ddr3b_p0_simple_ddio_out:read_valid_predict[0].vfifo_out_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_datapath.sv Line: 396
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_read_valid_selector" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath|system_acl_iface_ddr3b_p0_read_valid_selector:read_buffering[0].rd_valid_lfifo_sel[0].uread_valid_selector" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_datapath.sv Line: 509
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath|system_acl_iface_ddr3b_p0_simple_ddio_out:read_buffering[0].read_enable_from_lfifo_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_datapath.sv Line: 573
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_read_fifo_hard" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_read_datapath:uread_datapath|system_acl_iface_ddr3b_p0_read_fifo_hard:read_buffering[0].uread_read_fifo_hard" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_read_datapath.sv Line: 628
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_new_io_pads" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_memphy.sv Line: 755
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_simple_ddio_out:dq_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v Line: 233
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_mask_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v Line: 248
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_simple_ddio_out:wrdata_en_qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v Line: 263
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v Line: 333
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v Line: 179
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 76
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:uaddress_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 94
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v Line: 194
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 76
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ubank_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 94
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v Line: 209
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:qr_to_hr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 76
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad:ucs_n_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:hr_to_fr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pad.v Line: 94
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad:ureset_n_pad" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v Line: 295
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_simple_ddio_out" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad:ureset_n_pad|system_acl_iface_ddr3b_p0_simple_ddio_out:fr_ddio_out" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_non_ldc_pad.v Line: 92
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_clock_pair_generator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads:uaddr_cmd_pads|system_acl_iface_ddr3b_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_addr_cmd_ldc_pads.v Line: 360
Info (12128): Elaborating entity "system_acl_iface_ddr3b_p0_altdqdqs" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_p0:p0|system_acl_iface_ddr3b_p0_memphy:umemphy|system_acl_iface_ddr3b_p0_new_io_pads:uio_pads|system_acl_iface_ddr3b_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_p0_new_io_pads.v Line: 435
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b.v Line: 394
Info (12128): Elaborating entity "rw_manager_ddr3" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0.v Line: 345
Info (12128): Elaborating entity "rw_manager_generic" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ddr3.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(155): object "jump_ptr_0_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(156): object "jump_ptr_1_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 156
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(157): object "jump_cntr_0_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 157
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(158): object "jump_cntr_1_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 158
Warning (10036): Verilog HDL or VHDL warning at rw_manager_generic.sv(159): object "cs_mask_reg" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 159
Warning (10858): Verilog HDL warning at rw_manager_generic.sv(163): object all_refresh_done used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 163
Warning (10858): Verilog HDL warning at rw_manager_generic.sv(164): object restore_done used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 164
Warning (10030): Net "all_refresh_done" at rw_manager_generic.sv(163) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 163
Warning (10030): Net "restore_done" at rw_manager_generic.sv(164) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 164
Info (12128): Elaborating entity "rw_manager_core" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_generic.sv Line: 343
Info (12128): Elaborating entity "rw_manager_inst_ROM_no_ifdef_params" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 423
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 74
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 74
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "system_acl_iface_ddr3b_s0_inst_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k822.tdf
    Info (12023): Found entity 1: altsyncram_k822 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_k822.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_k822" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_k822:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rw_manager_ac_ROM_no_ifdef_params" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_core.sv Line: 464
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 76
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 76
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v Line: 76
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "system_acl_iface_ddr3b_s0_AC_ROM.hex"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "40"
    Info (12134): Parameter "numwords_b" = "40"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l142.tdf
    Info (12023): Found entity 1: altsyncram_l142 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l142.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l142" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_l142:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0.v Line: 365
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "3584"
    Info (12134): Parameter "numwords_a" = "3584"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "init_file" = "system_acl_iface_ddr3b_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e7p1.tdf
    Info (12023): Found entity 1: altsyncram_e7p1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_e7p1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e7p1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_e7p1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0.v Line: 418
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 1903
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router:router|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 1919
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001:router_001|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002:router_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 1935
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002:router_002|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005:router_005" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 1983
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005:router_005|system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2062
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2079
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2096
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_demux_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2261
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2342
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2359
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0.v Line: 2388
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_mm_interconnect_0:mm_interconnect_0|system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_ddr3b_s0_irq_mapper" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_ddr3b:ddr3b|system_acl_iface_ddr3b_s0:s0|system_acl_iface_ddr3b_s0_irq_mapper:irq_mapper" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_ddr3b_s0.v Line: 424
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1147
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie|altera_avalon_dc_fifo:cmd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie|altera_avalon_dc_fifo:rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_pcie|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "system_acl_iface_temperature_pll" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_temperature_pll:temperature_pll" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1154
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_temperature_pll:temperature_pll|altera_pll:altera_pll_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_temperature_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_temperature_pll:temperature_pll|altera_pll:altera_pll_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_temperature_pll.v Line: 85
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_temperature_pll:temperature_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_temperature_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "temperature" for hierarchy "system:system_inst|system_acl_iface:acl_iface|temperature:temperature_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1167
Info (12128): Elaborating entity "temp_sense" for hierarchy "system:system_inst|system_acl_iface:acl_iface|temperature:temperature_0|temp_sense:temp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/temperature.v Line: 31
Info (12128): Elaborating entity "temp_sense_alttemp_sense_v8t" for hierarchy "system:system_inst|system_acl_iface:acl_iface|temperature:temperature_0|temp_sense:temp|temp_sense_alttemp_sense_v8t:temp_sense_alttemp_sense_v8t_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/temp_sense.v Line: 116
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1186
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_kernel_pll" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 86
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v Line: 242
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "24"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "320.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "640.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Stratix V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "32"
    Info (12134): Parameter "m_cnt_lo_div" = "32"
    Info (12134): Parameter "n_cnt_hi_div" = "3"
    Info (12134): Parameter "n_cnt_lo_div" = "2"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "1"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "256"
    Info (12134): Parameter "c_cnt_lo_div1" = "256"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "6000"
    Info (12134): Parameter "pll_output_clk_frequency" = "640.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 800
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 800
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 811
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 811
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 822
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 822
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 833
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 833
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 844
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 844
Info (12128): Elaborating entity "altera_stratixv_pll" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_stratixv_pll:stratixv_pll" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 1169
Warning (10034): Output port "extclk" at altera_stratixv_pll.v(649) has no driver File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_stratixv_pll.v Line: 649
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_stratixv_pll:stratixv_pll", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 1169
Info (12128): Elaborating entity "altera_stratixv_pll_base" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_stratixv_pll:stratixv_pll|altera_stratixv_pll_base:fpll_0" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_stratixv_pll.v Line: 1369
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_stratixv_pll:stratixv_pll|altera_stratixv_pll_base:fpll_0", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_stratixv_pll.v Line: 1369
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 110
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "acl_timer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|acl_timer:counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 127
Info (12128): Elaborating entity "global_routing" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|global_routing:global_routing_kernel_clk" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 132
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_avalon_mm_bridge:ctrl" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 171
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 186
Info (12128): Elaborating entity "pll_lock_avs" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 197
Info (12128): Elaborating entity "version_id" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|version_id:version_id_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 207
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_pll_rom" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 222
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v Line: 79
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pll_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0q1.tdf
    Info (12023): Found entity 1: altsyncram_d0q1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_d0q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d0q1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_d0q1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 271
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ctrl_m0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 514
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 642
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:counter_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 706
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 770
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 979
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1229
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1395
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1786
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1802
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1932
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1979
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 1996
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2098
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2132
Info (12128): Elaborating entity "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2230
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2264
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v Line: 2327
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 334
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 397
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 460
Info (12128): Elaborating entity "system_acl_iface_kernel_interface" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1219
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|altera_avalon_mm_bridge:kernel_cra" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 141
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|altera_address_span_extender:address_span_extender_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 180
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|sw_reset:sw_reset" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 195
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|altera_avalon_mm_bridge:kernel_cntrl" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 229
Info (12128): Elaborating entity "mem_org_mode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mem_org_mode:mem_org_mode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 243
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(30): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_org_mode.v Line: 30
Warning (10230): Verilog HDL assignment warning at mem_org_mode.v(35): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_org_mode.v Line: 35
Info (12128): Elaborating entity "altera_irq_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|altera_irq_bridge:irq_bridge_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 283
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|altera_reset_controller:reset_controller_sw" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 356
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_sys_description_rom" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 371
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_sys_description_rom.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_sys_description_rom.v Line: 79
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_sys_description_rom.v Line: 79
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "sys_description.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qrq1.tdf
    Info (12023): Found entity 1: altsyncram_qrq1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_qrq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qrq1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_qrq1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (23) in the Memory Initialization File "/home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/sys_description.hex" -- setting initial value for remaining addresses to 0 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_sys_description_rom.v Line: 79
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 396
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 190
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:kernel_cra_s0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 254
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 335
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 460
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 476
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_router:router|system_acl_iface_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 492
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_router_001:router_001|system_acl_iface_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 509
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 526
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_0_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 560
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 626
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_0.v Line: 721
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter|system_acl_iface_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_003.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 449
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:kernel_cntrl_m0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 569
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 633
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 697
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 761
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 825
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 889
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 953
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1034
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1118
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1159
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1284
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1325
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1366
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1491
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1882
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_router:router|system_acl_iface_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router.sv Line: 189
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1898
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_router_001:router_001|system_acl_iface_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_router_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_router_002:router_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 1914
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_router_002_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_router_002:router_002|system_acl_iface_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1_router_002.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2028
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2075
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2092
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2194
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2228
Info (12128): Elaborating entity "system_acl_iface_kernel_interface_mm_interconnect_1_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2326
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2392
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2590
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface_mm_interconnect_1.v Line: 2756
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|system_acl_iface_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "system_acl_iface_dma_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1254
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|altera_avalon_mm_bridge:pipe_stage_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 158
Info (12128): Elaborating entity "system_acl_iface_dma_0_dma" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 194
Info (12128): Elaborating entity "dispatcher" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 133
Info (12128): Elaborating entity "descriptor_buffers" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/dispatcher.v Line: 280
Info (12128): Elaborating entity "write_signal_breakout" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/descriptor_buffers.v Line: 253
Info (12128): Elaborating entity "read_signal_breakout" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/descriptor_buffers.v Line: 279
Info (12128): Elaborating entity "fifo_with_byteenables" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/descriptor_buffers.v Line: 298
Info (10264): Verilog HDL Case Statement information at fifo_with_byteenables.v(173): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/fifo_with_byteenables.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/fifo_with_byteenables.v Line: 141
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/fifo_with_byteenables.v Line: 141
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/fifo_with_byteenables.v Line: 141
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_b" = "256"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_byteena_a" = "32"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1nn1.tdf
    Info (12023): Found entity 1: altsyncram_1nn1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1nn1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "csr_block" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|csr_block:the_csr_block" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/dispatcher.v Line: 325
Info (12128): Elaborating entity "response_block" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|response_block:the_response_block" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/dispatcher.v Line: 353
Info (12128): Elaborating entity "read_master" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 185
Info (10264): Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 719
Info (12128): Elaborating entity "MM_to_ST_Adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|MM_to_ST_Adapter:the_MM_to_ST_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 551
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 574
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 574
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 574
    Info (12134): Parameter "lpm_width" = "536"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_dbb1.tdf
    Info (12023): Found entity 1: scfifo_dbb1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_dbb1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_dbb1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_khb1.tdf
    Info (12023): Found entity 1: a_dpfifo_khb1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_khb1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_khb1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_dbb1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l5s1.tdf
    Info (12023): Found entity 1: altsyncram_l5s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l5s1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_khb1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8m8.tdf
    Info (12023): Found entity 1: cmpr_8m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_8m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_8m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|cmpr_8m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_khb1.tdf Line: 56
Info (12128): Elaborating entity "cmpr_8m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|cmpr_8m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_khb1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2i7.tdf
    Info (12023): Found entity 1: cntr_2i7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_2i7.tdf Line: 26
Info (12128): Elaborating entity "cntr_2i7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|cntr_2i7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_khb1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mhb.tdf
    Info (12023): Found entity 1: cntr_mhb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_mhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_mhb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|cntr_mhb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_khb1.tdf Line: 60
Info (12128): Elaborating entity "read_burst_control" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|read_burst_control:the_read_burst_control" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/read_master.v Line: 594
Info (12128): Elaborating entity "write_master" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 234
Info (10264): Verilog HDL Case Statement information at write_master.v(758): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 758
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 593
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 593
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 593
    Info (12134): Parameter "lpm_width" = "528"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ebb1.tdf
    Info (12023): Found entity 1: scfifo_ebb1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_ebb1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ebb1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lhb1.tdf
    Info (12023): Found entity 1: a_dpfifo_lhb1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_lhb1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_lhb1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_ebb1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n5s1.tdf
    Info (12023): Found entity 1: altsyncram_n5s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n5s1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_lhb1.tdf Line: 47
Info (12128): Elaborating entity "ST_to_MM_Adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 621
Info (12128): Elaborating entity "byte_enable_generator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 638
Info (12128): Elaborating entity "five_hundred_twelve_bit_byteenable_FSM" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|five_hundred_twelve_bit_byteenable_FSM:the_five_hundred_twelve_bit_byteenable_FSM" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 161
Info (12128): Elaborating entity "two_hundred_fifty_six_bit_byteenable_FSM" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|five_hundred_twelve_bit_byteenable_FSM:the_five_hundred_twelve_bit_byteenable_FSM|two_hundred_fifty_six_bit_byteenable_FSM:lower_two_hundred_fifty_six_bit_byteenable_FSM" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 379
Info (12128): Elaborating entity "one_hundred_twenty_eight_bit_byteenable_FSM" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|five_hundred_twelve_bit_byteenable_FSM:the_five_hundred_twelve_bit_byteenable_FSM|two_hundred_fifty_six_bit_byteenable_FSM:lower_two_hundred_fifty_six_bit_byteenable_FSM|one_hundred_twenty_eight_bit_byteenable_FSM:lower_one_hundred_twenty_eight_bit_byteenable_FSM" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 487
Info (12128): Elaborating entity "sixty_four_bit_byteenable_FSM" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|five_hundred_twelve_bit_byteenable_FSM:the_five_hundred_twelve_bit_byteenable_FSM|two_hundred_fifty_six_bit_byteenable_FSM:lower_two_hundred_fifty_six_bit_byteenable_FSM|one_hundred_twenty_eight_bit_byteenable_FSM:lower_one_hundred_twenty_eight_bit_byteenable_FSM|sixty_four_bit_byteenable_FSM:lower_sixty_four_bit_byteenable_FSM" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 593
Info (12128): Elaborating entity "thirty_two_bit_byteenable_FSM" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|five_hundred_twelve_bit_byteenable_FSM:the_five_hundred_twelve_bit_byteenable_FSM|two_hundred_fifty_six_bit_byteenable_FSM:lower_two_hundred_fifty_six_bit_byteenable_FSM|one_hundred_twenty_eight_bit_byteenable_FSM:lower_one_hundred_twenty_eight_bit_byteenable_FSM|sixty_four_bit_byteenable_FSM:lower_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 699
Info (12128): Elaborating entity "sixteen_bit_byteenable_FSM" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|five_hundred_twelve_bit_byteenable_FSM:the_five_hundred_twelve_bit_byteenable_FSM|two_hundred_fifty_six_bit_byteenable_FSM:lower_two_hundred_fifty_six_bit_byteenable_FSM|one_hundred_twenty_eight_bit_byteenable_FSM:lower_one_hundred_twenty_eight_bit_byteenable_FSM|sixty_four_bit_byteenable_FSM:lower_sixty_four_bit_byteenable_FSM|thirty_two_bit_byteenable_FSM:lower_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/byte_enable_generator.v Line: 803
Info (12128): Elaborating entity "write_burst_control" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|write_burst_control:the_write_burst_control" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_master.v Line: 668
Info (10264): Verilog HDL Case Statement information at write_burst_control.v(258): all case item expressions in this case statement are onehot File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/write_burst_control.v Line: 258
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|altera_avalon_mm_bridge:pipe_stage_dma_read" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 268
Info (12128): Elaborating entity "system_acl_iface_dma_0_dma_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|system_acl_iface_dma_0_dma_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 323
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|system_acl_iface_dma_0_dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_0.v Line: 100
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|system_acl_iface_dma_0_dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pipe_stage_dma_write_s0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_0.v Line: 164
Info (12128): Elaborating entity "system_acl_iface_dma_0_dma_mm_interconnect_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|system_acl_iface_dma_0_dma_mm_interconnect_1:mm_interconnect_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma.v Line: 345
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|system_acl_iface_dma_0_dma_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_read_master_data_read_master_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_dma_mm_interconnect_1.v Line: 101
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|altera_address_span_extender:address_span_extender_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 233
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|altera_avalon_mm_bridge:csr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 301
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 325
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_0.v Line: 103
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 370
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dma_dma_write_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 278
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_dma_write_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 543
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:dma_dma_read_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 624
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pipe_stage_0_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 705
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_m_s0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 789
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pipe_stage_m_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pipe_stage_m_s0_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 830
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 846
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_router:router|system_acl_iface_dma_0_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_router_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_router_003:router_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 894
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_router_003_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_router_003:router_003|system_acl_iface_dma_0_mm_interconnect_1_router_003_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_router_003.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 911
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 974
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1_cmd_mux.sv Line: 348
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 1003
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_1_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_dma_0_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 1020
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter_007" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_2_avalon_st_adapter_007:avalon_st_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_1.v Line: 1083
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_avalon_st_adapter_007_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_1:mm_interconnect_1|system_acl_iface_mm_interconnect_2_avalon_st_adapter_007:avalon_st_adapter|system_acl_iface_mm_interconnect_2_avalon_st_adapter_007_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_007.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0.v Line: 400
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:csr_m0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 339
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:address_span_extender_0_cntl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 403
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_dma_descriptor_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 467
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_dma_csr_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 531
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:csr_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 612
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:address_span_extender_0_cntl_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 696
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:address_span_extender_0_cntl_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 737
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_dma_descriptor_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 821
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_dma_descriptor_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_dma_descriptor_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 862
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_dma_csr_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 946
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_dma_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1003
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router:router|system_acl_iface_dma_0_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router.sv Line: 186
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1019
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router_001:router_001|system_acl_iface_dma_0_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router_002:router_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1035
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_002_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router_002:router_002|system_acl_iface_dma_0_mm_interconnect_2_router_002_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_002.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router_003:router_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1051
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_router_003_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_router_003:router_003|system_acl_iface_dma_0_mm_interconnect_2_router_003_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_router_003.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:csr_m0_limiter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1101
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_dma_csr_burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1151
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:dma_dma_csr_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1180
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1197
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1248
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1311
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_dma_descriptor_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1377
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_dma_descriptor_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1443
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_dma_csr_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1509
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_dma_csr_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1575
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2.v Line: 1633
Info (12128): Elaborating entity "system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_mm_interconnect_2:mm_interconnect_2|system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001:avalon_st_adapter_001|system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_dma_0_mm_interconnect_2_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_bridge:pipe_stage_host_ctrl" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1288
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1324
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0|altera_avalon_dc_fifo:cmd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0|altera_avalon_dc_fifo:rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "system_acl_iface_em_pc_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1436
Info (12128): Elaborating entity "em_top_ms" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_em_pc_0.v Line: 181
Info (12128): Elaborating entity "em_single_top" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_top_ms.v Line: 170
Info (12128): Elaborating entity "em_reset_sync" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_reset_sync:em_reset_sync_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_single_top.v Line: 173
Info (12128): Elaborating entity "em_count_fsm" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_count_fsm:em_count_fsm" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_single_top.v Line: 522
Info (12128): Elaborating entity "em_rdlat_fsm" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_single_top.v Line: 540
Warning (10230): Verilog HDL assignment warning at em_rdlat_fsm.v(85): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_rdlat_fsm.v Line: 85
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_rdlat_fsm.v Line: 189
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_rdlat_fsm.v Line: 189
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_rdlat_fsm.v Line: 189
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "UNUSED"
    Info (12134): Parameter "lpm_numwords" = "48"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 279
Info (12128): Elaborating entity "lpm_ff" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_ff:data_node[0][31]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 95
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_ff:data_node[0][31]", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 95
Info (12128): Elaborating entity "lpm_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 96
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/mux_9oc.tdf Line: 23
Info (12128): Elaborating entity "mux_9oc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_9oc:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "lpm_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 97
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_imc.tdf
    Info (12023): Found entity 1: mux_imc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/mux_imc.tdf Line: 23
Info (12128): Elaborating entity "mux_imc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_imc:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "lpm_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_coc.tdf
    Info (12023): Found entity 1: mux_coc File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/mux_coc.tdf Line: 23
Info (12128): Elaborating entity "mux_coc" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_coc:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "lpm_counter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 105
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p4f.tdf
    Info (12023): Found entity 1: cntr_p4f File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_p4f.tdf Line: 26
Info (12128): Elaborating entity "cntr_p4f" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p4f:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "a_fefifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 112
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fffifo.tdf Line: 112
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 77
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_v8g.tdf
    Info (12023): Found entity 1: cmpr_v8g File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_v8g.tdf Line: 23
Info (12128): Elaborating entity "cmpr_v8g" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_v8g:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 82
Info (12131): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_rdlat_fsm:em_rdlat_fsm|scfifo:rdlat_scfifo" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/a_fefifo.tdf Line: 82
Info (12128): Elaborating entity "em_protocol_fsm" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|em_top_ms:em_pc_core_0|em_single_top:e0|em_protocol_fsm:em_protocol_fsm" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/em_single_top.v Line: 567
Info (12128): Elaborating entity "system_acl_iface_em_pc_0_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|system_acl_iface_em_pc_0_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_em_pc_0.v Line: 239
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_em_pc_0:em_pc_0|system_acl_iface_em_pc_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:em_pc_core_0_csr_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_em_pc_0_mm_interconnect_0.v Line: 167
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_dma_to_ddr3b" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1514
Info (12128): Elaborating entity "system_acl_iface_acl_memory_bank_divider_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1553
Info (12128): Elaborating entity "snoop_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v Line: 120
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/snoop_adapter.v Line: 108
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/snoop_adapter.v Line: 108
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/snoop_adapter.v Line: 108
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8mr1.tdf
    Info (12023): Found entity 1: dcfifo_8mr1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_8mr1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_iab.tdf
    Info (12023): Found entity 1: a_gray2bin_iab File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_gray2bin_iab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_iab" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|a_gray2bin_iab:rdptr_g_gray2bin" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fh6.tdf
    Info (12023): Found entity 1: a_graycounter_fh6 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_graycounter_fh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fh6" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|a_graycounter_fh6:rdptr_g1p" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bvb.tdf
    Info (12023): Found entity 1: a_graycounter_bvb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_graycounter_bvb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bvb" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|a_graycounter_bvb:wrptr_g1p" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_roc1.tdf
    Info (12023): Found entity 1: altsyncram_roc1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_roc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_roc1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|altsyncram_roc1:fifo_ram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|dffpipe_1v8:rs_brp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe13" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/alt_synch_pipe_i9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dffpipe_3v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe16" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/alt_synch_pipe_i9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_306.tdf
    Info (12023): Found entity 1: cmpr_306 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_306.tdf Line: 23
Info (12128): Elaborating entity "cmpr_306" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|snoop_adapter:acl_snoop_adapter_0|dcfifo:dcfifo_component|dcfifo_8mr1:auto_generated|cmpr_306:rdempty_eq_comp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/dcfifo_8mr1.tdf Line: 73
Info (12128): Elaborating entity "mem_splitter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v Line: 161
Warning (10034): Output port "bank3_address" at mem_splitter.sv(49) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 49
Warning (10034): Output port "bank3_writedata" at mem_splitter.sv(50) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 50
Warning (10034): Output port "bank3_burstcount" at mem_splitter.sv(53) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 53
Warning (10034): Output port "bank3_byteenable" at mem_splitter.sv(54) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 54
Warning (10034): Output port "bank4_address" at mem_splitter.sv(59) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 59
Warning (10034): Output port "bank4_writedata" at mem_splitter.sv(60) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 60
Warning (10034): Output port "bank4_burstcount" at mem_splitter.sv(63) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 63
Warning (10034): Output port "bank4_byteenable" at mem_splitter.sv(64) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 64
Warning (10034): Output port "bank5_address" at mem_splitter.sv(69) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 69
Warning (10034): Output port "bank5_writedata" at mem_splitter.sv(70) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 70
Warning (10034): Output port "bank5_burstcount" at mem_splitter.sv(73) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 73
Warning (10034): Output port "bank5_byteenable" at mem_splitter.sv(74) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 74
Warning (10034): Output port "bank6_address" at mem_splitter.sv(79) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 79
Warning (10034): Output port "bank6_writedata" at mem_splitter.sv(80) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 80
Warning (10034): Output port "bank6_burstcount" at mem_splitter.sv(83) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 83
Warning (10034): Output port "bank6_byteenable" at mem_splitter.sv(84) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 84
Warning (10034): Output port "bank7_address" at mem_splitter.sv(89) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 89
Warning (10034): Output port "bank7_writedata" at mem_splitter.sv(90) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 90
Warning (10034): Output port "bank7_burstcount" at mem_splitter.sv(93) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 93
Warning (10034): Output port "bank7_byteenable" at mem_splitter.sv(94) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 94
Warning (10034): Output port "bank8_address" at mem_splitter.sv(99) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 99
Warning (10034): Output port "bank8_writedata" at mem_splitter.sv(100) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 100
Warning (10034): Output port "bank8_burstcount" at mem_splitter.sv(103) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 103
Warning (10034): Output port "bank8_byteenable" at mem_splitter.sv(104) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 104
Warning (10034): Output port "bank3_read" at mem_splitter.sv(51) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 51
Warning (10034): Output port "bank3_write" at mem_splitter.sv(52) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 52
Warning (10034): Output port "bank4_read" at mem_splitter.sv(61) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 61
Warning (10034): Output port "bank4_write" at mem_splitter.sv(62) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 62
Warning (10034): Output port "bank5_read" at mem_splitter.sv(71) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 71
Warning (10034): Output port "bank5_write" at mem_splitter.sv(72) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 72
Warning (10034): Output port "bank6_read" at mem_splitter.sv(81) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 81
Warning (10034): Output port "bank6_write" at mem_splitter.sv(82) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 82
Warning (10034): Output port "bank7_read" at mem_splitter.sv(91) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 91
Warning (10034): Output port "bank7_write" at mem_splitter.sv(92) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 92
Warning (10034): Output port "bank8_read" at mem_splitter.sv(101) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 101
Warning (10034): Output port "bank8_write" at mem_splitter.sv(102) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 102
Info (12128): Elaborating entity "acl_iface_address_to_bankaddress" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|acl_iface_address_to_bankaddress:a2b_swdimm" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 161
Warning (10230): Verilog HDL assignment warning at acl_iface_address_to_bankaddress.v(42): truncated value with size 64 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_iface_address_to_bankaddress.v Line: 42
Warning (10230): Verilog HDL assignment warning at acl_iface_address_to_bankaddress.v(45): truncated value with size 26 to match size of target (25) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_iface_address_to_bankaddress.v Line: 45
Info (12128): Elaborating entity "acl_iface_address_to_bankaddress" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|acl_iface_address_to_bankaddress:a2b_burst_interleaved" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 170
Warning (10230): Verilog HDL assignment warning at acl_iface_address_to_bankaddress.v(42): truncated value with size 64 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_iface_address_to_bankaddress.v Line: 42
Warning (10230): Verilog HDL assignment warning at acl_iface_address_to_bankaddress.v(45): truncated value with size 26 to match size of target (25) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_iface_address_to_bankaddress.v Line: 45
Info (12128): Elaborating entity "mem_router_reorder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_splitter.sv Line: 317
Warning (10230): Verilog HDL assignment warning at mem_router_reorder.sv(142): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 142
Warning (10230): Verilog HDL assignment warning at mem_router_reorder.sv(196): truncated value with size 32 to match size of target (8) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 196
Warning (10230): Verilog HDL assignment warning at mem_router_reorder.sv(293): truncated value with size 32 to match size of target (13) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 293
Info (12128): Elaborating entity "acl_iface_ll_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|acl_iface_ll_fifo:rrp.bs_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 133
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 173
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 173
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/mem_router_reorder.sv Line: 173
    Info (12134): Parameter "lpm_width" = "512"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "lpm_numwords" = "68"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "intended_device_family" = "stratixiv"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_if81.tdf
    Info (12023): Found entity 1: scfifo_if81 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_if81.tdf Line: 25
Info (12128): Elaborating entity "scfifo_if81" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo|scfifo_if81:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_74e1.tdf
    Info (12023): Found entity 1: a_dpfifo_74e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_74e1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_74e1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo|scfifo_if81:auto_generated|a_dpfifo_74e1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_if81.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_95s1.tdf
    Info (12023): Found entity 1: altsyncram_95s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_95s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_95s1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo|scfifo_if81:auto_generated|a_dpfifo_74e1:dpfifo|altsyncram_95s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_74e1.tdf Line: 46
Info (12128): Elaborating entity "cmpr_8m8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|mem_splitter:mem_splitter_0|mem_router_reorder:router|scfifo:rrp.bank[0].data_fifo|scfifo_if81:auto_generated|a_dpfifo_74e1:dpfifo|cmpr_8m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_74e1.tdf Line: 55
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|altera_avalon_mm_bridge:pipe_stage_presplitter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v Line: 195
Info (12128): Elaborating entity "system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v Line: 219
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:acl_snoop_adapter_0_m1_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0.v Line: 103
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pipe_stage_presplitter_s0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_0.v Line: 167
Info (12128): Elaborating entity "system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1:mm_interconnect_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0.v Line: 243
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_memory_bank_divider_0:acl_memory_bank_divider_0|system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_splitter_0_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_memory_bank_divider_0_mm_interconnect_1.v Line: 167
Info (12128): Elaborating entity "sw_reset" for hierarchy "system:system_inst|system_acl_iface:acl_iface|sw_reset:por_reset_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1568
Info (12128): Elaborating entity "uniphy_status" for hierarchy "system:system_inst|system_acl_iface:acl_iface|uniphy_status:uniphy_status_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1839
Warning (10230): Verilog HDL assignment warning at uniphy_status.v(59): truncated value with size 32 to match size of target (8) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/uniphy_status.v Line: 59
Warning (10230): Verilog HDL assignment warning at uniphy_status.v(88): truncated value with size 8 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/uniphy_status.v Line: 88
Info (12128): Elaborating entity "version_id" for hierarchy "system:system_inst|system_acl_iface:acl_iface|version_id:version_id_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1849
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1910
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pipe_stage_ddr3a_dimm_m0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 106
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3a_avl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v Line: 170
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_1:mm_interconnect_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 1937
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2044
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pipe_stage_host_ctrl_m0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 911
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:temperature_0_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 975
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:acl_kernel_clk_ctrl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1039
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:kernel_interface_kernel_cntrl_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1103
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_0_csr_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1167
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cra_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1231
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:dma_0_s_nondma_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:uniphy_status_0_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1487
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pipe_stage_host_ctrl_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1632
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:temperature_0_s_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1716
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:temperature_0_s_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:temperature_0_s_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1923
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 1964
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_0_csr_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 2173
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_0_csr_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 2214
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_0_s_nondma_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 2796
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:dma_0_s_nondma_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 2837
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:dma_0_s_nondma_agent_rdata_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 2878
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3144
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router:router|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 193
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3160
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_001:router_001|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_004" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_004:router_004" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3208
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_004_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_004:router_004|system_acl_iface_mm_interconnect_2_router_004_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_004.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_008" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_008:router_008" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3272
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_router_008_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_router_008:router_008|system_acl_iface_mm_interconnect_2_router_008_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_008.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pipe_stage_host_ctrl_m0_limiter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3354
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 10 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3425
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3442
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3612
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_demux_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_demux_001:rsp_demux_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3629
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_demux_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_demux_002:rsp_demux_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3646
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_demux_003" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_demux_003:rsp_demux_003" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3663
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_2_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3836
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_0_csr_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3902
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_0_s_nondma_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 3968
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_0_csr_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 4034
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:dma_0_s_nondma_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 4100
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 4134
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v Line: 4539
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2080
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:clock_cross_dma_to_pcie_s0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 334
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:acl_memory_bank_divider_0_s_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 398
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:dma_0_m_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 479
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:clock_cross_dma_to_pcie_s0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 563
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:clock_cross_dma_to_pcie_s0_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 604
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:acl_memory_bank_divider_0_s_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 729
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 745
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_router:router|system_acl_iface_mm_interconnect_3_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router.sv Line: 180
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 761
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_router_001:router_001|system_acl_iface_mm_interconnect_3_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:dma_0_m_limiter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 827
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 850
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 867
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 901
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_3_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 941
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|system_acl_iface_mm_interconnect_3_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_3.v Line: 972
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_3:mm_interconnect_3|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2107
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:em_pc_0_avl_in_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 250
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:clock_cross_kernel_mem_0_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 331
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:em_pc_0_avl_in_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 415
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:em_pc_0_avl_in_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:em_pc_0_avl_in_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 456
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 472
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_router:router|system_acl_iface_mm_interconnect_5_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 488
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_router_001:router_001|system_acl_iface_mm_interconnect_5_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 538
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|altera_merlin_burst_adapter:em_pc_0_avl_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 555
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 572
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_5_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_5:mm_interconnect_5|system_acl_iface_mm_interconnect_5_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_5.v Line: 606
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2143
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_translator:em_pc_0_avl_out_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 229
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_translator:pipe_stage_ddr3a_iface_s0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 353
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_agent:em_pc_0_avl_out_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 434
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|altera_merlin_master_agent:acl_memory_bank_divider_0_bank1_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 515
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|altera_merlin_slave_agent:pipe_stage_ddr3a_iface_s0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 599
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 656
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_router:router|system_acl_iface_mm_interconnect_6_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_router_002" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_router_002:router_002" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 688
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_router_002_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_router_002:router_002|system_acl_iface_mm_interconnect_6_router_002_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_router_002.sv Line: 173
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 705
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 745
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_rsp_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_rsp_demux:rsp_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 768
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_6_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_6:mm_interconnect_6|system_acl_iface_mm_interconnect_6_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_6.v Line: 785
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_7" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_7:mm_interconnect_7" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2170
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2195
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_master_translator:pcie_rxm_bar0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 196
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_slave_translator:pipe_stage_host_ctrl_s0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 260
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_master_agent:pcie_rxm_bar0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 341
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 425
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_slave_agent:pipe_stage_host_ctrl_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_avalon_sc_fifo:pipe_stage_host_ctrl_s0_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 466
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 482
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_router:router|system_acl_iface_mm_interconnect_8_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 498
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_router_001:router_001|system_acl_iface_mm_interconnect_8_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 548
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_burst_adapter:pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 565
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 582
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_8_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|system_acl_iface_mm_interconnect_8_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 616
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_width_adapter:pipe_stage_host_ctrl_s0_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 682
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_8:mm_interconnect_8|altera_merlin_width_adapter:pipe_stage_host_ctrl_s0_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_8.v Line: 748
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2221
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_master_translator:clock_cross_dma_to_pcie_m0_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 200
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_slave_translator:pcie_txs_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 264
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_master_agent:clock_cross_dma_to_pcie_m0_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 345
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_slave_agent:pcie_txs_agent" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 429
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_slave_agent:pcie_txs_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_avalon_sc_fifo:pcie_txs_agent_rsp_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 470
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_avalon_sc_fifo:pcie_txs_agent_rdata_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 511
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_router" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_router:router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 527
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_router_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_router:router|system_acl_iface_mm_interconnect_9_router_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router.sv Line: 174
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_router_001" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_router_001:router_001" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 543
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_router_001_default_decode" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_router_001:router_001|system_acl_iface_mm_interconnect_9_router_001_default_decode:the_default_decode" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_burst_adapter:pcie_txs_burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 593
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_burst_adapter:pcie_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_burst_adapter:pcie_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_cmd_demux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_cmd_demux:cmd_demux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 610
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_cmd_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_cmd_mux:cmd_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 627
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_rsp_mux" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_rsp_mux:rsp_mux" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 661
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_width_adapter:pcie_txs_rsp_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 727
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|altera_merlin_width_adapter:pcie_txs_cmd_width_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 793
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_avalon_st_adapter" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_avalon_st_adapter:avalon_st_adapter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9.v Line: 822
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_9_avalon_st_adapter_error_adapter_0" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_9:mm_interconnect_9|system_acl_iface_mm_interconnect_9_avalon_st_adapter:avalon_st_adapter|system_acl_iface_mm_interconnect_9_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_9_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_10" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_10:mm_interconnect_10" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2257
Info (12128): Elaborating entity "system_acl_iface_mm_interconnect_12" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_12:mm_interconnect_12" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2282
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_12:mm_interconnect_12|altera_merlin_master_translator:acl_memory_bank_divider_0_bank2_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_mm_interconnect_12.v Line: 104
Info (12128): Elaborating entity "system_acl_iface_irq_mapper" for hierarchy "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_irq_mapper:irq_mapper" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2290
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_irq_clock_crosser:irq_synchronizer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface.v Line: 2301
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_acl_iface:acl_iface|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "system:system_inst|system_acl_iface:acl_iface|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:system_inst|system_acl_iface:acl_iface|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "cra_ring_node" for hierarchy "system:system_inst|cra_ring_node:avs_genetic_algorithm_cra_cra_ring" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 280
Warning (10230): Verilog HDL assignment warning at cra_ring_node.sv(26): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/cra_ring_node.sv Line: 26
Info (12128): Elaborating entity "cra_ring_root" for hierarchy "system:system_inst|cra_ring_root:cra_root" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 311
Info (12128): Elaborating entity "single_kernel_system" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 343
Warning (10036): Verilog HDL or VHDL warning at single_kernel_system.v(70): object "genetic_algorithm_finish_chain" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 70
Warning (10030): Net "avm_kernel_rd_writeack[0]" at single_kernel_system.v(107) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 107
Warning (10030): Net "avm_kernel_wr_readdata" at single_kernel_system.v(116) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 116
Warning (10030): Net "avm_kernel_wr_readdatavalid" at single_kernel_system.v(117) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 117
Warning (10034): Output port "avm_memgmem0_port_0_0_rw_enable" at single_kernel_system.v(39) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 39
Warning (10034): Output port "avm_memgmem0_port_1_0_rw_enable" at single_kernel_system.v(51) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 51
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "genetic_algorithm_global_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "genetic_algorithm_local_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "genetic_algorithm_group_id" into its bus
Info (12128): Elaborating entity "acl_work_group_dispatcher" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_work_group_dispatcher:genetic_algorithm_workgroup_dispatcher" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 157
Info (12128): Elaborating entity "acl_kernel_finish_detector" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_kernel_finish_detector:genetic_algorithm_finish_detector" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 180
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_kernel_finish_detector:genetic_algorithm_finish_detector|acl_multistage_accumulator:ndrange_sum" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 150
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(158): truncated value with size 97 to match size of target (96) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_multistage_accumulator.v Line: 158
Info (12128): Elaborating entity "acl_multistage_accumulator" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_kernel_finish_detector:genetic_algorithm_finish_detector|acl_multistage_accumulator:ndrange_completed" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_kernel_finish_detector.v Line: 189
Warning (10230): Verilog HDL assignment warning at acl_multistage_accumulator.v(158): truncated value with size 97 to match size of target (96) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_multistage_accumulator.v Line: 158
Info (12128): Elaborating entity "genetic_algorithm_function_cra_slave" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_function_cra_slave:genetic_algorithm_cra_slave_inst" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 217
Warning (10030): Net "profile_data_NO_SHIFT_REG" at single_kernel.v(10393) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10393
Info (12128): Elaborating entity "acl_id_iterator" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 244
Warning (10036): Verilog HDL or VHDL warning at acl_id_iterator.v(72): object "issue_check" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_id_iterator.v Line: 72
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_shift_register:register_block[0].acl_gid" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_id_iterator.v Line: 94
Info (12128): Elaborating entity "acl_shift_register" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_shift_register:acl_valid" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_id_iterator.v Line: 114
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_id_iterator.v Line: 147
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_qih1.tdf
    Info (12023): Found entity 1: scfifo_qih1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_qih1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_qih1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_kle1.tdf
    Info (12023): Found entity 1: a_dpfifo_kle1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_kle1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_qih1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pur1.tdf
    Info (12023): Found entity 1: altsyncram_pur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pur1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3m8.tdf
    Info (12023): Found entity 1: cmpr_3m8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_3m8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_3m8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|cmpr_3m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 56
Info (12128): Elaborating entity "cmpr_3m8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|cmpr_3m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 57
Info (12128): Elaborating entity "cntr_ghb" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|cntr_ghb:rd_ptr_msb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_th7.tdf
    Info (12023): Found entity 1: cntr_th7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_th7.tdf Line: 26
Info (12128): Elaborating entity "cntr_th7" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|cntr_th7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 59
Info (12128): Elaborating entity "cntr_hhb" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|cntr_hhb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_kle1.tdf Line: 60
Info (12128): Elaborating entity "acl_work_item_iterator" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_work_item_iterator:work_item_iterator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_id_iterator.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(75): object "global_total" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at acl_work_item_iterator.v(76): object "local_total" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 76
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(123): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 123
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(124): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 124
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(125): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 125
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(129): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 129
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(130): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 130
Warning (10230): Verilog HDL assignment warning at acl_work_item_iterator.v(131): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_work_item_iterator.v Line: 131
Info (12128): Elaborating entity "genetic_algorithm_top_wrapper_0" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 304
Warning (10858): Verilog HDL warning at single_kernel_system.v(448): object lmem_invalid_aspaces used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 448
Warning (10030): Net "lmem_invalid_aspaces" at single_kernel_system.v(448) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 448
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace6_readdata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace7_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace7_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_avm_aspace7_readdata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_arb_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_arb_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace6.local_icm_rrp_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace7.local_icm_arb_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace7.local_icm_arb_writedata" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "local_mem_system_aspace7.local_icm_rrp_data" into its bus
Info (12128): Elaborating entity "genetic_algorithm_function_wrapper" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 605
Info (12128): Elaborating entity "genetic_algorithm_function" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10922
Info (12128): Elaborating entity "genetic_algorithm_basic_block_0" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_0:genetic_algorithm_basic_block_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9887
Info (12128): Elaborating entity "genetic_algorithm_basic_block_1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_1:genetic_algorithm_basic_block_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9916
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_1:genetic_algorithm_basic_block_1|acl_data_fifo:rnode_1to2_bb1__min_fit_fun_addr_012_replace_phi_0_reg_2_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1136
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_1:genetic_algorithm_basic_block_1|acl_data_fifo:rnode_1to2_bb1__min_fit_fun_addr_012_replace_phi_0_reg_2_fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "genetic_algorithm_basic_block_2" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9984
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_1to3_var__0_reg_3_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1605
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_1to3_var__0_reg_3_fifo|acl_valid_fifo_counter:counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 454
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_3to6_var__0_reg_6_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1684
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_3to6_var__0_reg_6_fifo|acl_valid_fifo_counter:counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 454
Info (12128): Elaborating entity "acl_pop" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_pop:local_bb2_i_0_i10_i4_pop11_acl_pop_i64_0_feedback" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1731
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_1to2_bb2_i_0_i10_i4_pop11_acl_pop_i64_0_0_reg_2_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1830
Info (12128): Elaborating entity "acl_pipeline" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_pipeline:local_bb2_keep_going_acl_pipeline_1_pipelined" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1906
Warning (10034): Output port "data_out" at acl_pipeline.v(51) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_pipeline.v Line: 51
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_pipeline:local_bb2_keep_going_acl_pipeline_1_pipelined|acl_staging_reg:asr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_pipeline.v Line: 148
Info (12128): Elaborating entity "acl_push" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_push:local_bb2_i_0_i10_i4_push11_inc_i17_i_feedback" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 1967
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_push:local_bb2_i_0_i10_i4_push11_inc_i17_i_feedback|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_push.v Line: 208
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_push:local_bb2_i_0_i10_i4_push11_inc_i17_i_feedback|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "acl_push" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_push:local_bb2_notexitcond__feedback" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2024
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_1to2_bb2_var__0_reg_2_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2077
Info (12128): Elaborating entity "acl_enable_sink" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_enable_sink:local_bb2_c0_exit_c0_exi4_instance" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2206
Warning (10230): Verilog HDL assignment warning at acl_enable_sink.v(74): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_enable_sink.v Line: 74
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to8_bb2_c0_exe4_0_reg_8_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2356
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (4) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to8_bb2_c0_exe4_0_reg_8_fifo|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to8_bb2_c0_exe4_0_reg_8_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to8_bb2_c0_exe4_0_reg_8_fifo|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 165
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to3_bb2_c0_exe2_0_reg_3_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2390
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to3_bb2_c0_exe2_0_reg_3_fifo|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 165
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to5_bb2_c0_exe1_0_reg_5_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2424
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (3) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to5_bb2_c0_exe1_0_reg_5_fifo|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|acl_data_fifo:rnode_2to5_bb2_c0_exe1_0_reg_5_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2495
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(226) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 226
Info (12128): Elaborating entity "lsu_permute_address" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_permute_address:u_permute_address" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 392
Info (12128): Elaborating entity "lsu_streaming_prefetch_read" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 1254
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(196): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 196
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 96
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read|acl_data_fifo:avm_buffer|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 165
Info (12128): Elaborating entity "lsu_streaming_prefetch_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_fifo:u_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 244
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(418): truncated value with size 32 to match size of target (26) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 418
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(419): truncated value with size 32 to match size of target (26) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 419
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(420): truncated value with size 32 to match size of target (26) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 420
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(421): truncated value with size 32 to match size of target (26) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 421
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(422): truncated value with size 26 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 422
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(425): truncated value with size 26 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 425
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(428): truncated value with size 27 to match size of target (26) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 428
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(464): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 464
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(490): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 490
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(494): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 494
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(498): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 498
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(513): truncated value with size 32 to match size of target (4) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 513
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(514): truncated value with size 32 to match size of target (4) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 514
Info (12128): Elaborating entity "lsu_streaming_prefetch_avalon_bust_master" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_streaming_prefetch_read:streaming_prefetch_read|lsu_streaming_prefetch_avalon_bust_master:u_burst_master" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 277
Warning (10230): Verilog HDL assignment warning at lsu_streaming_prefetch.v(572): truncated value with size 32 to match size of target (6) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_streaming_prefetch.v Line: 572
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_st_" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 2745
Warning (10230): Verilog HDL assignment warning at lsu_top.v(729): truncated value with size 32 to match size of target (8) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 729
Info (12128): Elaborating entity "lsu_permute_address" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_st_|lsu_permute_address:u_permute_address" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 392
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_st_|acl_ll_fifo:nop_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 510
Info (12128): Elaborating entity "lsu_pipelined_write" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_2:genetic_algorithm_basic_block_2|lsu_top:lsu_local_bb2_st_|lsu_pipelined_write:pipelined_write" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 728
Info (12128): Elaborating entity "genetic_algorithm_basic_block_3" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10051
Info (12128): Elaborating entity "acl_push" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_push:local_bb3_notexitcond139__feedback" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 3498
Info (12128): Elaborating entity "acl_push" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_push:local_bb3_i_0_i_i6_push10_inc_i_i_feedback" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 3768
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_data_fifo:rnode_2to9_bb3_cmp_i_i_not_0_reg_9_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 3856
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_data_fifo:rnode_3to5_bb3_i_0_i_i6_pop10_acl_pop_i64_0_0_reg_5_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 3890
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|lsu_top:lsu_local_bb3_ld_" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 3991
Info (12128): Elaborating entity "lsu_pipelined_read" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|lsu_top:lsu_local_bb3_ld_|lsu_pipelined_read:pipelined_read" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 698
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_data_fifo:rnode_3to9_bb3_keep_going138_acl_pipeline_1_0_reg_9_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 4071
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|lsu_top:lsu_local_bb3_st_" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 4507
Warning (10230): Verilog HDL assignment warning at lsu_top.v(729): truncated value with size 32 to match size of target (8) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 729
Info (12128): Elaborating entity "lsu_pipelined_write" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_pipelined_write:pipelined_write" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 728
Info (12128): Elaborating entity "acl_stall_free_sink" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 4651
Warning (10230): Verilog HDL assignment warning at acl_stall_free_sink.v(93): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 93
Warning (10230): Verilog HDL assignment warning at acl_stall_free_sink.v(96): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 96
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 133
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pih1.tdf
    Info (12023): Found entity 1: scfifo_pih1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_pih1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_pih1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_jle1.tdf
    Info (12023): Found entity 1: a_dpfifo_jle1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_jle1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_jle1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_pih1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nur1.tdf
    Info (12023): Found entity 1: altsyncram_nur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nur1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_jle1.tdf Line: 47
Info (12128): Elaborating entity "cmpr_5m8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|cmpr_5m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_jle1.tdf Line: 57
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 146
Info (12128): Elaborating entity "genetic_algorithm_basic_block_4" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10120
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_1to11_var__0_reg_11_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 5049
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_1to11_var__0_reg_11_fifo|acl_valid_fifo_counter:counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 454
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_11to12_var__0_reg_12_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 5111
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_11to12_var__0_reg_12_fifo|acl_valid_fifo_counter:counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 454
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_2to6_bb4_cmp4_not_0_reg_6_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 5792
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_ld_" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 5907
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_3to6_bb4_keep_going143_acl_pipeline_1_0_reg_6_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 5987
Info (12128): Elaborating entity "acl_stall_free_sink" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 6454
Warning (10230): Verilog HDL assignment warning at acl_stall_free_sink.v(93): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 93
Warning (10230): Verilog HDL assignment warning at acl_stall_free_sink.v(96): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 96
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 133
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "192"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fkh1.tdf
    Info (12023): Found entity 1: scfifo_fkh1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_fkh1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_fkh1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9ne1.tdf
    Info (12023): Found entity 1: a_dpfifo_9ne1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_9ne1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_9ne1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_fkh1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32s1.tdf
    Info (12023): Found entity 1: altsyncram_32s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_32s1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_9ne1.tdf Line: 47
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 146
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 6601
Warning (10034): Output port "o_readdata" at lsu_top.v(207) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 207
Warning (10034): Output port "o_input_fifo_depth" at lsu_top.v(226) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 226
Info (12128): Elaborating entity "lsu_bursting_write" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 982
Info (12128): Elaborating entity "lsu_bursting_write_internal" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1235
Warning (10036): Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(1478): object "pending_nop" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1478
Warning (10036): Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(1487): object "ack_pending" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1487
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1487): truncated value with size 13 to match size of target (9) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1487
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1593): truncated value with size 6 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1593
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1611): truncated value with size 32 to match size of target (12) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1611
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1625): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1625
Info (12128): Elaborating entity "bursting_coalescer" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1430
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1761): truncated value with size 32 to match size of target (26) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1761
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1763): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1763
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1764): truncated value with size 32 to match size of target (12) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1764
Warning (10230): Verilog HDL assignment warning at lsu_bursting_load_stores.v(1771): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1771
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1535
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 311
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "588"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_nkh1.tdf
    Info (12023): Found entity 1: scfifo_nkh1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_nkh1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_nkh1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hne1.tdf
    Info (12023): Found entity 1: a_dpfifo_hne1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hne1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_hne1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_nkh1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j2s1.tdf
    Info (12023): Found entity 1: altsyncram_j2s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j2s1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hne1.tdf Line: 47
Info (12128): Elaborating entity "cmpr_6m8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|cmpr_6m8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hne1.tdf Line: 56
Info (12128): Elaborating entity "cmpr_6m8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|cmpr_6m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hne1.tdf Line: 57
Info (12128): Elaborating entity "cntr_0i7" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|cntr_0i7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_hne1.tdf Line: 59
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 326
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 165
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1552
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 311
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rih1.tdf
    Info (12023): Found entity 1: scfifo_rih1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_rih1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_rih1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lle1.tdf
    Info (12023): Found entity 1: a_dpfifo_lle1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_lle1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_lle1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_rih1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rur1.tdf
    Info (12023): Found entity 1: altsyncram_rur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rur1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_lle1.tdf Line: 47
Info (12128): Elaborating entity "cmpr_7m8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|cmpr_7m8:three_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_lle1.tdf Line: 57
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 326
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 165
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1573
Info (12128): Elaborating entity "acl_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 311
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_fifo.v Line: 206
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "unused"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_mih1.tdf
    Info (12023): Found entity 1: scfifo_mih1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_mih1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_mih1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_mih1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gle1.tdf
    Info (12023): Found entity 1: a_dpfifo_gle1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_gle1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_gle1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_mih1:auto_generated|a_dpfifo_gle1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_mih1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hur1.tdf
    Info (12023): Found entity 1: altsyncram_hur1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_hur1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hur1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_mih1:auto_generated|a_dpfifo_gle1:dpfifo|altsyncram_hur1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_gle1.tdf Line: 47
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 326
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (2) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "acl_staging_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 165
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_12to16_bb4_c0_exe4174_0_reg_16_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 6681
Warning (10230): Verilog HDL assignment warning at acl_data_fifo.v(129): truncated value with size 32 to match size of target (4) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 129
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_12to16_bb4_c0_exe4174_0_reg_16_fifo|acl_data_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 153
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_data_fifo:rnode_12to16_bb4_c0_exe4174_0_reg_16_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "genetic_algorithm_basic_block_5" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_5:genetic_algorithm_basic_block_5" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10143
Info (12128): Elaborating entity "genetic_algorithm_basic_block_6" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10213
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_data_fifo:rnode_1to3_bb6_c0_ene1177_0_reg_3_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 7634
Info (12128): Elaborating entity "acl_push" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_push:local_bb6_i_0_i10_push8_inc_i_feedback" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 7808
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_data_fifo:rnode_2to7_bb6_var__0_reg_7_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 8085
Info (12128): Elaborating entity "lsu_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_ld_" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 8220
Info (12128): Elaborating entity "lsu_pipelined_read" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_ld_|lsu_pipelined_read:pipelined_read" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_top.v Line: 698
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_data_fifo:rnode_3to7_bb6_arrayidx2_i_0_reg_7_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 8369
Info (12128): Elaborating entity "acl_stall_free_sink" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 8632
Warning (10230): Verilog HDL assignment warning at acl_stall_free_sink.v(93): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 93
Warning (10230): Verilog HDL assignment warning at acl_stall_free_sink.v(96): truncated value with size 2 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_stall_free_sink.v Line: 96
Info (12128): Elaborating entity "genetic_algorithm_basic_block_7" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_7:genetic_algorithm_basic_block_7" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10239
Warning (10030): Net "local_bb7__inc14" at single_kernel.v(9307) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9307
Warning (10030): Net "local_bb7__do_directly_for_inc13_loopexit_select" at single_kernel.v(9331) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9331
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_7:genetic_algorithm_basic_block_7|acl_data_fifo:rnode_1to2_bb7_min_fit_fun_addr_012_mux132_acl_ffwd_dest_i32_3_0_reg_2_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9153
Info (12128): Elaborating entity "acl_valid_fifo_counter" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_7:genetic_algorithm_basic_block_7|acl_data_fifo:rnode_1to2_bb7_min_fit_fun_addr_012_mux132_acl_ffwd_dest_i32_3_0_reg_2_fifo|acl_valid_fifo_counter:counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 454
Info (12128): Elaborating entity "acl_data_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_7:genetic_algorithm_basic_block_7|acl_data_fifo:rcnode_2to3_rc0_bb7__inc14_0_reg_3_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 9409
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_7:genetic_algorithm_basic_block_7|acl_data_fifo:rcnode_2to3_rc0_bb7__inc14_0_reg_3_fifo|acl_ll_fifo:fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_data_fifo.v Line: 255
Info (12128): Elaborating entity "genetic_algorithm_basic_block_8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_8:genetic_algorithm_basic_block_8" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10251
Info (12128): Elaborating entity "acl_loop_limiter" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|acl_loop_limiter:loop_limiter_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10263
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(64): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_loop_limiter.v Line: 64
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(65): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_loop_limiter.v Line: 65
Warning (10230): Verilog HDL assignment warning at acl_loop_limiter.v(96): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_loop_limiter.v Line: 96
Info (12128): Elaborating entity "genetic_algorithm_sys_cycle_time" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_sys_cycle_time:system_cycle_time_module" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel.v Line: 10318
Info (12128): Elaborating entity "acl_avm_to_ic" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_avm_to_ic:local_mem_system_aspace6.local_mem_group[0].master[0].avm_to_ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 663
Info (12128): Elaborating entity "acl_mem1x" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 716
Info (12128): Elaborating entity "_acl_mem1x_shiftreg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|_acl_mem1x_shiftreg:readatavalid_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 93
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 197
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 197
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 197
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M20K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr23.tdf
    Info (12023): Found entity 1: altsyncram_gr23 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_gr23.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gr23" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace6.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_gr23:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "byteena_b" is defined but never used. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_gr23.tdf Line: 35
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_gr23.tdf Line: 38
Warning (287013): Variable or input pin "wren_b" is defined but never used. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_gr23.tdf Line: 42
Info (12128): Elaborating entity "acl_ic_local_mem_router" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_ic_local_mem_router:local_mem_system_aspace6.local_mem_group[0].router[0].router" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 776
Info (12128): Elaborating entity "single_kernel_system_interconnect_0" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 852
Warning (10230): Verilog HDL assignment warning at single_kernel_system.v(1384): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1384
Info (12128): Elaborating entity "acl_ic_master_intf" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_intf:m[0].m_intf" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1365
Warning (12158): Entity "acl_ic_master_intf" contains only dangling pins File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1365
Info (12128): Elaborating entity "acl_arb_intf" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_arb_intf:m[0].arb_intf" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1373
Warning (12158): Entity "acl_arb_intf" contains only dangling pins File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1373
Info (12128): Elaborating entity "acl_ic_wrp_intf" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_wrp_intf:m[0].wrp_intf" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1377
Warning (12158): Entity "acl_ic_wrp_intf" contains only dangling pins File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1377
Info (12128): Elaborating entity "acl_ic_rrp_intf" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_rrp_intf:m[0].rrp_intf" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1382
Warning (12158): Entity "acl_ic_rrp_intf" contains only dangling pins File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1382
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1404
Info (12128): Elaborating entity "acl_ic_slave_endpoint" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1478
Info (12128): Elaborating entity "acl_ic_slave_wrp" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 130
Info (12128): Elaborating entity "acl_ic_slave_rrp" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_0:local_mem_system_aspace6.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 157
Info (12128): Elaborating entity "single_kernel_system_interconnect_1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_1:local_mem_system_aspace6.local_mem_group[0].port2bank0[0].data_ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 937
Warning (10230): Verilog HDL assignment warning at single_kernel_system.v(1575): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1575
Info (12128): Elaborating entity "acl_mem1x" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1064
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 197
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 197
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_mem1x.v Line: 197
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M20K"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pe33.tdf
    Info (12023): Found entity 1: altsyncram_pe33 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pe33.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pe33" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|acl_mem1x:local_mem_system_aspace7.local_mem_group[0].bank[0].mem0|altsyncram:block_n[0].altsyncram_component|altsyncram_pe33:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "single_kernel_system_interconnect_2" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1212
Warning (10230): Verilog HDL assignment warning at single_kernel_system.v(1767): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1767
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[0].m_endp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1787
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(53): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 53
Info (12128): Elaborating entity "acl_ic_master_endpoint" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_ic_master_endpoint:m[1].m_endp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1787
Warning (10230): Verilog HDL assignment warning at acl_ic_master_endpoint.v(53): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 53
Info (12128): Elaborating entity "acl_ic_slave_endpoint" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1861
Info (12128): Elaborating entity "acl_ic_slave_wrp" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_wrp:wrp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 130
Warning (10665): Bidirectional port "m_intf.req.id[0]" at acl_ic_slave_wrp.v(37) has a one-way connection to bidirectional port "wrp_intf.id[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_wrp.v Line: 37
Info (12128): Elaborating entity "acl_ic_slave_rrp" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_endpoint.v Line: 157
Warning (10230): Verilog HDL assignment warning at acl_ic_slave_rrp.v(193): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 193
Info (12128): Elaborating entity "acl_ll_fifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_ic_slave_rrp.v Line: 132
Info (12128): Elaborating entity "acl_arb2" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_arb2:a[0].a" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1928
Info (12128): Elaborating entity "acl_arb_pipeline_reg" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_arb_pipeline_reg:dp[0].dp" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 1969
Warning (10665): Bidirectional port "in_intf.req.enable" at acl_arb2.v(302) has a one-way connection to bidirectional port "out_intf.req.enable" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb2.v Line: 302
Info (12128): Elaborating entity "acl_arb_data" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|single_kernel_system_interconnect_2:local_mem_system_aspace7.local_mem_group[0].port1bank0[0].data_ic|acl_arb_pipeline_reg:dp[0].dp|acl_arb_data:pipe_r" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb2.v Line: 312
Warning (12158): Entity "acl_arb_data" contains only dangling pins File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/acl_arb2.v Line: 312
Info (12128): Elaborating entity "acl_start_signal_chain_element" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|acl_start_signal_chain_element:genetic_algorithm_start_elem_inst_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 316
Info (12128): Elaborating entity "lsu_ic_top" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/single_kernel_system.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(106): object "o_id" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 106
Info (12128): Elaborating entity "lsu_swdimm_token_ring" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 244
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(2106): object "rd_data" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2106
Info (12128): Elaborating entity "lsu_token_ring" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2173
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(1882): object "to_avm_port_num" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1882
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(1700): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1700
Warning (10034): Output port "o_id[0][0]" at lsu_ic_top.v(1425) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1425
Warning (10034): Output port "o_id[1][0]" at lsu_ic_top.v(1425) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1425
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rd_data" into its bus
Info (12128): Elaborating entity "lsu_n_token" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1622
Warning (10034): Output port "o_ext_waitrequest" at lsu_ic_top.v(472) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 472
Warning (10034): Output port "o_avm_byteenable" at lsu_ic_top.v(541) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 541
Warning (10034): Output port "o_active[0]" at lsu_ic_top.v(487) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 487
Warning (10034): Output port "o_avm_writedata" at lsu_ic_top.v(549) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 549
Warning (10034): Output port "o_avm_write" at lsu_ic_top.v(544) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 544
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_burstcount" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_writedata" into its bus
Info (12128): Elaborating entity "lsu_n_fast" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 613
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(833): object "ext_req" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 833
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(856): truncated value with size 608 to match size of target (32) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 856
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(934): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 934
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(976): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 976
Warning (10034): Output port "o_avm_writedata" at lsu_ic_top.v(826) has no driver File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 826
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1656
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1656
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1656
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "30"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "505"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_epg1.tdf
    Info (12023): Found entity 1: scfifo_epg1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_epg1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_epg1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6be1.tdf
    Info (12023): Found entity 1: a_dpfifo_6be1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_6be1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_epg1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1s1.tdf
    Info (12023): Found entity 1: altsyncram_t1s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_t1s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t1s1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo|altsyncram_t1s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_am8.tdf
    Info (12023): Found entity 1: cmpr_am8 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cmpr_am8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_am8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo|cmpr_am8:almost_full_comparer" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_am8" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo|cmpr_am8:two_comparison" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nhb.tdf
    Info (12023): Found entity 1: cntr_nhb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_nhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_nhb" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo|cntr_nhb:rd_ptr_msb" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4i7.tdf
    Info (12023): Found entity 1: cntr_4i7 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_4i7.tdf Line: 26
Info (12128): Elaborating entity "cntr_4i7" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo|cntr_4i7:usedw_counter" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohb.tdf
    Info (12023): Found entity 1: cntr_ohb File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/cntr_ohb.tdf Line: 26
Info (12128): Elaborating entity "cntr_ohb" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|scfifo_epg1:auto_generated|a_dpfifo_6be1:dpfifo|cntr_ohb:wr_ptr" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_6be1.tdf Line: 58
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1727
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1727
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1727
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "606"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "almost_full_value" = "503"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5rg1.tdf
    Info (12023): Found entity 1: scfifo_5rg1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_5rg1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_5rg1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_5rg1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_vce1.tdf
    Info (12023): Found entity 1: a_dpfifo_vce1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_vce1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_vce1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_5rg1:auto_generated|a_dpfifo_vce1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_5rg1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f5s1.tdf
    Info (12023): Found entity 1: altsyncram_f5s1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_f5s1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f5s1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|scfifo_5rg1:auto_generated|a_dpfifo_vce1:dpfifo|altsyncram_f5s1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_vce1.tdf Line: 46
Info (12128): Elaborating entity "lsu_n_token" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1849
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(644): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 644
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(659): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 659
Warning (10030): Net "ci_writedata[0][0]" at lsu_ic_top.v(572) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 572
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_id" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_byteenable" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_burstcount" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ci_writedata" into its bus
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 704
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(399): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 399
Warning (10240): Verilog HDL Always Construct warning at lsu_ic_top.v(393): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 393
Info (12128): Elaborating entity "lsu_ic_token" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 704
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(399): truncated value with size 32 to match size of target (1) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 399
Warning (10240): Verilog HDL Always Construct warning at lsu_ic_top.v(393): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 393
Info (12128): Elaborating entity "lsu_rd_back" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 1983
Warning (10858): Verilog HDL warning at lsu_ic_top.v(2495): object port_num used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2495
Warning (10858): Verilog HDL warning at lsu_ic_top.v(2499): object rd_data_en used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2499
Warning (10858): Verilog HDL warning at lsu_ic_top.v(2499): object data_empty used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2499
Warning (10858): Verilog HDL warning at lsu_ic_top.v(2500): object data_out used but never assigned File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2500
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(2501): object "R_rd_port_num" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2501
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(2505): object "data_to_ic_en" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2505
Warning (10036): Verilog HDL or VHDL warning at lsu_ic_top.v(2506): object "R_o_avm_burstcnt" assigned a value but never read File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2506
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(2554): truncated value with size 32 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2554
Warning (10240): Verilog HDL Always Construct warning at lsu_ic_top.v(2605): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2605
Warning (10230): Verilog HDL assignment warning at lsu_ic_top.v(2630): truncated value with size 6 to match size of target (5) File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2630
Warning (10030): Net "rd_data_en[0]" at lsu_ic_top.v(2499) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2499
Warning (10030): Net "data_empty[0]" at lsu_ic_top.v(2499) has no driver or initial value, using a default initial value '0' File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2499
Info (12128): Elaborating entity "scfifo" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2691
Info (12130): Elaborated megafunction instantiation "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2691
Info (12133): Instantiated megafunction "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo" with the following parameter: File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_ic_top.v Line: 2691
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "almost_full_value" = "505"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0og1.tdf
    Info (12023): Found entity 1: scfifo_0og1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_0og1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_0og1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_0og1:auto_generated" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_o9e1.tdf
    Info (12023): Found entity 1: a_dpfifo_o9e1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_o9e1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_o9e1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_0og1:auto_generated|a_dpfifo_o9e1:dpfifo" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/scfifo_0og1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vr1.tdf
    Info (12023): Found entity 1: altsyncram_1vr1 File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1vr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1vr1" for hierarchy "system:system_inst|single_kernel_system:single_kernel_system|lsu_ic_top:lsu_ic_top|lsu_swdimm_token_ring:GEN_SW_DIMM.lsu_ic|lsu_token_ring:lsu_token_ring|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|scfifo:port_num_fifo|scfifo_0og1:auto_generated|a_dpfifo_o9e1:dpfifo|altsyncram_1vr1:FIFOram" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/a_dpfifo_o9e1.tdf Line: 46
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 369
Info (12128): Elaborating entity "system_mm_interconnect_1" for hierarchy "system:system_inst|system_mm_interconnect_1:mm_interconnect_1" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 395
Info (12128): Elaborating entity "system_mm_interconnect_3" for hierarchy "system:system_inst|system_mm_interconnect_3:mm_interconnect_3" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 420
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_translator:acl_iface_kernel_cra_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_mm_interconnect_3.v Line: 104
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:cra_root_cra_slave_translator" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_mm_interconnect_3.v Line: 168
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:system_inst|system_irq_mapper:irq_mapper" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/system.v Line: 427
Warning (12010): Port "data_in" on the entity instantiation of "req_fifo" is connected to a signal of width 576. The formal width of the signal in the module is 588.  The extra bits will be driven by GND. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1535
Warning (12030): Port "data_out" on the entity instantiation of "req_fifo" is connected to a signal of width 576. The formal width of the signal in the module is 588.  The extra bits will be left dangling without any fan-out logic. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1535
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[63]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[62]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[61]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[60]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[59]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[58]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[57]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[56]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[55]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[54]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[53]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[52]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[51]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[50]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[49]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[48]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[47]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[46]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[45]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[44]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[43]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[42]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[41]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[40]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[39]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[38]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[37]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[36]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[35]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[34]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[33]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[32]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 91
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[31]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[30]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[29]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[28]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[27]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[26]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[25]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[24]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[23]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[22]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[21]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[20]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[19]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[18]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[17]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[16]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[15]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[14]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[13]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[12]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[11]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[10]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[9]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[8]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[7]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[6]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[5]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[4]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[3]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[2]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_kernel_interface:kernel_interface|mm_interconnect_1_mem_org_mode_s_readdata[1]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_kernel_interface.v Line: 97
Warning (12030): Port "extclk" on the entity instantiation of "stratixv_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 1169
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[31]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[30]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[29]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[28]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[27]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[26]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[25]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[24]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[23]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[22]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[21]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[20]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[19]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[18]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[17]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[16]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[15]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[14]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[13]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[12]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[11]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[10]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[9]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[8]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[7]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[6]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[5]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[4]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[3]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[2]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_sw_reset_s_readdata[1]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 62
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[31]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[30]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[29]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[28]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[27]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[26]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[25]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[24]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[23]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[22]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[21]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[20]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[19]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[18]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[17]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[16]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[15]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[14]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[13]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[12]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[11]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[10]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[9]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[8]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[7]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[6]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[5]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[4]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[3]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[2]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|mm_interconnect_0_pll_lock_avs_0_s_readdata[1]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v Line: 68
Warning (12020): Port "bg_to_lmr" on the entity instantiation of "gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v Line: 584
Warning (12020): Port "bg_to_lmr" on the entity instantiation of "gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v Line: 584
Warning (12020): Port "address_a" on the entity instantiation of "tx_cpl_buff" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 490
Warning (12020): Port "address_b" on the entity instantiation of "tx_cpl_buff" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 490
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|cplbuff_wraddr[8]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 180
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|cplbuff_wraddr[7]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 180
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|cplbuff_rdaddr[8]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 203
    Warning (12110): Net "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|cplbuff_rdaddr[7]" is missing source, defaulting to GND File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/system/synthesis/submodules/altpciexpav128_tx.v Line: 203
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12213): Partition "system_acl_iface:acl_iface" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 40
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 72
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[8]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[9]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[10]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[11]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 392
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[576]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18472
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[577]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18504
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[578]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18536
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[579]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18568
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[580]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18600
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[581]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18632
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[582]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18664
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[583]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18696
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[584]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18728
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[585]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18760
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[586]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18792
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|lsu_top:lsu_local_bb6_st_c0_exe1182|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[587]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18824
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 40
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 72
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[16]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 552
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[17]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[18]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[19]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[20]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[21]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[22]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[23]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[24]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 808
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[25]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 840
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[26]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 872
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[27]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 904
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[28]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 936
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[29]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 968
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[30]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1000
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[31]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1032
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[32]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1064
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[33]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1096
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[34]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1128
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[35]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1160
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[36]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1192
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[37]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1224
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[38]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1256
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[39]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1288
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[40]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1320
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[41]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1352
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[42]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1384
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[43]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1416
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[44]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1448
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[45]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1480
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[46]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1512
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[47]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1544
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[48]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1576
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[49]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1608
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[50]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1640
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[51]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1672
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[52]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1704
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[53]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1736
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[54]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1768
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[55]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1800
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[56]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1832
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[57]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1864
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[58]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1896
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[59]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1928
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[60]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1960
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[61]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1992
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[62]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 2024
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[63]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 2056
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[96]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3112
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[97]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3144
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[98]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3176
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[99]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3208
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[100]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3240
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[101]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3272
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[102]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3304
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[103]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3336
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[104]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3368
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[105]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3400
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[106]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3432
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[107]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3464
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[108]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3496
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[109]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3528
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[110]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3560
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[111]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3592
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[112]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3624
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[113]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3656
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[114]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3688
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[115]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3720
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[116]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3752
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[117]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3784
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[118]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3816
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[119]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3848
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[120]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3880
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[121]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3912
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[122]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3944
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[123]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3976
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[124]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4008
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[125]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4040
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[126]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4072
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[127]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[129]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[130]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[131]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[132]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[133]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[134]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[135]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[136]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4392
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[137]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4424
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[138]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4456
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[139]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4488
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[140]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4520
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[141]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4552
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[142]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[143]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[144]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[145]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[146]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[147]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[148]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[149]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4808
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[150]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4840
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[151]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4872
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[152]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4904
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[153]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4936
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[154]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4968
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[155]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5000
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[156]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5032
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[157]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5064
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[158]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5096
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[159]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5128
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[160]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5160
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[161]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5192
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[162]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5224
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[163]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5256
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[164]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5288
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[165]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5320
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[166]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5352
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[167]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5384
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[168]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5416
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[169]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5448
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[170]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5480
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[171]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5512
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[172]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5544
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[173]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5576
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[174]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5608
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[175]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5640
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[176]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5672
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[177]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5704
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[178]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5736
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[179]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5768
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[180]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5800
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[181]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5832
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[182]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5864
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[183]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5896
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[184]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5928
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[185]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5960
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[186]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5992
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[187]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6024
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[188]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6056
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[189]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6088
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[190]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6120
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_6:genetic_algorithm_basic_block_6|acl_stall_free_sink:local_bb6_c0_exit181_c0_exi3180_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[191]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6152
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 40
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 72
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[8]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[9]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[10]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_rih1:auto_generated|a_dpfifo_lle1:dpfifo|altsyncram_rur1:FIFOram|q_b[11]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_rur1.tdf Line: 392
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[576]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18472
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[577]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18504
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[578]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18536
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[579]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18568
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[580]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18600
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[581]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18632
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[582]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18664
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[583]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18696
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[584]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18728
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[585]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18760
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[586]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18792
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|lsu_top:lsu_local_bb4_st_c0_exe1171|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_nkh1:auto_generated|a_dpfifo_hne1:dpfifo|altsyncram_j2s1:FIFOram|q_b[587]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_j2s1.tdf Line: 18824
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 40
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 72
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[16]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 552
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[17]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[18]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[19]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[20]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[21]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[22]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[23]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[24]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 808
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[25]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 840
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[26]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 872
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[27]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 904
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[28]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 936
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[29]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 968
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[30]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1000
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[31]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1032
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[32]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1064
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[33]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1096
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[34]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1128
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[35]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1160
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[36]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1192
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[37]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1224
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[38]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1256
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[39]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1288
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[40]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1320
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[41]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1352
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[42]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1384
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[43]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1416
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[44]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1448
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[45]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1480
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[46]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1512
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[47]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1544
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[48]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1576
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[49]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1608
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[50]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1640
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[51]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1672
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[52]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1704
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[53]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1736
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[54]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1768
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[55]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1800
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[56]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1832
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[57]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1864
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[58]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1896
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[59]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1928
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[60]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1960
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[61]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 1992
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[62]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 2024
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[63]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 2056
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[96]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3112
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[97]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3144
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[98]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3176
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[99]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3208
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[100]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3240
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[101]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3272
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[102]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3304
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[103]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3336
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[104]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3368
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[105]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3400
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[106]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3432
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[107]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3464
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[108]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3496
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[109]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3528
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[110]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3560
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[111]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3592
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[112]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3624
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[113]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3656
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[114]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3688
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[115]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3720
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[116]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3752
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[117]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3784
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[118]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3816
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[119]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3848
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[120]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3880
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[121]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3912
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[122]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3944
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[123]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 3976
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[124]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4008
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[125]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4040
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[126]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4072
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[127]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[128]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[129]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[130]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[131]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[132]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[133]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[134]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[135]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[137]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4424
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[138]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4456
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[139]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4488
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[140]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4520
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[141]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4552
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[142]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[143]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[144]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[145]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[146]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[147]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[148]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[149]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4808
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[150]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4840
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[151]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4872
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[152]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4904
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[153]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4936
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[154]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 4968
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[155]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5000
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[156]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5032
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[157]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5064
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[158]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5096
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[159]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5128
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[160]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5160
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[161]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5192
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[162]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5224
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[163]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5256
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[164]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5288
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[165]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5320
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[166]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5352
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[167]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5384
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[168]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5416
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[169]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5448
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[170]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5480
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[171]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5512
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[172]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5544
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[173]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5576
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[174]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5608
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[175]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5640
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[176]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5672
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[177]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5704
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[178]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5736
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[179]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5768
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[180]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5800
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[181]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5832
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[182]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5864
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[183]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5896
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[184]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5928
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[185]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5960
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[186]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 5992
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[187]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6024
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[188]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6056
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[189]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6088
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[190]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6120
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_4:genetic_algorithm_basic_block_4|acl_stall_free_sink:local_bb4_c0_exit170_c0_exi4169_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_fkh1:auto_generated|a_dpfifo_9ne1:dpfifo|altsyncram_32s1:FIFOram|q_b[191]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_32s1.tdf Line: 6152
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 40
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 72
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[8]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[9]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[10]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[11]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 392
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[12]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 424
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[13]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 456
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[14]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 488
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[15]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 520
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[17]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[18]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[19]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[20]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[21]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[22]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|genetic_algorithm_top_wrapper_0:genetic_algorithm_inst_0|genetic_algorithm_function_wrapper:kernel|genetic_algorithm_function:genetic_algorithm_function_inst0|genetic_algorithm_basic_block_3:genetic_algorithm_basic_block_3|acl_stall_free_sink:local_bb3_c0_exit160_c0_exi2159_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_pih1:auto_generated|a_dpfifo_jle1:dpfifo|altsyncram_nur1:FIFOram|q_b[23]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_nur1.tdf Line: 776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 40
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 72
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[8]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[9]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[10]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[11]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 392
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[12]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 424
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[13]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 456
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[14]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 488
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[15]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 520
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[16]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 552
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[17]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[18]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[19]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[20]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[21]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[22]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[23]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[24]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 808
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[25]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 840
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[26]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 872
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[27]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 904
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[28]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 936
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[29]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 968
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[30]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1000
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[31]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1032
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[32]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1064
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[33]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1096
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[34]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1128
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[35]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1160
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[36]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1192
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[37]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1224
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[38]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1256
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[39]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1288
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[40]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1320
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[41]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1352
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[42]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1384
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[43]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1416
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[44]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1448
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[45]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1480
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[46]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1512
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[47]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1544
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[48]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1576
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[49]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1608
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[50]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1640
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[51]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1672
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[52]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1704
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[53]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1736
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[54]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1768
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[55]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1800
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[56]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1832
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[57]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1864
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[58]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1896
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[59]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1928
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[60]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1960
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[61]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 1992
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[62]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2024
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[63]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2056
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[64]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2088
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[65]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2120
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[66]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2152
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[67]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2184
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[68]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2216
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[69]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2248
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[70]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2280
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[71]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2312
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[72]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2344
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[73]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2376
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[74]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2408
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[75]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2440
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[76]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2472
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[77]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2504
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[78]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2536
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[79]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2568
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[80]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2600
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[81]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2632
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[82]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2664
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[83]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2696
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[84]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2728
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[85]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2760
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[86]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2792
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[87]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2824
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[88]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2856
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[89]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2888
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[90]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2920
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[91]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2952
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[92]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 2984
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[93]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3016
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[94]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3048
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[95]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3080
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[96]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3112
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[97]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3144
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[98]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3176
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[99]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3208
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[100]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3240
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[101]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3272
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[102]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3304
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[103]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3336
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[104]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3368
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[105]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3400
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[106]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3432
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[107]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3464
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[108]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3496
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[109]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3528
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[110]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3560
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[111]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3592
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[112]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3624
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[113]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3656
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[114]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3688
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[115]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3720
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[116]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3752
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[117]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3784
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[118]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3816
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[119]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3848
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[120]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3880
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[121]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3912
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[122]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3944
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[123]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 3976
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[124]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4008
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[125]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4040
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[126]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4072
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[127]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4104
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[128]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4136
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[129]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4168
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[130]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4200
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[131]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4232
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[132]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4264
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[133]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4296
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[134]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4328
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[135]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4360
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[136]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4392
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[137]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4424
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[138]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4456
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[139]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4488
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[140]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4520
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[141]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4552
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[142]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4584
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[143]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4616
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[144]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4648
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[145]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4680
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[146]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4712
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[147]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4744
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[148]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4776
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[149]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4808
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[150]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4840
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[151]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4872
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[152]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4904
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[153]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4936
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[154]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 4968
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[155]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5000
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[156]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5032
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[157]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5064
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[158]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5096
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[159]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5128
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[160]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5160
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[161]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5192
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[162]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5224
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[163]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5256
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[164]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5288
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[165]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5320
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[166]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5352
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[167]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5384
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[168]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5416
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[169]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5448
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[170]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5480
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[171]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5512
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[172]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5544
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[173]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5576
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[174]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5608
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[175]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5640
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[176]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5672
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[177]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5704
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[178]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5736
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[179]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5768
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[180]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5800
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[181]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5832
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[182]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5864
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[183]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5896
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[184]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5928
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[185]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5960
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[186]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 5992
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[187]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 6024
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[188]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 6056
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[189]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 6088
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[190]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 6120
        Warning (14320): Synthesized away node "system:system_inst|single_kernel_system:single_kernel_system|acl_id_iterator:genetic_algorithm_id_iter_inst_0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_qih1:auto_generated|a_dpfifo_kle1:dpfifo|altsyncram_pur1:FIFOram|q_b[191]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pur1.tdf Line: 6152
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd" File: /opt/intelFPGA16.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[512]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16424
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[513]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16456
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[514]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16488
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[515]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16520
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[516]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16552
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[517]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16584
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[518]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16616
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[519]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16648
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[520]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16680
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[521]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16712
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[522]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16744
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[523]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16776
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[524]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16808
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[525]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16840
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[526]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16872
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_ebb1:auto_generated|a_dpfifo_lhb1:dpfifo|altsyncram_n5s1:FIFOram|q_b[527]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_n5s1.tdf Line: 16904
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[512]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16424
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[513]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16456
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[514]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16488
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[515]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16520
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[516]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16552
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[517]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16584
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[518]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16616
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[519]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16648
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[520]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16680
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[521]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16712
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[522]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16744
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[523]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16776
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[524]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16808
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[525]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16840
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[526]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16872
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[527]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16904
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[528]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16936
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[529]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 16968
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[530]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 17000
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[531]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 17032
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[532]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 17064
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[533]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 17096
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[534]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 17128
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_dbb1:auto_generated|a_dpfifo_khb1:dpfifo|altsyncram_l5s1:FIFOram|q_b[535]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_l5s1.tdf Line: 17160
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[0]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 39
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[1]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 74
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[2]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 109
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[3]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 144
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[4]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 179
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[5]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 214
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[6]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 249
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[7]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 284
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[8]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 319
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[9]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 354
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[10]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 389
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[11]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 424
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[12]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 459
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[13]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 494
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[14]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 529
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[15]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 564
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[16]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 599
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[17]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 634
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[18]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 669
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[19]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 704
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[20]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 739
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[21]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 774
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[22]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 809
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[23]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 844
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[24]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 879
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[25]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 914
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[26]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 949
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[27]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 984
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[28]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1019
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[29]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1054
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[30]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1089
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[31]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1124
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[84]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2979
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[85]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3014
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[86]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3049
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[87]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3084
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[88]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3119
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[89]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3154
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[90]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3189
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[91]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3224
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[92]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3259
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[93]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3294
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[94]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3329
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[95]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3364
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[112]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3959
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[113]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3994
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[114]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4029
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[115]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4064
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[116]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4099
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[117]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4134
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[118]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4169
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[119]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4204
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[120]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4239
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[121]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4274
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[122]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4309
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[123]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4344
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[124]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4379
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[125]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4414
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[126]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4449
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[127]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4484
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[128]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[129]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4554
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[130]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4589
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[131]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4624
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[132]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4659
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[133]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4694
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[134]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4729
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[135]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4764
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[136]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4799
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[137]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4834
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[138]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4869
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[139]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4904
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[140]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4939
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[141]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4974
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[142]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5009
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[143]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5044
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[144]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5079
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[145]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5114
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[146]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5149
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[147]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5184
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[148]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5219
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[149]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5254
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[150]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5289
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[151]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5324
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[152]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5359
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[153]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5394
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[154]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5429
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[155]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5464
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[156]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5499
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[157]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5534
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[158]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5569
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[159]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5604
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[160]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5639
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[161]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5674
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[162]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5709
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[163]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5744
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[164]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5779
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[165]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5814
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[166]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5849
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[167]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5884
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[168]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5919
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[169]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5954
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[170]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5989
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[171]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6024
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[172]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6059
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[173]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6094
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[174]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6129
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[175]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6164
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[176]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6199
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[177]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6234
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[178]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6269
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[179]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6304
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[180]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6339
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[181]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6374
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[182]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6409
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[183]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6444
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[184]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6479
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[185]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6514
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[186]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6549
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[187]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6584
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[188]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6619
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[189]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6654
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[190]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6689
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[191]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6724
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[194]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6829
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[195]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6864
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[196]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6899
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[197]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6934
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[198]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6969
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[199]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7004
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[200]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7039
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[201]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7074
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[202]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7109
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[203]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7144
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[204]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7179
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[205]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7214
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[206]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7249
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[207]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7284
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[208]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7319
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[209]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7354
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[210]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7389
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[211]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7424
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[212]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7459
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[213]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7494
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[214]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7529
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[215]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7564
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[216]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7599
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[217]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7634
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[218]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7669
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[219]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7704
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[220]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7739
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[221]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7774
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[222]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7809
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[223]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7844
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[224]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7879
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[225]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7914
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[226]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7949
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[227]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7984
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[228]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8019
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[229]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8054
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[230]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8089
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[231]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8124
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[232]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8159
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[233]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8194
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[234]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8229
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[237]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8334
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[239]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8404
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[240]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8439
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[241]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8474
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[242]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8509
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[243]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8544
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[244]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8579
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[245]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8614
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[246]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8649
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[247]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8684
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[248]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8719
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[249]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8754
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[250]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8789
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[251]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8824
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[252]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8859
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[253]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8894
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[254]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8929
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[255]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8964
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[32]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1159
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[33]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1194
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[34]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1229
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[35]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1264
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[36]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1299
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[37]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1334
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[38]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1369
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[39]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1404
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[40]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1439
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[41]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1474
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[42]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1509
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[43]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1544
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[44]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1579
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[45]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1614
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[46]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1649
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[47]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1684
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[48]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1719
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[49]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1754
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[50]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1789
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[51]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1824
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[52]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1859
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[53]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1894
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[54]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1929
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[55]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1964
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[56]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 1999
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[57]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2034
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[58]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2069
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[59]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2104
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[60]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2139
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[61]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2174
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[62]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2209
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[63]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2244
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[84]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 2979
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[85]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3014
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[86]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3049
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[87]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3084
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[88]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3119
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[89]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3154
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[90]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3189
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[91]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3224
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[92]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3259
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[93]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3294
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[94]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3329
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[95]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3364
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[112]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3959
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[113]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 3994
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[114]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4029
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[115]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4064
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[116]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4099
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[117]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4134
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[118]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4169
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[119]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4204
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[120]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4239
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[121]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4274
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[122]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4309
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[123]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4344
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[124]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4379
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[125]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4414
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[126]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4449
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[127]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4484
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[128]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4519
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[129]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4554
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[130]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4589
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[131]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4624
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[132]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4659
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[133]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4694
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[134]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4729
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[135]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4764
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[136]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4799
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[137]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4834
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[138]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4869
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[139]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4904
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[140]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4939
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[141]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 4974
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[142]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5009
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[143]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5044
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[144]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5079
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[145]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5114
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[146]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5149
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[147]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5184
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[148]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5219
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[149]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5254
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[150]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5289
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[151]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5324
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[152]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5359
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[153]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5394
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[154]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5429
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[155]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5464
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[156]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5499
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[157]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5534
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[158]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5569
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[159]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5604
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[162]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5709
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[163]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5744
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[164]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5779
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[165]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5814
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[166]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5849
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[167]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5884
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[168]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5919
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[169]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5954
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[170]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 5989
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[171]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6024
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[172]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6059
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[173]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6094
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[174]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6129
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[175]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6164
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[176]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6199
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[177]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6234
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[178]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6269
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[179]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6304
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[180]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6339
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[181]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6374
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[182]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6409
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[183]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6444
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[184]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6479
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[185]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6514
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[186]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6549
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[187]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6584
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[188]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6619
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[189]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6654
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[190]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6689
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[191]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6724
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[192]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6759
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[193]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6794
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[194]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6829
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[195]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6864
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[196]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6899
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[197]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6934
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[198]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 6969
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[199]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7004
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[200]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7039
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[201]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7074
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[202]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7109
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[203]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7144
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[204]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7179
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[205]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7214
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[206]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7249
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[207]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7284
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[208]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7319
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[209]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7354
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[210]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7389
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[211]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7424
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[212]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7459
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[213]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7494
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[214]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7529
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[215]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7564
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[216]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7599
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[217]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7634
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[218]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7669
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[219]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7704
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[220]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7739
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[221]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7774
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[222]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7809
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[223]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 7844
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[232]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8159
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[233]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8194
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[235]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8264
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[236]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8299
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[237]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8334
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[238]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8369
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[239]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8404
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[249]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8754
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[250]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8789
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[251]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8824
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[252]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8859
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[253]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8894
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[254]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8929
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|system_acl_iface_dma_0:dma_0|system_acl_iface_dma_0_dma:dma|dispatcher:modular_sgdma_dispatcher_0|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_1nn1:auto_generated|q_b[255]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_1nn1.tdf Line: 8964
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo|scfifo_rie1:auto_generated|a_dpfifo_2pe1:dpfifo|altsyncram_pvr1:FIFOram|q_b[68]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pvr1.tdf Line: 2216
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo|scfifo_rie1:auto_generated|a_dpfifo_2pe1:dpfifo|altsyncram_pvr1:FIFOram|q_b[69]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pvr1.tdf Line: 2248
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:rd_bypass_fifo|scfifo_rie1:auto_generated|a_dpfifo_2pe1:dpfifo|altsyncram_pvr1:FIFOram|q_b[98]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_pvr1.tdf Line: 3176
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_tx:tx|scfifo:txcmd_fifo|scfifo_mie1:auto_generated|a_dpfifo_toe1:dpfifo|altsyncram_fvr1:FIFOram|q_b[98]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_fvr1.tdf Line: 3176
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altsyncram:cpl_ram|altsyncram_bg02:auto_generated|q_b[128]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_bg02.tdf Line: 4006
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|altsyncram_3vr1:FIFOram|q_b[8]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_3vr1.tdf Line: 296
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|scfifo:pndgtxrd_fifo|scfifo_t3e1:auto_generated|a_dpfifo_4ae1:dpfifo|altsyncram_3vr1:FIFOram|q_b[9]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_3vr1.tdf Line: 328
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|altsyncram_b2s1:FIFOram|q_b[153]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_b2s1.tdf Line: 4936
        Warning (14320): Synthesized away node "system:system_inst|system_acl_iface:acl_iface|altpcie_sv_hip_avmm_hwtcl:pcie|altpciexpav128_app:avalon_bridge|altpciexpav128_rx:rx|altpciexpav128_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_h5e1:auto_generated|a_dpfifo_obe1:dpfifo|altsyncram_b2s1:FIFOram|q_b[154]" File: /home/student/bgl0001/Senior_Design_FPGA/repo/OpenCL/single_kernel/db/altsyncram_b2s1.tdf Line: 4968
Warning