<stg><name>image_filter_Resize_opr_linear</name>


<trans_list>

<trans id="558" from="1" to="2">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="2" to="3">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="3" to="4">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="4" to="5">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="5" to="6">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="6" to="7">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="7" to="8">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="8" to="9">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="9" to="10">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="10" to="11">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="11" to="12">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="12" to="13">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="13" to="14">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="14" to="15">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="15" to="16">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="16" to="17">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="17" to="18">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="18" to="19">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="19" to="20">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="20" to="21">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="21" to="22">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="22" to="23">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="23" to="24">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="24" to="25">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="25" to="26">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="26" to="27">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="27" to="28">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="28" to="29">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="29" to="30">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="30" to="31">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="31" to="32">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="32" to="33">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="33" to="34">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="34" to="35">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="35" to="36">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="36" to="37">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="37" to="38">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="38" to="39">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="39" to="40">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="40" to="41">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="41" to="42">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="42" to="43">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="43" to="44">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="44" to="45">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="45" to="46">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="46" to="47">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="47" to="48">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="48" to="49">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="49" to="50">
<condition id="253">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="50" to="51">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="51" to="52">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="52" to="53">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="53" to="54">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="54" to="55">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="55" to="56">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="56" to="57">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="57" to="58">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="58" to="59">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="59" to="60">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="60" to="61">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="61" to="62">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="62" to="63">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="63" to="64">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="64" to="65">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="65" to="66">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="66" to="67">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="67" to="68">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="68" to="69">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="69" to="70">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="70" to="71">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="71" to="72">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="72" to="73">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="73" to="74">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="74" to="75">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="75" to="76">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="76" to="77">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="77" to="78">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="78" to="79">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="79" to="80">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="80" to="81">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="81" to="82">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="82" to="83">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="83" to="84">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="84" to="85">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="85" to="86">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="86" to="49">
<condition id="445">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="86" to="87">
<condition id="453">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="87" to="88">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="88" to="89">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="89" to="90">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="90" to="91">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="91" to="92">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="92" to="93">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="93" to="50">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge:0  %row_wr = alloca i1

]]></node>
<StgValue><ssdm name="row_wr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge:1  %row_rd = alloca i1

]]></node>
<StgValue><ssdm name="row_rd"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:2  %pre_fx = alloca i16

]]></node>
<StgValue><ssdm name="pre_fx"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:3  %pre_fy = alloca i16

]]></node>
<StgValue><ssdm name="pre_fy"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:4  %x = alloca i16

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:5  %win_val_0_val_1_0 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:6  %win_val_0_val_1_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:7  %win_val_1_val_1_0 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:8  %win_val_1_val_1_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:9  %tmp = alloca i8

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:10  %p_dst_cols_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_dst_cols_V_read)

]]></node>
<StgValue><ssdm name="p_dst_cols_V_read_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:11  %p_dst_rows_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_dst_rows_V_read)

]]></node>
<StgValue><ssdm name="p_dst_rows_V_read_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:12  %p_src_cols_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_src_cols_V_read)

]]></node>
<StgValue><ssdm name="p_src_cols_V_read_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:13  %p_src_rows_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_src_rows_V_read)

]]></node>
<StgValue><ssdm name="p_src_rows_V_read_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:16  %k_buf_val_val_0_0 = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:17  %k_buf_val_val_1_0 = alloca [1921 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
._crit_edge:20  %tmp_s = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_dst_rows_V_read_1, i16 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="43" op_0_bw="43" op_1_bw="11" op_2_bw="32">
<![CDATA[
._crit_edge:21  %tmp_5 = call i43 @_ssdm_op_BitConcatenate.i43.i11.i32(i11 %p_src_rows_V_read_1, i32 0)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="43" op_0_bw="27">
<![CDATA[
._crit_edge:22  %tmp_20_cast_cast = zext i27 %tmp_s to i43

]]></node>
<StgValue><ssdm name="tmp_20_cast_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="47" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
._crit_edge:27  %tmp_7 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_dst_cols_V_read_1, i16 0)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="43" op_0_bw="43" op_1_bw="11" op_2_bw="32">
<![CDATA[
._crit_edge:28  %tmp_8 = call i43 @_ssdm_op_BitConcatenate.i43.i11.i32(i11 %p_src_cols_V_read_1, i32 0)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="43" op_0_bw="27">
<![CDATA[
._crit_edge:29  %tmp_27_cast_cast = zext i27 %tmp_7 to i43

]]></node>
<StgValue><ssdm name="tmp_27_cast_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="47" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:64  store i16 0, i16* %x

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:65  store i16 -10, i16* %pre_fy

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:66  store i16 -10, i16* %pre_fx

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:67  store i1 false, i1* %row_rd

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:68  store i1 false, i1* %row_wr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="46" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="46" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="125" st_id="3" stage="45" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="45" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="44" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="44" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="43" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="43" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="42" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="42" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="41" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="41" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="135" st_id="8" stage="40" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="40" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="39" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="39" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="38" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="38" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="37" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="37" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="36" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="36" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="145" st_id="13" stage="35" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="35" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="147" st_id="14" stage="34" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="34" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="149" st_id="15" stage="33" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="33" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="32" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="32" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="31" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="31" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="155" st_id="18" stage="30" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="30" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="157" st_id="19" stage="29" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="29" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="159" st_id="20" stage="28" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="28" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="27" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="27" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="163" st_id="22" stage="26" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="26" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="165" st_id="23" stage="25" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="25" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="167" st_id="24" stage="24" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="24" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="169" st_id="25" stage="23" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="23" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="171" st_id="26" stage="22" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="22" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="173" st_id="27" stage="21" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="174" st_id="27" stage="21" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="175" st_id="28" stage="20" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="176" st_id="28" stage="20" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="177" st_id="29" stage="19" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="19" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="179" st_id="30" stage="18" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="18" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="17" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="182" st_id="31" stage="17" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="183" st_id="32" stage="16" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="16" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="185" st_id="33" stage="15" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="15" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="187" st_id="34" stage="14" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="188" st_id="34" stage="14" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="189" st_id="35" stage="13" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="190" st_id="35" stage="13" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="191" st_id="36" stage="12" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="192" st_id="36" stage="12" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="193" st_id="37" stage="11" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="194" st_id="37" stage="11" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="195" st_id="38" stage="10" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="196" st_id="38" stage="10" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="197" st_id="39" stage="9" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="198" st_id="39" stage="9" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="199" st_id="40" stage="8" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="200" st_id="40" stage="8" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="201" st_id="41" stage="7" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="202" st_id="41" stage="7" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="203" st_id="42" stage="6" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="204" st_id="42" stage="6" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="205" st_id="43" stage="5" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="206" st_id="43" stage="5" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="207" st_id="44" stage="4" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="208" st_id="44" stage="4" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="209" st_id="45" stage="3" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="45" stage="3" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="211" st_id="46" stage="2" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="212" st_id="46" stage="2" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="213" st_id="47" stage="1" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:23  %tmp_6 = udiv i43 %tmp_5, %tmp_20_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="214" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="43">
<![CDATA[
._crit_edge:24  %row_rate_V = trunc i43 %tmp_6 to i32

]]></node>
<StgValue><ssdm name="row_rate_V"/></StgValue>
</operation>

<operation id="215" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="28" op_0_bw="43">
<![CDATA[
._crit_edge:25  %tmp_11 = trunc i43 %tmp_6 to i28

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="216" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="27" op_0_bw="43">
<![CDATA[
._crit_edge:26  %tmp_33 = trunc i43 %tmp_6 to i27

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="217" st_id="47" stage="1" lat="47">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
._crit_edge:30  %tmp_9 = udiv i43 %tmp_8, %tmp_27_cast_cast

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="218" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="43">
<![CDATA[
._crit_edge:31  %col_rate_V = trunc i43 %tmp_9 to i32

]]></node>
<StgValue><ssdm name="col_rate_V"/></StgValue>
</operation>

<operation id="219" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="28" op_0_bw="43">
<![CDATA[
._crit_edge:32  %tmp_47 = trunc i43 %tmp_9 to i28

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="27" op_0_bw="43">
<![CDATA[
._crit_edge:33  %tmp_50 = trunc i43 %tmp_9 to i27

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="221" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="26" op_0_bw="26" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:34  %p_lshr_f1_cast = call i26 @_ssdm_op_PartSelect.i26.i43.i32.i32(i43 %tmp_6, i32 1, i32 26)

]]></node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="27" op_0_bw="26">
<![CDATA[
._crit_edge:35  %tmp_30_cast_cast = zext i26 %p_lshr_f1_cast to i27

]]></node>
<StgValue><ssdm name="tmp_30_cast_cast"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge:36  %p_Val2_7 = add i27 -32768, %tmp_30_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="20" op_0_bw="20" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:37  %p_Val2_8 = call i20 @_ssdm_op_PartSelect.i20.i27.i32.i32(i27 %p_Val2_7, i32 6, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
._crit_edge:38  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_7, i32 5)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="26" op_0_bw="26" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:41  %p_lshr_f_cast = call i26 @_ssdm_op_PartSelect.i26.i43.i32.i32(i43 %tmp_9, i32 1, i32 26)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="27" op_0_bw="26">
<![CDATA[
._crit_edge:42  %tmp_34_cast_cast = zext i26 %p_lshr_f_cast to i27

]]></node>
<StgValue><ssdm name="tmp_34_cast_cast"/></StgValue>
</operation>

<operation id="228" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge:43  %p_Val2_11 = add i27 -32768, %tmp_34_cast_cast

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="20" op_0_bw="20" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:44  %p_Val2_12 = call i20 @_ssdm_op_PartSelect.i20.i27.i32.i32(i27 %p_Val2_11, i32 6, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
._crit_edge:45  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_11, i32 5)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge:58  %tmp_15 = icmp sgt i28 %tmp_11, 65536

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge:59  %tmp_16 = icmp sgt i28 %tmp_47, 65536

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="233" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
._crit_edge:14  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
._crit_edge:15  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge:18  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([80 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="236" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge:19  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([80 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_s, i32 %rbegin_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="237" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="20" op_0_bw="1">
<![CDATA[
._crit_edge:39  %tmp_1 = zext i1 %tmp_51 to i20

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="238" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:40  %p_Val2_16 = add i20 %tmp_1, %p_Val2_8

]]></node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="239" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="20" op_0_bw="1">
<![CDATA[
._crit_edge:46  %tmp_2 = zext i1 %tmp_52 to i20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="240" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:47  %p_Val2_17 = add i20 %tmp_2, %p_Val2_12

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="241" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:48  %tmp_10 = icmp ugt i11 %p_src_rows_V_read_1, %p_dst_rows_V_read_1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="242" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:49  %tmp_12 = add i11 1, %p_dst_rows_V_read_1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge:50  %rows = select i1 %tmp_10, i11 %p_src_rows_V_read_1, i11 %tmp_12

]]></node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="244" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:51  %tmp_13 = icmp ugt i11 %p_src_cols_V_read_1, %p_dst_cols_V_read_1

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="245" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:52  %tmp_14 = add i11 1, %p_dst_cols_V_read_1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="246" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge:53  %cols = select i1 %tmp_13, i11 %p_src_cols_V_read_1, i11 %tmp_14

]]></node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="247" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:54  %sx = add i11 -1, %p_src_cols_V_read_1

]]></node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="248" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge:55  %tmp_41_cast = zext i11 %sx to i16

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="249" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:56  %sy = add i11 -1, %p_src_rows_V_read_1

]]></node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>

<operation id="250" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge:57  %tmp_42_cast = zext i11 %sy to i16

]]></node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="251" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
._crit_edge:60  %tmp_17 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_16, i6 0)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="26">
<![CDATA[
._crit_edge:61  %tmp_60_cast = sext i26 %tmp_17 to i32

]]></node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="253" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
._crit_edge:62  %tmp_18 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_17, i6 0)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="254" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="26">
<![CDATA[
._crit_edge:63  %tmp_62_cast = sext i26 %tmp_18 to i32

]]></node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="255" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:69  br label %.loopexit5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="256" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.loopexit5:0  %p_Val2_14 = phi i11 [ 0, %._crit_edge ], [ %i, %.preheader772 ]

]]></node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="257" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="12" op_0_bw="11">
<![CDATA[
.loopexit5:1  %i_op_assign_11_cast = zext i11 %p_Val2_14 to i12

]]></node>
<StgValue><ssdm name="i_op_assign_11_cast"/></StgValue>
</operation>

<operation id="258" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit5:2  %exitcond1 = icmp eq i11 %p_Val2_14, %rows

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit5:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1081, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit5:4  %i = add i11 %p_Val2_14, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit5:5  br i1 %exitcond1, label %6, label %.preheader772.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader772.preheader:0  %tmp_19 = add i12 %i_op_assign_11_cast, -1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="263" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="16" op_0_bw="12">
<![CDATA[
.preheader772.preheader:1  %tmp_45_cast = sext i12 %tmp_19 to i16

]]></node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="264" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader772.preheader:2  %tmp_20 = icmp eq i11 %p_Val2_14, 0

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader772.preheader:3  %row_wr_2 = icmp ne i11 %p_Val2_14, 0

]]></node>
<StgValue><ssdm name="row_wr_2"/></StgValue>
</operation>

<operation id="266" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
.preheader772.preheader:4  %tmp_21 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_14, i16 0)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="267" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader772.preheader:5  br label %.preheader772

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="269" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader772:0  %p_Val2_15 = phi i11 [ 0, %.preheader772.preheader ], [ %j, %._crit_edge786 ]

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="12" op_0_bw="11">
<![CDATA[
.preheader772:2  %i_op_assign_cast = zext i11 %p_Val2_15 to i12

]]></node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader772:3  %exitcond = icmp eq i11 %p_Val2_15, %cols

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="272" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader772:5  %j = add i11 %p_Val2_15, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader772:6  br i1 %exitcond, label %.loopexit5, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1823)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="275" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_15, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit, label %._crit_edge776

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="50" stage="31" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="278" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:0  %tmp_23 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_15, i16 0)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="31" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="280" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:50  %tmp_39 = icmp eq i11 %p_Val2_15, 0

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="281" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:69  %col_wr_1 = icmp ne i11 %p_Val2_15, 0

]]></node>
<StgValue><ssdm name="col_wr_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="282" st_id="51" stage="30" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="30" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="284" st_id="52" stage="29" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="29" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="286" st_id="53" stage="28" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="287" st_id="53" stage="28" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="288" st_id="54" stage="27" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="289" st_id="54" stage="27" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="290" st_id="55" stage="26" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="291" st_id="55" stage="26" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="292" st_id="56" stage="25" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="293" st_id="56" stage="25" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="294" st_id="57" stage="24" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="295" st_id="57" stage="24" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="296" st_id="58" stage="23" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="297" st_id="58" stage="23" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="298" st_id="59" stage="22" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="299" st_id="59" stage="22" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="300" st_id="60" stage="21" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="301" st_id="60" stage="21" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="302" st_id="61" stage="20" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="303" st_id="61" stage="20" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="304" st_id="62" stage="19" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="305" st_id="62" stage="19" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="306" st_id="63" stage="18" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="307" st_id="63" stage="18" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="308" st_id="64" stage="17" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="309" st_id="64" stage="17" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="310" st_id="65" stage="16" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="311" st_id="65" stage="16" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="312" st_id="66" stage="15" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="313" st_id="66" stage="15" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="314" st_id="67" stage="14" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="315" st_id="67" stage="14" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="316" st_id="68" stage="13" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="317" st_id="68" stage="13" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="318" st_id="69" stage="12" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="319" st_id="69" stage="12" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="320" st_id="70" stage="11" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="321" st_id="70" stage="11" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="322" st_id="71" stage="10" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="323" st_id="71" stage="10" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="324" st_id="72" stage="9" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="325" st_id="72" stage="9" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="326" st_id="73" stage="8" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="327" st_id="73" stage="8" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="328" st_id="74" stage="7" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="329" st_id="74" stage="7" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="330" st_id="75" stage="6" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="331" st_id="75" stage="6" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="332" st_id="76" stage="5" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="333" st_id="76" stage="5" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="334" st_id="77" stage="4" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="335" st_id="77" stage="4" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="336" st_id="78" stage="3" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="337" st_id="78" stage="3" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="338" st_id="79" stage="2" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="339" st_id="79" stage="2" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="340" st_id="80" stage="1" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_22 = udiv i27 %tmp_21, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="341" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="12" op_0_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:1  %tmp_53 = trunc i27 %tmp_22 to i12

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="342" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:2  br label %._crit_edge776

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_25 = add i12 %i_op_assign_cast, -1

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="344" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="80" stage="1" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_24 = udiv i27 %tmp_23, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="346" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="12" op_0_bw="27">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_54 = trunc i27 %tmp_24 to i12

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="347" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:3  br label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="348" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge776:0  %dy = phi i12 [ %tmp_53, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit ], [ %tmp_19, %0 ]

]]></node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="349" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge776:1  br i1 %tmp_16, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ifconv:0  %dx = phi i12 [ %tmp_54, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27 ], [ %tmp_25, %1 ]

]]></node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="351" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:6  %OP1_V = sext i12 %dy to i32

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="352" st_id="81" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="353" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:9  %OP1_V_3 = sext i12 %dx to i32

]]></node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="354" st_id="81" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_1 = mul i32 %col_rate_V, %OP1_V_3

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="355" st_id="82" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="356" st_id="82" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_1 = mul i32 %col_rate_V, %OP1_V_3

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="357" st_id="83" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="358" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %p_Val2_3 = add i32 %p_Val2_s, %tmp_60_cast

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="359" st_id="83" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_1 = mul i32 %col_rate_V, %OP1_V_3

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="360" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %ret_V_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="361" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="362" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_58 = trunc i32 %p_Val2_3 to i16

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="363" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %p_Val2_2 = add i32 %p_Val2_1, %tmp_62_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="364" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_2, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="365" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="366" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:14  %tmp_56 = trunc i32 %p_Val2_2 to i16

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="367" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %tmp_26 = icmp eq i16 %tmp_56, 0

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="368" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %ret_V_1 = add i16 1, %ret_V

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="369" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:17  %p_6 = select i1 %tmp_26, i16 %ret_V, i16 %ret_V_1

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="370" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:18  %sx_2 = select i1 %tmp_55, i16 %p_6, i16 %ret_V

]]></node>
<StgValue><ssdm name="sx_2"/></StgValue>
</operation>

<operation id="371" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %tmp_27 = icmp eq i16 %tmp_58, 0

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="372" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %ret_V_3 = add i16 1, %ret_V_2

]]></node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="373" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %p_7 = select i1 %tmp_27, i16 %ret_V_2, i16 %ret_V_3

]]></node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="374" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:25  %sy_3 = select i1 %tmp_57, i16 %p_7, i16 %ret_V_2

]]></node>
<StgValue><ssdm name="sy_3"/></StgValue>
</operation>

<operation id="375" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:47  %tmp_38 = icmp sgt i16 %sy_3, %tmp_42_cast

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="376" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %sy_4 = select i1 %tmp_38, i16 %tmp_42_cast, i16 %sy_3

]]></node>
<StgValue><ssdm name="sy_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="377" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:1  %row_wr_load = load i1* %row_wr

]]></node>
<StgValue><ssdm name="row_wr_load"/></StgValue>
</operation>

<operation id="378" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:2  %row_rd_load = load i1* %row_rd

]]></node>
<StgValue><ssdm name="row_rd_load"/></StgValue>
</operation>

<operation id="379" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:3  %pre_fx_load = load i16* %pre_fx

]]></node>
<StgValue><ssdm name="pre_fx_load"/></StgValue>
</operation>

<operation id="380" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:4  %pre_fy_load = load i16* %pre_fy

]]></node>
<StgValue><ssdm name="pre_fy_load"/></StgValue>
</operation>

<operation id="381" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:5  %x_load = load i16* %x

]]></node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="382" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_28 = sext i32 %p_Val2_2 to i33

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="383" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:27  %tmp_29 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sx_2, i16 0)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="384" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_67_cast = sext i32 %tmp_29 to i33

]]></node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="385" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:29  %r_V_3 = sub nsw i33 %tmp_28, %tmp_67_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="386" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:30  %tmp_30 = icmp sgt i33 %r_V_3, 0

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="387" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:31  %tmp_59 = trunc i33 %r_V_3 to i18

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="388" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:34  %tmp_32 = sext i32 %p_Val2_3 to i33

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="389" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:35  %tmp_34 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sy_3, i16 0)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="390" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_73_cast = sext i32 %tmp_34 to i33

]]></node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="391" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:37  %r_V_4 = sub nsw i33 %tmp_32, %tmp_73_cast

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="392" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:38  %tmp_35 = icmp sgt i33 %r_V_4, 0

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="393" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:39  %tmp_60 = trunc i33 %r_V_4 to i18

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="394" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:44  %tmp_37 = icmp sgt i16 %sx_2, %tmp_41_cast

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="395" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:46  %pre_fx_1 = select i1 %tmp_37, i16 %tmp_41_cast, i16 %sx_2

]]></node>
<StgValue><ssdm name="pre_fx_1"/></StgValue>
</operation>

<operation id="396" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:51  %row_wr_1 = icmp eq i16 %sy_4, %tmp_45_cast

]]></node>
<StgValue><ssdm name="row_wr_1"/></StgValue>
</operation>

<operation id="397" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:52  %not_1 = icmp ne i16 %sy_4, %pre_fy_load

]]></node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="398" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:53  %pre_fy_1_sy = select i1 %tmp_20, i16 %pre_fy_load, i16 %sy_4

]]></node>
<StgValue><ssdm name="pre_fy_1_sy"/></StgValue>
</operation>

<operation id="399" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:54  %x_2 = select i1 %tmp_39, i16 0, i16 %x_load

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="400" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %sel_tmp4 = and i1 %tmp_39, %tmp_15

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="401" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:56  %sel_tmp5 = select i1 %sel_tmp4, i16 %pre_fy_load, i16 %pre_fy_1_sy

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="402" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:57  %pre_fy_5 = select i1 %tmp_39, i16 %sel_tmp5, i16 %pre_fy_load

]]></node>
<StgValue><ssdm name="pre_fy_5"/></StgValue>
</operation>

<operation id="403" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:58  %pre_fx_2 = select i1 %tmp_39, i16 -10, i16 %pre_fx_load

]]></node>
<StgValue><ssdm name="pre_fx_2"/></StgValue>
</operation>

<operation id="404" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %tmp1 = or i1 %not_1, %sel_tmp4

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="405" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %sel_tmp = or i1 %tmp1, %tmp_20

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="406" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:61  %row_rd_5 = select i1 %tmp_39, i1 %sel_tmp, i1 %row_rd_load

]]></node>
<StgValue><ssdm name="row_rd_5"/></StgValue>
</operation>

<operation id="407" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:62  %row_wr_4 = select i1 %sel_tmp4, i1 %row_wr_1, i1 %row_wr_2

]]></node>
<StgValue><ssdm name="row_wr_4"/></StgValue>
</operation>

<operation id="408" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:63  %row_wr_3 = select i1 %tmp_39, i1 %row_wr_4, i1 %row_wr_load

]]></node>
<StgValue><ssdm name="row_wr_3"/></StgValue>
</operation>

<operation id="409" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:64  %tmp_40 = add i12 -1, %i_op_assign_cast

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="410" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:65  %tmp_85_cast = sext i12 %tmp_40 to i16

]]></node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="411" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:66  %col_wr = icmp eq i16 %pre_fx_1, %tmp_85_cast

]]></node>
<StgValue><ssdm name="col_wr"/></StgValue>
</operation>

<operation id="412" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:67  %not_s = icmp ne i16 %pre_fx_1, %pre_fx_2

]]></node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="413" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:68  %pre_fx_2_sx = select i1 %tmp_39, i16 -10, i16 %pre_fx_1

]]></node>
<StgValue><ssdm name="pre_fx_2_sx"/></StgValue>
</operation>

<operation id="414" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:70  %pre_fx_5 = select i1 %tmp_16, i16 %pre_fx_2, i16 %pre_fx_2_sx

]]></node>
<StgValue><ssdm name="pre_fx_5"/></StgValue>
</operation>

<operation id="415" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %tmp2 = or i1 %not_s, %tmp_16

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="416" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %col_rd_2 = or i1 %tmp2, %tmp_39

]]></node>
<StgValue><ssdm name="col_rd_2"/></StgValue>
</operation>

<operation id="417" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:73  %col_wr_2 = select i1 %tmp_16, i1 %col_wr, i1 %col_wr_1

]]></node>
<StgValue><ssdm name="col_wr_2"/></StgValue>
</operation>

<operation id="418" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:74  br i1 %col_rd_2, label %.preheader771.0, label %._crit_edge780.pre

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge780.pre:0  store i16 %x_2, i16* %x

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge780.pre:1  br label %._crit_edge780

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="16">
<![CDATA[
.preheader771.0:0  %tmp_41 = sext i16 %x_2 to i64

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="422" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader771.0:1  br i1 %row_rd_5, label %2, label %.preheader770.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader770.preheader:0  %k_buf_val_val_0_0_addr_1 = getelementptr [1921 x i8]* %k_buf_val_val_0_0, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0_addr_1"/></StgValue>
</operation>

<operation id="424" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="11">
<![CDATA[
.preheader770.preheader:1  %win_val_0_val_0_0 = load i8* %k_buf_val_val_0_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="425" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader770.preheader:2  %k_buf_val_val_1_0_addr_1 = getelementptr [1921 x i8]* %k_buf_val_val_1_0, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="11">
<![CDATA[
.preheader770.preheader:3  %win_val_1_val_0_0_1 = load i8* %k_buf_val_val_1_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="427" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_buf_val_val_0_0_addr = getelementptr [1921 x i8]* %k_buf_val_val_0_0, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0_addr"/></StgValue>
</operation>

<operation id="428" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
:2  %win_val_1_val_0_0 = load i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="429" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_42 = icmp slt i16 %sy_4, %tmp_42_cast

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="430" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_43 = icmp slt i16 %pre_fx_1, %tmp_41_cast

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="431" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_cond = and i1 %tmp_42, %tmp_43

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="432" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %or_cond, label %3, label %._crit_edge781

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge781:0  br i1 %tmp_43, label %._crit_edge783, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_42, label %5, label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:2  %x_1 = add i16 %x_2, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="436" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:6  store i16 %x_1, i16* %x

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge780:0  %brmerge_demorgan = and i1 %row_wr_3, %col_wr_2

]]></node>
<StgValue><ssdm name="brmerge_demorgan"/></StgValue>
</operation>

<operation id="438" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge780:1  br i1 %brmerge_demorgan, label %.preheader.preheader_ifconv, label %._crit_edge786

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge786:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1823, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="440" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge786:1  store i16 %pre_fy_5, i16* %pre_fy

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge786:2  store i16 %pre_fx_5, i16* %pre_fx

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge786:3  store i1 %row_rd_5, i1* %row_rd

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge786:4  store i1 %row_wr_3, i1* %row_wr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge786:5  br label %.preheader772

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="445" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8">
<![CDATA[
.preheader772:1  %win_val_0_val_1_0_2 = load i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_2"/></StgValue>
</operation>

<operation id="446" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader772:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1921, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:32  %tmp_31 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_59, i2 0)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="448" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:33  %u_V = select i1 %tmp_30, i20 %tmp_31, i20 0

]]></node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="449" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:40  %tmp_36 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_60, i2 0)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="450" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:41  %v_V_2 = select i1 %tmp_35, i20 %tmp_36, i20 0

]]></node>
<StgValue><ssdm name="v_V_2"/></StgValue>
</operation>

<operation id="451" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="11">
<![CDATA[
.preheader770.preheader:1  %win_val_0_val_0_0 = load i8* %k_buf_val_val_0_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="452" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="11">
<![CDATA[
.preheader770.preheader:3  %win_val_1_val_0_0_1 = load i8* %k_buf_val_val_1_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="453" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader770.preheader:4  store i8 %win_val_0_val_0_0, i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader770.preheader:5  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %k_buf_val_val_1_0_addr = getelementptr [1921 x i8]* %k_buf_val_val_1_0, i64 0, i64 %tmp_41

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0_addr"/></StgValue>
</operation>

<operation id="456" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
:2  %win_val_1_val_0_0 = load i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="457" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:3  store i8 %win_val_1_val_0_0, i8* %k_buf_val_val_1_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="8" op_0_bw="8">
<![CDATA[
:0  %s_val_0_load = load i8* %tmp

]]></node>
<StgValue><ssdm name="s_val_0_load"/></StgValue>
</operation>

<operation id="459" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:1  store i8 %s_val_0_load, i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_43" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge783:0  br i1 %tmp_42, label %.loopexit, label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:0  store i8 %win_val_1_val_0_0, i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1820)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="465" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="467" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1820, i32 %tmp_4)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="468" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:4  store i8 %tmp_67, i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_67, i8* %tmp

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_67, i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.loopexit:0  %win_val_val_1_0_0_2 = phi i8 [ %win_val_1_val_0_0_1, %.preheader770.preheader ], [ %win_val_1_val_0_0, %3 ], [ %win_val_1_val_0_0, %._crit_edge783 ], [ %win_val_1_val_0_0, %.critedge ], [ %win_val_1_val_0_0, %5 ]

]]></node>
<StgValue><ssdm name="win_val_val_1_0_0_2"/></StgValue>
</operation>

<operation id="473" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:1  %win_val_1_val_1_0_load = load i8* %win_val_1_val_1_0

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_load"/></StgValue>
</operation>

<operation id="474" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  store i8 %win_val_1_val_1_0_load, i8* %win_val_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:4  store i8 %win_val_val_1_0_0_2, i8* %win_val_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5  store i8 %win_val_0_val_1_0_2, i8* %win_val_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:7  br label %._crit_edge780

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="478" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:42  %u1_V = sub i20 262144, %u_V

]]></node>
<StgValue><ssdm name="u1_V"/></StgValue>
</operation>

<operation id="479" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:43  %v1_V = sub i20 262144, %v_V_2

]]></node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="480" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:45  %p_u_V = select i1 %tmp_37, i20 0, i20 %u_V

]]></node>
<StgValue><ssdm name="p_u_V"/></StgValue>
</operation>

<operation id="481" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:48  %v_V = select i1 %tmp_38, i20 0, i20 %v_V_2

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="482" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:0  %win_val_0_val_1_0_load = load i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_load"/></StgValue>
</operation>

<operation id="483" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:1  %win_val_0_val_1_0_1_load = load i8* %win_val_0_val_1_0_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_1_load"/></StgValue>
</operation>

<operation id="484" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:2  %win_val_1_val_1_0_load_1 = load i8* %win_val_1_val_1_0

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_load_1"/></StgValue>
</operation>

<operation id="485" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:3  %win_val_1_val_1_0_1_load = load i8* %win_val_1_val_1_0_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_1_load"/></StgValue>
</operation>

<operation id="486" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:4  %OP2_V = sext i20 %u1_V to i28

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="487" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:6  %OP2_V_1 = sext i20 %v1_V to i28

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="488" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:7  %OP1_V_4 = zext i8 %win_val_1_val_1_0_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="489" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:8  %r_V = mul i28 %OP2_V, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="490" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:12  %OP1_V_6 = zext i8 %win_val_1_val_1_0_load_1 to i28

]]></node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="491" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:13  %r_V_6 = mul i28 %OP2_V_1, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="492" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:20  %OP1_V_8 = zext i8 %win_val_0_val_1_0_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="493" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:21  %r_V_7 = mul i28 %OP2_V, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="494" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:28  %OP1_V_s = zext i8 %win_val_0_val_1_0_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="495" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:29  %OP2_V_9 = sext i20 %p_u_V to i28

]]></node>
<StgValue><ssdm name="OP2_V_9"/></StgValue>
</operation>

<operation id="496" st_id="87" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:30  %r_V_8 = mul i28 %OP2_V_9, %OP1_V_s

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="497" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="47" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:5  %OP2_V_3_cast = sext i20 %v1_V to i47

]]></node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="498" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:9  %OP1_V_5_cast = sext i28 %r_V to i47

]]></node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="499" st_id="88" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:10  %p_Val2_20 = mul i47 %OP1_V_5_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="500" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:14  %OP1_V_7_cast = sext i28 %r_V_6 to i47

]]></node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="501" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="47" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:15  %OP2_V_7_cast = sext i20 %p_u_V to i47

]]></node>
<StgValue><ssdm name="OP2_V_7_cast"/></StgValue>
</operation>

<operation id="502" st_id="88" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:16  %p_Val2_4 = mul i47 %OP1_V_7_cast, %OP2_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="503" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:22  %OP1_V_9_cast = sext i28 %r_V_7 to i47

]]></node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="504" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="47" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:23  %OP2_V_8_cast = sext i20 %v_V to i47

]]></node>
<StgValue><ssdm name="OP2_V_8_cast"/></StgValue>
</operation>

<operation id="505" st_id="88" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:24  %p_Val2_5 = mul i47 %OP1_V_9_cast, %OP2_V_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="506" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:31  %OP1_V_11_cast = sext i28 %r_V_8 to i47

]]></node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="507" st_id="88" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:32  %p_Val2_6 = mul i47 %OP1_V_11_cast, %OP2_V_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="508" st_id="89" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:10  %p_Val2_20 = mul i47 %OP1_V_5_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="509" st_id="89" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:16  %p_Val2_4 = mul i47 %OP1_V_7_cast, %OP2_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="510" st_id="89" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:24  %p_Val2_5 = mul i47 %OP1_V_9_cast, %OP2_V_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="511" st_id="89" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:32  %p_Val2_6 = mul i47 %OP1_V_11_cast, %OP2_V_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="512" st_id="90" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:10  %p_Val2_20 = mul i47 %OP1_V_5_cast, %OP2_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="513" st_id="90" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:16  %p_Val2_4 = mul i47 %OP1_V_7_cast, %OP2_V_7_cast

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="514" st_id="90" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:24  %p_Val2_5 = mul i47 %OP1_V_9_cast, %OP2_V_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="515" st_id="90" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader_ifconv:32  %p_Val2_6 = mul i47 %OP1_V_11_cast, %OP2_V_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="516" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader_ifconv:11  %p_Val2_49_cast = sext i47 %p_Val2_20 to i48

]]></node>
<StgValue><ssdm name="p_Val2_49_cast"/></StgValue>
</operation>

<operation id="517" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader_ifconv:17  %p_Val2_4_cast = sext i47 %p_Val2_4 to i48

]]></node>
<StgValue><ssdm name="p_Val2_4_cast"/></StgValue>
</operation>

<operation id="518" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:18  %p_Val2_23 = add i48 %p_Val2_4_cast, %p_Val2_49_cast

]]></node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="519" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="49" op_0_bw="48">
<![CDATA[
.preheader.preheader_ifconv:19  %p_Val2_50_cast = sext i48 %p_Val2_23 to i49

]]></node>
<StgValue><ssdm name="p_Val2_50_cast"/></StgValue>
</operation>

<operation id="520" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader_ifconv:25  %p_Val2_5_cast = sext i47 %p_Val2_5 to i48

]]></node>
<StgValue><ssdm name="p_Val2_5_cast"/></StgValue>
</operation>

<operation id="521" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="50" op_0_bw="49">
<![CDATA[
.preheader.preheader_ifconv:26  %tmp_44 = zext i49 %p_Val2_50_cast to i50

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="522" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="49" op_0_bw="48">
<![CDATA[
.preheader.preheader_ifconv:27  %tmp_54_cast = zext i48 %p_Val2_5_cast to i49

]]></node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="523" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader_ifconv:33  %p_Val2_6_cast = sext i47 %p_Val2_6 to i48

]]></node>
<StgValue><ssdm name="p_Val2_6_cast"/></StgValue>
</operation>

<operation id="524" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="49" op_0_bw="48">
<![CDATA[
.preheader.preheader_ifconv:34  %tmp_1398_cast_cast = zext i48 %p_Val2_6_cast to i49

]]></node>
<StgValue><ssdm name="tmp_1398_cast_cast"/></StgValue>
</operation>

<operation id="525" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader.preheader_ifconv:35  %tmp3 = add i49 %tmp_54_cast, %tmp_1398_cast_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="526" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="50" op_0_bw="49">
<![CDATA[
.preheader.preheader_ifconv:36  %tmp28_cast = zext i49 %tmp3 to i50

]]></node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="527" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
.preheader.preheader_ifconv:37  %p_Val2_26 = add i50 %tmp28_cast, %tmp_44

]]></node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="528" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:38  %signbit = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_26, i32 47)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="529" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="8" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:39  %p_Val2_27 = call i8 @_ssdm_op_PartSelect.i8.i50.i32.i32(i50 %p_Val2_26, i32 36, i32 43)

]]></node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="530" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:40  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_26, i32 35)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="531" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="50" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:42  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_26, i32 43)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="532" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="4" op_0_bw="4" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:47  %p_Result_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i50.i32.i32(i50 %p_Val2_26, i32 44, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="533" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:48  %Range1_all_ones = icmp eq i4 %p_Result_4_i_i, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="534" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:49  %Range1_all_zeros = icmp eq i4 %p_Result_4_i_i, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="535" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:41  %tmp_1_i_i = zext i1 %tmp_63 to i8

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="536" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:43  %p_Val2_28 = add i8 %p_Val2_27, %tmp_1_i_i

]]></node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="537" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:44  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_28, i32 7)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="538" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:45  %tmp_2_i_i = xor i1 %tmp_65, true

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="539" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:46  %carry = and i1 %tmp_64, %tmp_2_i_i

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="540" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:50  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="541" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:51  %p_38_i_i_i = and i1 %carry, %Range1_all_ones

]]></node>
<StgValue><ssdm name="p_38_i_i_i"/></StgValue>
</operation>

<operation id="542" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:52  %tmp_3_i_i = xor i1 %p_38_i_i_i, true

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="543" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:53  %neg_src = and i1 %signbit, %tmp_3_i_i

]]></node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="544" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:54  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_i_i"/></StgValue>
</operation>

<operation id="545" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:55  %signbit_not = xor i1 %signbit, true

]]></node>
<StgValue><ssdm name="signbit_not"/></StgValue>
</operation>

<operation id="546" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:56  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not

]]></node>
<StgValue><ssdm name="neg_src_not_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="547" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:57  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i_i"/></StgValue>
</operation>

<operation id="548" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:58  %p_39_demorgan_i_not_i_i = xor i1 %p_39_demorgan_i_i_i, true

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_not_i_i"/></StgValue>
</operation>

<operation id="549" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:59  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="550" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:60  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_28, i8 -1

]]></node>
<StgValue><ssdm name="p_mux_i_i"/></StgValue>
</operation>

<operation id="551" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:61  %p_i_i = select i1 %neg_src, i8 0, i8 %p_Val2_28

]]></node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="552" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:62  %p_Val2_s_60 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

]]></node>
<StgValue><ssdm name="p_Val2_s_60"/></StgValue>
</operation>

<operation id="553" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:63  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="554" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:64  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:65  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_60)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:66  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_45)

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="557" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader_ifconv:67  br label %._crit_edge786

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
