

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc42_Pipeline_l_bias_scale_j'
================================================================
* Date:           Thu Sep 14 12:59:02 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       29|       29|  96.570 ns|  96.570 ns|   29|   29|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_1155  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1160  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1165  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1170  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1175  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1180  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1185  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1190  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1195  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1200  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1205  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1210  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1215  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1220  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1225  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_1230  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +-----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       27|       27|        13|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|    50912|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     1950|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4526|    50992|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U13153  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13154  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13155  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13156  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13157  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13158  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13159  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13160  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13161  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13162  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13163  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13164  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13165  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13166  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13167  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13168  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|    78|    0|
    |mux_5129_32_1_1_U13185                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13186                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13187                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13188                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13189                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13190                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13191                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13192                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13193                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13194                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13195                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13196                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13197                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13198                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13199                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |mux_5129_32_1_1_U13200                |mux_5129_32_1_1                |        0|   0|    0|  2693|    0|
    |grp_p_hls_fptosi_float_i8_fu_1155     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1160     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1165     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1170     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1175     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1180     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1185     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1190     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1195     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1200     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1205     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1210     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1215     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1220     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1225     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |grp_p_hls_fptosi_float_i8_fu_1230     |p_hls_fptosi_float_i8          |        0|   0|   18|   411|    0|
    |sitofp_32s_32_5_no_dsp_1_U13169       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13170       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13171       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13172       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13173       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13174       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13175       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13176       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13177       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13178       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13179       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13180       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13181       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13182       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13183       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    |sitofp_32s_32_5_no_dsp_1_U13184       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|     0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                 |                               |        0|  48| 2576| 50912|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_6_fu_1361_p2             |         +|   0|  0|  12|           5|           1|
    |icmp_ln131_fu_1355_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|    5|         10|
    |block_C_drainer3_blk_n   |   9|          2|    1|          2|
    |j_fu_1132                |   9|          2|    5|         10|
    |outp_sfa_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_i_10_i_i_i_reg_18332          |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_18337          |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_18342          |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_18347          |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_18352          |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_18357          |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_18287           |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_18292           |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_18297           |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_18302           |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_18307           |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_18312           |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_18317           |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_18322           |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_18327           |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_18282             |  32|   0|   32|          0|
    |i_op_assign_43_reg_18372           |  32|   0|   32|          0|
    |i_op_assign_44_reg_18377           |  32|   0|   32|          0|
    |i_op_assign_45_reg_18382           |  32|   0|   32|          0|
    |i_op_assign_46_reg_18387           |  32|   0|   32|          0|
    |i_op_assign_47_reg_18392           |  32|   0|   32|          0|
    |i_op_assign_48_reg_18397           |  32|   0|   32|          0|
    |i_op_assign_49_reg_18402           |  32|   0|   32|          0|
    |i_op_assign_50_reg_18407           |  32|   0|   32|          0|
    |i_op_assign_51_reg_18412           |  32|   0|   32|          0|
    |i_op_assign_52_reg_18417           |  32|   0|   32|          0|
    |i_op_assign_53_reg_18422           |  32|   0|   32|          0|
    |i_op_assign_54_reg_18427           |  32|   0|   32|          0|
    |i_op_assign_55_reg_18432           |  32|   0|   32|          0|
    |i_op_assign_56_reg_18437           |  32|   0|   32|          0|
    |i_op_assign_reg_18362              |  32|   0|   32|          0|
    |i_op_assign_s_reg_18367            |  32|   0|   32|          0|
    |j_fu_1132                          |   5|   0|    5|          0|
    |mul_i_10_i_i_i_reg_18492           |  32|   0|   32|          0|
    |mul_i_11_i_i_i_reg_18497           |  32|   0|   32|          0|
    |mul_i_12_i_i_i_reg_18502           |  32|   0|   32|          0|
    |mul_i_13_i_i_i_reg_18507           |  32|   0|   32|          0|
    |mul_i_14_i_i_i_reg_18512           |  32|   0|   32|          0|
    |mul_i_15_i_i_i_reg_18517           |  32|   0|   32|          0|
    |mul_i_1_i_i_i_reg_18447            |  32|   0|   32|          0|
    |mul_i_2_i_i_i_reg_18452            |  32|   0|   32|          0|
    |mul_i_3_i_i_i_reg_18457            |  32|   0|   32|          0|
    |mul_i_4_i_i_i_reg_18462            |  32|   0|   32|          0|
    |mul_i_5_i_i_i_reg_18467            |  32|   0|   32|          0|
    |mul_i_6_i_i_i_reg_18472            |  32|   0|   32|          0|
    |mul_i_7_i_i_i_reg_18477            |  32|   0|   32|          0|
    |mul_i_8_i_i_i_reg_18482            |  32|   0|   32|          0|
    |mul_i_9_i_i_i_reg_18487            |  32|   0|   32|          0|
    |mul_i_i_i_i_reg_18442              |  32|   0|   32|          0|
    |tmp_data_V_10_reg_18172            |  24|   0|   24|          0|
    |tmp_data_V_11_reg_18177            |  24|   0|   24|          0|
    |tmp_data_V_12_reg_18182            |  24|   0|   24|          0|
    |tmp_data_V_13_reg_18187            |  24|   0|   24|          0|
    |tmp_data_V_14_reg_18192            |  24|   0|   24|          0|
    |tmp_data_V_15_reg_18127            |  24|   0|   24|          0|
    |tmp_data_V_1_reg_18132             |  24|   0|   24|          0|
    |tmp_data_V_2_reg_18197             |  24|   0|   24|          0|
    |tmp_data_V_3_reg_18137             |  24|   0|   24|          0|
    |tmp_data_V_4_reg_18142             |  24|   0|   24|          0|
    |tmp_data_V_5_reg_18147             |  24|   0|   24|          0|
    |tmp_data_V_6_reg_18152             |  24|   0|   24|          0|
    |tmp_data_V_7_reg_18157             |  24|   0|   24|          0|
    |tmp_data_V_8_reg_18162             |  24|   0|   24|          0|
    |tmp_data_V_9_reg_18167             |  24|   0|   24|          0|
    |tmp_data_V_reg_18122               |  24|   0|   24|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1950|   0| 1950|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc42_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc42_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc42_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc42_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc42_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc42_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer3_dout            |   in|  384|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_read            |  out|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|outp_sfa_din                     |  out|  128|     ap_fifo|                                       outp_sfa|       pointer|
|outp_sfa_num_data_valid          |   in|    3|     ap_fifo|                                       outp_sfa|       pointer|
|outp_sfa_fifo_cap                |   in|    3|     ap_fifo|                                       outp_sfa|       pointer|
|outp_sfa_full_n                  |   in|    1|     ap_fifo|                                       outp_sfa|       pointer|
|outp_sfa_write                   |  out|    1|     ap_fifo|                                       outp_sfa|       pointer|
|pack_seq_offset_load             |   in|    9|     ap_none|                           pack_seq_offset_load|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

