0.7
2020.2
Oct 13 2023
20:47:58
E:/PROYECTOS VIVADO/RIPPLE_CARRY_ADDER_8_BITS/RIPPLE_CARRY_ADDER_8_BITS.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
E:/PROYECTOS VIVADO/RIPPLE_CARRY_ADDER_8_BITS/RIPPLE_CARRY_ADDER_8_BITS.srcs/sources_1/new/RIPPLE_CARRY_ADDER_8_BITS.sv,1708752605,systemVerilog,,,,RIPPLE_CARRY_ADDER_8_BITS,,uvm,,,,,,
