$date
	Thu Sep  1 16:41:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l2q2b_tb $end
$var wire 1 ! f2 $end
$var wire 1 " f1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module llq $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f1 $end
$var wire 1 ! f2 $end
$var wire 1 ' k1 $end
$var wire 1 ( k2 $end
$var wire 1 ) k3 $end
$var wire 1 * k4 $end
$var wire 1 + k5 $end
$var wire 1 , k6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
1+
1*
1)
1(
1'
0&
0%
0$
0#
1"
1!
$end
#20
1&
#40
0&
1%
#60
1&
#80
0"
0!
0,
0*
0&
0%
1$
#100
1"
1!
1,
1*
1&
#120
0!
0"
0+
0'
0&
1%
#140
1&
#160
1!
1"
1+
1,
1)
1(
1'
0&
0%
0$
1#
#180
0!
0"
0,
0)
1&
#200
0!
0+
0"
0(
1,
1)
0&
1%
#220
1&
#240
0,
1+
1)
0*
1(
0&
0%
1$
#260
0"
0!
0)
0,
1*
1&
#280
1!
1"
1,
1)
0&
1%
#300
1&
#320
