{"vcs1":{"timestamp_begin":1694991947.981471370, "rt":0.58, "ut":0.28, "st":0.21}}
{"vcselab":{"timestamp_begin":1694991948.628588981, "rt":0.80, "ut":0.59, "st":0.17}}
{"link":{"timestamp_begin":1694991949.472318088, "rt":0.42, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694991947.393241651}
{"VCS_COMP_START_TIME": 1694991947.393241651}
{"VCS_COMP_END_TIME": 1694991950.785564413}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
