$date
	Sun Dec 07 00:39:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module freq_div_ev_tb $end
$var wire 1 ! clk_by4 $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ! clk_by4 $end
$var wire 1 $ clk_by2 $end
$scope module d1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 $ Q $end
$upscope $end
$scope module d2 $end
$var wire 1 $ D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
1#
0"
x!
$end
#10
1%
0$
0!
1"
#20
0"
0#
#30
0%
1!
1$
1"
#40
0"
#50
0$
1"
#60
0"
#70
1%
0!
1"
#80
0"
#90
1$
1"
#100
0"
#110
0%
1!
1"
#120
0"
#130
0$
1"
#140
0"
#150
1%
0!
1"
#160
0"
#170
1$
1"
#180
0"
#190
0%
1!
1"
#200
0"
#210
0$
1"
#220
0"
#230
1%
0!
1"
#240
0"
