
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c898  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  0800ca28  0800ca28  0000da28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd20  0800cd20  0000e14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd20  0800cd20  0000dd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd28  0800cd28  0000e14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd28  0800cd28  0000dd28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd2c  0800cd2c  0000dd2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  0800cd30  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e14c  2**0
                  CONTENTS
 10 .bss          0000201c  2000014c  2000014c  0000e14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002168  20002168  0000e14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d6d6  00000000  00000000  0000e17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004da6  00000000  00000000  0002b852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e0  00000000  00000000  000305f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001304  00000000  00000000  00031ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000265da  00000000  00000000  000331dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021d4f  00000000  00000000  000597b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3ca5  00000000  00000000  0007b505  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f1aa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006bc4  00000000  00000000  0014f1f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000020  00000000  00000000  00155db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ca10 	.word	0x0800ca10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800ca10 	.word	0x0800ca10

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Control_Init>:
/**
  * @brief  Initialize control system
  * @retval None
  */
void Control_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    // Initialize PWM system
    PWM_Init();
 8000574:	f001 fa32 	bl	80019dc <PWM_Init>

    // Set all outputs to safe state (0%)
    Control_EmergencyStop();
 8000578:	f000 fa60 	bl	8000a3c <Control_EmergencyStop>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <Control_Update>:
  * @brief  Update control outputs based on LoRa data
  * @param  lora_data: Pointer to received LoRa data structure
  * @retval None
  */
void Control_Update(LoRa_ReceivedData_t *lora_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    if (lora_data == NULL) return;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b00      	cmp	r3, #0
 800058c:	f000 8250 	beq.w	8000a30 <Control_Update+0x4b0>
    // ========================================================================
    // Mode UPPER: s5_1 = 0, s5_2 = 0 → Excavator controls (cylinders, slew)
    // Mode DUAL:  s5_1 = 1, s5_2 = 0 → Reserved for future implementation
    // Mode LOWER: s5_1 = 0, s5_2 = 1 → Mobility controls (tracks, outriggers)

    bool mode_upper = (lora_data->s5_1 == 0) && (lora_data->s5_2 == 0);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	7cdb      	ldrb	r3, [r3, #19]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d105      	bne.n	80005a4 <Control_Update+0x24>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	7d1b      	ldrb	r3, [r3, #20]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d101      	bne.n	80005a4 <Control_Update+0x24>
 80005a0:	2301      	movs	r3, #1
 80005a2:	e000      	b.n	80005a6 <Control_Update+0x26>
 80005a4:	2300      	movs	r3, #0
 80005a6:	77fb      	strb	r3, [r7, #31]
 80005a8:	7ffb      	ldrb	r3, [r7, #31]
 80005aa:	f003 0301 	and.w	r3, r3, #1
 80005ae:	77fb      	strb	r3, [r7, #31]
    bool mode_dual  = (lora_data->s5_1 == 1) && (lora_data->s5_2 == 0);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	7cdb      	ldrb	r3, [r3, #19]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d105      	bne.n	80005c4 <Control_Update+0x44>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	7d1b      	ldrb	r3, [r3, #20]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d101      	bne.n	80005c4 <Control_Update+0x44>
 80005c0:	2301      	movs	r3, #1
 80005c2:	e000      	b.n	80005c6 <Control_Update+0x46>
 80005c4:	2300      	movs	r3, #0
 80005c6:	77bb      	strb	r3, [r7, #30]
 80005c8:	7fbb      	ldrb	r3, [r7, #30]
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	77bb      	strb	r3, [r7, #30]
    bool mode_lower = (lora_data->s5_1 == 0) && (lora_data->s5_2 == 1);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7cdb      	ldrb	r3, [r3, #19]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d105      	bne.n	80005e4 <Control_Update+0x64>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	7d1b      	ldrb	r3, [r3, #20]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d101      	bne.n	80005e4 <Control_Update+0x64>
 80005e0:	2301      	movs	r3, #1
 80005e2:	e000      	b.n	80005e6 <Control_Update+0x66>
 80005e4:	2300      	movs	r3, #0
 80005e6:	777b      	strb	r3, [r7, #29]
 80005e8:	7f7b      	ldrb	r3, [r7, #29]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	777b      	strb	r3, [r7, #29]

    // ========================================================================
    // MODE UPPER - EXCAVATOR CONTROLS
    // ========================================================================
    if (mode_upper)
 80005f0:	7ffb      	ldrb	r3, [r7, #31]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	f000 810a 	beq.w	800080c <Control_Update+0x28c>
        // LEFT STICK Y-AXIS: CYLINDER 3 (Bucket)
        // --------------------------------------------------------------------
        // joy_left_y: 127→255 = Cylinder 3 UP   (PWM_5) 0→100%
        //             127→0   = Cylinder 3 DOWN (PWM_6) 0→100%

        if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	885b      	ldrh	r3, [r3, #2]
 80005fc:	2b74      	cmp	r3, #116	@ 0x74
 80005fe:	d812      	bhi.n	8000626 <Control_Update+0xa6>
        {
            // Moving DOWN (0-117) → Cylinder 3 DOWN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	885b      	ldrh	r3, [r3, #2]
 8000604:	b2db      	uxtb	r3, r3
 8000606:	2101      	movs	r1, #1
 8000608:	4618      	mov	r0, r3
 800060a:	f000 fa1d 	bl	8000a48 <MapJoystickToPWM>
 800060e:	4603      	mov	r3, r0
 8000610:	74fb      	strb	r3, [r7, #19]
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, pwm_value);
 8000612:	7cfb      	ldrb	r3, [r7, #19]
 8000614:	4619      	mov	r1, r3
 8000616:	2005      	movs	r0, #5
 8000618:	f001 fd2e 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 800061c:	2100      	movs	r1, #0
 800061e:	2004      	movs	r0, #4
 8000620:	f001 fd2a 	bl	8002078 <PWM_SetDutyCycle>
 8000624:	e01e      	b.n	8000664 <Control_Update+0xe4>
        }
        else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	885b      	ldrh	r3, [r3, #2]
 800062a:	2b89      	cmp	r3, #137	@ 0x89
 800062c:	d912      	bls.n	8000654 <Control_Update+0xd4>
        {
            // Moving UP (137-255) → Cylinder 3 UP
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	885b      	ldrh	r3, [r3, #2]
 8000632:	b2db      	uxtb	r3, r3
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f000 fa06 	bl	8000a48 <MapJoystickToPWM>
 800063c:	4603      	mov	r3, r0
 800063e:	753b      	strb	r3, [r7, #20]
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, pwm_value);
 8000640:	7d3b      	ldrb	r3, [r7, #20]
 8000642:	4619      	mov	r1, r3
 8000644:	2004      	movs	r0, #4
 8000646:	f001 fd17 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 800064a:	2100      	movs	r1, #0
 800064c:	2005      	movs	r0, #5
 800064e:	f001 fd13 	bl	8002078 <PWM_SetDutyCycle>
 8000652:	e007      	b.n	8000664 <Control_Update+0xe4>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 8000654:	2100      	movs	r1, #0
 8000656:	2004      	movs	r0, #4
 8000658:	f001 fd0e 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 800065c:	2100      	movs	r1, #0
 800065e:	2005      	movs	r0, #5
 8000660:	f001 fd0a 	bl	8002078 <PWM_SetDutyCycle>
        // LEFT STICK X-AXIS: SLEW ROTATION
        // --------------------------------------------------------------------
        // joy_left_x: 127→255 = Slew CW  (PWM_11) 0→100%
        //             127→0   = Slew CCW (PWM_12) 0→100%

        if (lora_data->joy_left_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	2b74      	cmp	r3, #116	@ 0x74
 800066a:	d812      	bhi.n	8000692 <Control_Update+0x112>
        {
            // Moving LEFT (0-117) → Slew CCW
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, true);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	881b      	ldrh	r3, [r3, #0]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2101      	movs	r1, #1
 8000674:	4618      	mov	r0, r3
 8000676:	f000 f9e7 	bl	8000a48 <MapJoystickToPWM>
 800067a:	4603      	mov	r3, r0
 800067c:	747b      	strb	r3, [r7, #17]
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, pwm_value);
 800067e:	7c7b      	ldrb	r3, [r7, #17]
 8000680:	4619      	mov	r1, r3
 8000682:	200b      	movs	r0, #11
 8000684:	f001 fcf8 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 8000688:	2100      	movs	r1, #0
 800068a:	200a      	movs	r0, #10
 800068c:	f001 fcf4 	bl	8002078 <PWM_SetDutyCycle>
 8000690:	e01e      	b.n	80006d0 <Control_Update+0x150>
        }
        else if (lora_data->joy_left_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	2b89      	cmp	r3, #137	@ 0x89
 8000698:	d912      	bls.n	80006c0 <Control_Update+0x140>
        {
            // Moving RIGHT (137-255) → Slew CW
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, false);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 f9d0 	bl	8000a48 <MapJoystickToPWM>
 80006a8:	4603      	mov	r3, r0
 80006aa:	74bb      	strb	r3, [r7, #18]
            PWM_SetDutyCycle(PWM_11_SLEW_CW, pwm_value);
 80006ac:	7cbb      	ldrb	r3, [r7, #18]
 80006ae:	4619      	mov	r1, r3
 80006b0:	200a      	movs	r0, #10
 80006b2:	f001 fce1 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80006b6:	2100      	movs	r1, #0
 80006b8:	200b      	movs	r0, #11
 80006ba:	f001 fcdd 	bl	8002078 <PWM_SetDutyCycle>
 80006be:	e007      	b.n	80006d0 <Control_Update+0x150>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 80006c0:	2100      	movs	r1, #0
 80006c2:	200a      	movs	r0, #10
 80006c4:	f001 fcd8 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80006c8:	2100      	movs	r1, #0
 80006ca:	200b      	movs	r0, #11
 80006cc:	f001 fcd4 	bl	8002078 <PWM_SetDutyCycle>
        // RIGHT STICK Y-AXIS: CYLINDER 2 (Stick)
        // --------------------------------------------------------------------
        // joy_right_y: 127→0   = Cylinder 2 UP   (PWM_3) 0→100%
        //              127→255 = Cylinder 2 DOWN (PWM_4) 0→100%

        if (lora_data->joy_right_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	891b      	ldrh	r3, [r3, #8]
 80006d4:	2b74      	cmp	r3, #116	@ 0x74
 80006d6:	d812      	bhi.n	80006fe <Control_Update+0x17e>
        {
            // Stick DOWN (0-117) → Cylinder 2 UP
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, true);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	891b      	ldrh	r3, [r3, #8]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2101      	movs	r1, #1
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f9b1 	bl	8000a48 <MapJoystickToPWM>
 80006e6:	4603      	mov	r3, r0
 80006e8:	73fb      	strb	r3, [r7, #15]
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, pwm_value);
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	4619      	mov	r1, r3
 80006ee:	2002      	movs	r0, #2
 80006f0:	f001 fcc2 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 80006f4:	2100      	movs	r1, #0
 80006f6:	2003      	movs	r0, #3
 80006f8:	f001 fcbe 	bl	8002078 <PWM_SetDutyCycle>
 80006fc:	e01e      	b.n	800073c <Control_Update+0x1bc>
        }
        else if (lora_data->joy_right_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	891b      	ldrh	r3, [r3, #8]
 8000702:	2b89      	cmp	r3, #137	@ 0x89
 8000704:	d912      	bls.n	800072c <Control_Update+0x1ac>
        {
            // Stick UP (137-255) → Cylinder 2 DOWN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, false);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	891b      	ldrh	r3, [r3, #8]
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f99a 	bl	8000a48 <MapJoystickToPWM>
 8000714:	4603      	mov	r3, r0
 8000716:	743b      	strb	r3, [r7, #16]
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, pwm_value);
 8000718:	7c3b      	ldrb	r3, [r7, #16]
 800071a:	4619      	mov	r1, r3
 800071c:	2003      	movs	r0, #3
 800071e:	f001 fcab 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 8000722:	2100      	movs	r1, #0
 8000724:	2002      	movs	r0, #2
 8000726:	f001 fca7 	bl	8002078 <PWM_SetDutyCycle>
 800072a:	e007      	b.n	800073c <Control_Update+0x1bc>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 800072c:	2100      	movs	r1, #0
 800072e:	2002      	movs	r0, #2
 8000730:	f001 fca2 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 8000734:	2100      	movs	r1, #0
 8000736:	2003      	movs	r0, #3
 8000738:	f001 fc9e 	bl	8002078 <PWM_SetDutyCycle>
        // RIGHT STICK X-AXIS: CYLINDER 4 (Reversed mapping!)
        // --------------------------------------------------------------------
        // joy_right_x: 127→0   = Cylinder 4 DOWN (PWM_7) 0→100%
        //              127→255 = Cylinder 4 UP   (PWM_8) 0→100%

        if (lora_data->joy_right_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	88db      	ldrh	r3, [r3, #6]
 8000740:	2b74      	cmp	r3, #116	@ 0x74
 8000742:	d812      	bhi.n	800076a <Control_Update+0x1ea>
        {
            // Stick LEFT (0-117) → Cylinder 4 DOWN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, true);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	88db      	ldrh	r3, [r3, #6]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2101      	movs	r1, #1
 800074c:	4618      	mov	r0, r3
 800074e:	f000 f97b 	bl	8000a48 <MapJoystickToPWM>
 8000752:	4603      	mov	r3, r0
 8000754:	737b      	strb	r3, [r7, #13]
            PWM_SetDutyCycle(PWM_7_CYLINDER_4_OUT, pwm_value);
 8000756:	7b7b      	ldrb	r3, [r7, #13]
 8000758:	4619      	mov	r1, r3
 800075a:	2006      	movs	r0, #6
 800075c:	f001 fc8c 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_8_CYLINDER_4_IN, 0);
 8000760:	2100      	movs	r1, #0
 8000762:	2007      	movs	r0, #7
 8000764:	f001 fc88 	bl	8002078 <PWM_SetDutyCycle>
 8000768:	e01e      	b.n	80007a8 <Control_Update+0x228>
        }
        else if (lora_data->joy_right_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	88db      	ldrh	r3, [r3, #6]
 800076e:	2b89      	cmp	r3, #137	@ 0x89
 8000770:	d912      	bls.n	8000798 <Control_Update+0x218>
        {
            // Stick RIGHT (137-255) → Cylinder 4 UP
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, false);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	88db      	ldrh	r3, [r3, #6]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f000 f964 	bl	8000a48 <MapJoystickToPWM>
 8000780:	4603      	mov	r3, r0
 8000782:	73bb      	strb	r3, [r7, #14]
            PWM_SetDutyCycle(PWM_8_CYLINDER_4_IN, pwm_value);
 8000784:	7bbb      	ldrb	r3, [r7, #14]
 8000786:	4619      	mov	r1, r3
 8000788:	2007      	movs	r0, #7
 800078a:	f001 fc75 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_7_CYLINDER_4_OUT, 0);
 800078e:	2100      	movs	r1, #0
 8000790:	2006      	movs	r0, #6
 8000792:	f001 fc71 	bl	8002078 <PWM_SetDutyCycle>
 8000796:	e007      	b.n	80007a8 <Control_Update+0x228>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_7_CYLINDER_4_OUT, 0);
 8000798:	2100      	movs	r1, #0
 800079a:	2006      	movs	r0, #6
 800079c:	f001 fc6c 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_8_CYLINDER_4_IN, 0);
 80007a0:	2100      	movs	r1, #0
 80007a2:	2007      	movs	r0, #7
 80007a4:	f001 fc68 	bl	8002078 <PWM_SetDutyCycle>
        }

        // --------------------------------------------------------------------
        // BRAKE - Always ON in UPPER mode (100% PWM)
        // --------------------------------------------------------------------
        PWM_SetDutyCycle(PWM_1_BRAKE, 100);
 80007a8:	2164      	movs	r1, #100	@ 0x64
 80007aa:	2000      	movs	r0, #0
 80007ac:	f001 fc64 	bl	8002078 <PWM_SetDutyCycle>

        // --------------------------------------------------------------------
        // CYLINDER_1_ON - Controlled by joy_right_btn1
        // Valve solenoid parallel between cylinder 1 and 2
        // --------------------------------------------------------------------
        if (lora_data->joy_right_btn1 == 1)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	7a9b      	ldrb	r3, [r3, #10]
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d104      	bne.n	80007c2 <Control_Update+0x242>
        {
            PWM_SetDutyCycle(PWM_2_CYLINDER_1_ON, 100);  // Open valve
 80007b8:	2164      	movs	r1, #100	@ 0x64
 80007ba:	2001      	movs	r0, #1
 80007bc:	f001 fc5c 	bl	8002078 <PWM_SetDutyCycle>
 80007c0:	e003      	b.n	80007ca <Control_Update+0x24a>
        }
        else
        {
            PWM_SetDutyCycle(PWM_2_CYLINDER_1_ON, 0);    // Close valve
 80007c2:	2100      	movs	r1, #0
 80007c4:	2001      	movs	r0, #1
 80007c6:	f001 fc57 	bl	8002078 <PWM_SetDutyCycle>
        }

        // Stop all mobility controls in UPPER mode
        PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 80007ca:	2100      	movs	r1, #0
 80007cc:	2012      	movs	r0, #18
 80007ce:	f001 fc53 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 80007d2:	2100      	movs	r1, #0
 80007d4:	2013      	movs	r0, #19
 80007d6:	f001 fc4f 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 80007da:	2100      	movs	r1, #0
 80007dc:	2010      	movs	r0, #16
 80007de:	f001 fc4b 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 80007e2:	2100      	movs	r1, #0
 80007e4:	2011      	movs	r0, #17
 80007e6:	f001 fc47 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80007ea:	2100      	movs	r1, #0
 80007ec:	200c      	movs	r0, #12
 80007ee:	f001 fc43 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80007f2:	2100      	movs	r1, #0
 80007f4:	200d      	movs	r0, #13
 80007f6:	f001 fc3f 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 80007fa:	2100      	movs	r1, #0
 80007fc:	200e      	movs	r0, #14
 80007fe:	f001 fc3b 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 8000802:	2100      	movs	r1, #0
 8000804:	200f      	movs	r0, #15
 8000806:	f001 fc37 	bl	8002078 <PWM_SetDutyCycle>
 800080a:	e104      	b.n	8000a16 <Control_Update+0x496>
    }

    // ========================================================================
    // MODE LOWER - MOBILITY CONTROLS
    // ========================================================================
    else if (mode_lower)
 800080c:	7f7b      	ldrb	r3, [r7, #29]
 800080e:	2b00      	cmp	r3, #0
 8000810:	f000 80f9 	beq.w	8000a06 <Control_Update+0x486>
        // LEFT STICK Y-AXIS: TRACK LEFT
        // --------------------------------------------------------------------
        // joy_left_y: 127→255 = Track Left Forward  (PWM_19) 0→100%
        //             127→0   = Track Left Backward (PWM_20) 0→100%

        if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	885b      	ldrh	r3, [r3, #2]
 8000818:	2b74      	cmp	r3, #116	@ 0x74
 800081a:	d812      	bhi.n	8000842 <Control_Update+0x2c2>
        {
            // Moving DOWN (0-117) → Track Left Backward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	885b      	ldrh	r3, [r3, #2]
 8000820:	b2db      	uxtb	r3, r3
 8000822:	2101      	movs	r1, #1
 8000824:	4618      	mov	r0, r3
 8000826:	f000 f90f 	bl	8000a48 <MapJoystickToPWM>
 800082a:	4603      	mov	r3, r0
 800082c:	76fb      	strb	r3, [r7, #27]
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, pwm_value);
 800082e:	7efb      	ldrb	r3, [r7, #27]
 8000830:	4619      	mov	r1, r3
 8000832:	2013      	movs	r0, #19
 8000834:	f001 fc20 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 8000838:	2100      	movs	r1, #0
 800083a:	2012      	movs	r0, #18
 800083c:	f001 fc1c 	bl	8002078 <PWM_SetDutyCycle>
 8000840:	e01e      	b.n	8000880 <Control_Update+0x300>
        }
        else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	885b      	ldrh	r3, [r3, #2]
 8000846:	2b89      	cmp	r3, #137	@ 0x89
 8000848:	d912      	bls.n	8000870 <Control_Update+0x2f0>
        {
            // Moving UP (137-255) → Track Left Forward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	885b      	ldrh	r3, [r3, #2]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	2100      	movs	r1, #0
 8000852:	4618      	mov	r0, r3
 8000854:	f000 f8f8 	bl	8000a48 <MapJoystickToPWM>
 8000858:	4603      	mov	r3, r0
 800085a:	773b      	strb	r3, [r7, #28]
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, pwm_value);
 800085c:	7f3b      	ldrb	r3, [r7, #28]
 800085e:	4619      	mov	r1, r3
 8000860:	2012      	movs	r0, #18
 8000862:	f001 fc09 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 8000866:	2100      	movs	r1, #0
 8000868:	2013      	movs	r0, #19
 800086a:	f001 fc05 	bl	8002078 <PWM_SetDutyCycle>
 800086e:	e007      	b.n	8000880 <Control_Update+0x300>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 8000870:	2100      	movs	r1, #0
 8000872:	2012      	movs	r0, #18
 8000874:	f001 fc00 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 8000878:	2100      	movs	r1, #0
 800087a:	2013      	movs	r0, #19
 800087c:	f001 fbfc 	bl	8002078 <PWM_SetDutyCycle>
        // LEFT STICK X-AXIS: OUTRIGGER LEFT
        // --------------------------------------------------------------------
        // joy_left_x: 127→255 = Outrigger Left Up   (PWM_13) 0→100%
        //             127→0   = Outrigger Left Down (PWM_14) 0→100%

        if (lora_data->joy_left_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	881b      	ldrh	r3, [r3, #0]
 8000884:	2b74      	cmp	r3, #116	@ 0x74
 8000886:	d812      	bhi.n	80008ae <Control_Update+0x32e>
        {
            // Moving LEFT (0-117) → Outrigger Left Down
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, true);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	881b      	ldrh	r3, [r3, #0]
 800088c:	b2db      	uxtb	r3, r3
 800088e:	2101      	movs	r1, #1
 8000890:	4618      	mov	r0, r3
 8000892:	f000 f8d9 	bl	8000a48 <MapJoystickToPWM>
 8000896:	4603      	mov	r3, r0
 8000898:	767b      	strb	r3, [r7, #25]
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, pwm_value);
 800089a:	7e7b      	ldrb	r3, [r7, #25]
 800089c:	4619      	mov	r1, r3
 800089e:	200d      	movs	r0, #13
 80008a0:	f001 fbea 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80008a4:	2100      	movs	r1, #0
 80008a6:	200c      	movs	r0, #12
 80008a8:	f001 fbe6 	bl	8002078 <PWM_SetDutyCycle>
 80008ac:	e01e      	b.n	80008ec <Control_Update+0x36c>
        }
        else if (lora_data->joy_left_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	881b      	ldrh	r3, [r3, #0]
 80008b2:	2b89      	cmp	r3, #137	@ 0x89
 80008b4:	d912      	bls.n	80008dc <Control_Update+0x35c>
        {
            // Moving RIGHT (137-255) → Outrigger Left Up
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, false);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 f8c2 	bl	8000a48 <MapJoystickToPWM>
 80008c4:	4603      	mov	r3, r0
 80008c6:	76bb      	strb	r3, [r7, #26]
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, pwm_value);
 80008c8:	7ebb      	ldrb	r3, [r7, #26]
 80008ca:	4619      	mov	r1, r3
 80008cc:	200c      	movs	r0, #12
 80008ce:	f001 fbd3 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80008d2:	2100      	movs	r1, #0
 80008d4:	200d      	movs	r0, #13
 80008d6:	f001 fbcf 	bl	8002078 <PWM_SetDutyCycle>
 80008da:	e007      	b.n	80008ec <Control_Update+0x36c>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80008dc:	2100      	movs	r1, #0
 80008de:	200c      	movs	r0, #12
 80008e0:	f001 fbca 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80008e4:	2100      	movs	r1, #0
 80008e6:	200d      	movs	r0, #13
 80008e8:	f001 fbc6 	bl	8002078 <PWM_SetDutyCycle>
        // RIGHT STICK Y-AXIS: TRACK RIGHT
        // --------------------------------------------------------------------
        // joy_right_y: 127→255 = Track Right Forward  (PWM_17) 0→100%
        //              127→0   = Track Right Backward (PWM_18) 0→100%

        if (lora_data->joy_right_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	891b      	ldrh	r3, [r3, #8]
 80008f0:	2b74      	cmp	r3, #116	@ 0x74
 80008f2:	d812      	bhi.n	800091a <Control_Update+0x39a>
        {
            // Moving DOWN (0-117) → Track Right Backward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, true);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	891b      	ldrh	r3, [r3, #8]
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	2101      	movs	r1, #1
 80008fc:	4618      	mov	r0, r3
 80008fe:	f000 f8a3 	bl	8000a48 <MapJoystickToPWM>
 8000902:	4603      	mov	r3, r0
 8000904:	75fb      	strb	r3, [r7, #23]
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, pwm_value);
 8000906:	7dfb      	ldrb	r3, [r7, #23]
 8000908:	4619      	mov	r1, r3
 800090a:	2011      	movs	r0, #17
 800090c:	f001 fbb4 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 8000910:	2100      	movs	r1, #0
 8000912:	2010      	movs	r0, #16
 8000914:	f001 fbb0 	bl	8002078 <PWM_SetDutyCycle>
 8000918:	e01e      	b.n	8000958 <Control_Update+0x3d8>
        }
        else if (lora_data->joy_right_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	891b      	ldrh	r3, [r3, #8]
 800091e:	2b89      	cmp	r3, #137	@ 0x89
 8000920:	d912      	bls.n	8000948 <Control_Update+0x3c8>
        {
            // Moving UP (137-255) → Track Right Forward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, false);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	891b      	ldrh	r3, [r3, #8]
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2100      	movs	r1, #0
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f88c 	bl	8000a48 <MapJoystickToPWM>
 8000930:	4603      	mov	r3, r0
 8000932:	763b      	strb	r3, [r7, #24]
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, pwm_value);
 8000934:	7e3b      	ldrb	r3, [r7, #24]
 8000936:	4619      	mov	r1, r3
 8000938:	2010      	movs	r0, #16
 800093a:	f001 fb9d 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 800093e:	2100      	movs	r1, #0
 8000940:	2011      	movs	r0, #17
 8000942:	f001 fb99 	bl	8002078 <PWM_SetDutyCycle>
 8000946:	e007      	b.n	8000958 <Control_Update+0x3d8>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 8000948:	2100      	movs	r1, #0
 800094a:	2010      	movs	r0, #16
 800094c:	f001 fb94 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 8000950:	2100      	movs	r1, #0
 8000952:	2011      	movs	r0, #17
 8000954:	f001 fb90 	bl	8002078 <PWM_SetDutyCycle>
        // RIGHT STICK X-AXIS: OUTRIGGER RIGHT
        // --------------------------------------------------------------------
        // joy_right_x: 127→255 = Outrigger Right Up   (PWM_15) 0→100%
        //              127→0   = Outrigger Right Down (PWM_16) 0→100%

        if (lora_data->joy_right_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	88db      	ldrh	r3, [r3, #6]
 800095c:	2b74      	cmp	r3, #116	@ 0x74
 800095e:	d812      	bhi.n	8000986 <Control_Update+0x406>
        {
            // Moving LEFT (0-117) → Outrigger Right Down
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, true);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	88db      	ldrh	r3, [r3, #6]
 8000964:	b2db      	uxtb	r3, r3
 8000966:	2101      	movs	r1, #1
 8000968:	4618      	mov	r0, r3
 800096a:	f000 f86d 	bl	8000a48 <MapJoystickToPWM>
 800096e:	4603      	mov	r3, r0
 8000970:	757b      	strb	r3, [r7, #21]
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, pwm_value);
 8000972:	7d7b      	ldrb	r3, [r7, #21]
 8000974:	4619      	mov	r1, r3
 8000976:	200f      	movs	r0, #15
 8000978:	f001 fb7e 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 800097c:	2100      	movs	r1, #0
 800097e:	200e      	movs	r0, #14
 8000980:	f001 fb7a 	bl	8002078 <PWM_SetDutyCycle>
 8000984:	e01e      	b.n	80009c4 <Control_Update+0x444>
        }
        else if (lora_data->joy_right_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	88db      	ldrh	r3, [r3, #6]
 800098a:	2b89      	cmp	r3, #137	@ 0x89
 800098c:	d912      	bls.n	80009b4 <Control_Update+0x434>
        {
            // Moving RIGHT (137-255) → Outrigger Right Up
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, false);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	88db      	ldrh	r3, [r3, #6]
 8000992:	b2db      	uxtb	r3, r3
 8000994:	2100      	movs	r1, #0
 8000996:	4618      	mov	r0, r3
 8000998:	f000 f856 	bl	8000a48 <MapJoystickToPWM>
 800099c:	4603      	mov	r3, r0
 800099e:	75bb      	strb	r3, [r7, #22]
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, pwm_value);
 80009a0:	7dbb      	ldrb	r3, [r7, #22]
 80009a2:	4619      	mov	r1, r3
 80009a4:	200e      	movs	r0, #14
 80009a6:	f001 fb67 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	200f      	movs	r0, #15
 80009ae:	f001 fb63 	bl	8002078 <PWM_SetDutyCycle>
 80009b2:	e007      	b.n	80009c4 <Control_Update+0x444>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 80009b4:	2100      	movs	r1, #0
 80009b6:	200e      	movs	r0, #14
 80009b8:	f001 fb5e 	bl	8002078 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 80009bc:	2100      	movs	r1, #0
 80009be:	200f      	movs	r0, #15
 80009c0:	f001 fb5a 	bl	8002078 <PWM_SetDutyCycle>
        }

        // Stop all excavator controls in LOWER mode
        PWM_SetDutyCycle(PWM_1_BRAKE, 0);              // Stop brake
 80009c4:	2100      	movs	r1, #0
 80009c6:	2000      	movs	r0, #0
 80009c8:	f001 fb56 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_2_CYLINDER_1_ON, 0);      // Close valve
 80009cc:	2100      	movs	r1, #0
 80009ce:	2001      	movs	r0, #1
 80009d0:	f001 fb52 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 80009d4:	2100      	movs	r1, #0
 80009d6:	2002      	movs	r0, #2
 80009d8:	f001 fb4e 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 80009dc:	2100      	movs	r1, #0
 80009de:	2003      	movs	r0, #3
 80009e0:	f001 fb4a 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 80009e4:	2100      	movs	r1, #0
 80009e6:	2004      	movs	r0, #4
 80009e8:	f001 fb46 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 80009ec:	2100      	movs	r1, #0
 80009ee:	2005      	movs	r0, #5
 80009f0:	f001 fb42 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 80009f4:	2100      	movs	r1, #0
 80009f6:	200a      	movs	r0, #10
 80009f8:	f001 fb3e 	bl	8002078 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80009fc:	2100      	movs	r1, #0
 80009fe:	200b      	movs	r0, #11
 8000a00:	f001 fb3a 	bl	8002078 <PWM_SetDutyCycle>
 8000a04:	e007      	b.n	8000a16 <Control_Update+0x496>
    }

    // ========================================================================
    // MODE DUAL - RESERVED FOR FUTURE IMPLEMENTATION
    // ========================================================================
    else if (mode_dual)
 8000a06:	7fbb      	ldrb	r3, [r7, #30]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d002      	beq.n	8000a12 <Control_Update+0x492>
    {
        // TODO: Implement dual mode in the future
        // This mode will combine both excavator and mobility controls
        // Stop all outputs for now
        Control_EmergencyStop();
 8000a0c:	f000 f816 	bl	8000a3c <Control_EmergencyStop>
 8000a10:	e001      	b.n	8000a16 <Control_Update+0x496>
    // INVALID MODE - EMERGENCY STOP
    // ========================================================================
    else
    {
        // Unknown mode combination - stop all outputs for safety
        Control_EmergencyStop();
 8000a12:	f000 f813 	bl	8000a3c <Control_EmergencyStop>
    // Motor starter controlled by S1_1 hold
    // - S1_1 = 1 (hold) → PE6 = HIGH
    // - Otherwise → PE6 = LOW
    // Note: PE6 is forced LOW during sleep mode in main.c

    if (lora_data->s1_1 == 1)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	7b5b      	ldrb	r3, [r3, #13]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d103      	bne.n	8000a26 <Control_Update+0x4a6>
    {
        GPIOE->BSRR = (1<<6);      // BS6 = set PE6 to HIGH
 8000a1e:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <Control_Update+0x4b8>)
 8000a20:	2240      	movs	r2, #64	@ 0x40
 8000a22:	619a      	str	r2, [r3, #24]
 8000a24:	e005      	b.n	8000a32 <Control_Update+0x4b2>
    }
    else
    {
        GPIOE->BSRR = (1<<(6+16)); // BR6 = reset PE6 to LOW
 8000a26:	4b04      	ldr	r3, [pc, #16]	@ (8000a38 <Control_Update+0x4b8>)
 8000a28:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a2c:	619a      	str	r2, [r3, #24]
 8000a2e:	e000      	b.n	8000a32 <Control_Update+0x4b2>
    if (lora_data == NULL) return;
 8000a30:	bf00      	nop
    }
}
 8000a32:	3720      	adds	r7, #32
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40021000 	.word	0x40021000

08000a3c <Control_EmergencyStop>:
/**
  * @brief  Emergency stop - set all PWM outputs to 0% and motor starter OFF
  * @retval None
  */
void Control_EmergencyStop(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
    PWM_StopAll();  // This will set all PWM channels to 0%
 8000a40:	f001 fbe6 	bl	8002210 <PWM_StopAll>
}
 8000a44:	bf00      	nop
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <MapJoystickToPWM>:
  * @param  joystick_value: Raw joystick value (0-255)
  * @param  inverse: true = map 0-127 to 0-100%, false = map 127-255 to 0-100%
  * @retval PWM duty cycle percentage (40-80% when active, 0% when stopped)
  */
static uint8_t MapJoystickToPWM(uint8_t joystick_value, bool inverse)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	460a      	mov	r2, r1
 8000a52:	71fb      	strb	r3, [r7, #7]
 8000a54:	4613      	mov	r3, r2
 8000a56:	71bb      	strb	r3, [r7, #6]
    uint8_t pwm_value = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	73fb      	strb	r3, [r7, #15]

    if (inverse)
 8000a5c:	79bb      	ldrb	r3, [r7, #6]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d012      	beq.n	8000a88 <MapJoystickToPWM+0x40>
    {
        // Map 0-127 to 100-0% (inverse: 0 = max, 127 = 0)
        if (joystick_value <= JOYSTICK_CENTER)
 8000a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	db1e      	blt.n	8000aa8 <MapJoystickToPWM+0x60>
        {
            pwm_value = ((JOYSTICK_CENTER - joystick_value) * 100) / JOYSTICK_CENTER;
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000a70:	2264      	movs	r2, #100	@ 0x64
 8000a72:	fb02 f303 	mul.w	r3, r2, r3
 8000a76:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae4 <MapJoystickToPWM+0x9c>)
 8000a78:	fb82 1203 	smull	r1, r2, r2, r3
 8000a7c:	441a      	add	r2, r3
 8000a7e:	1192      	asrs	r2, r2, #6
 8000a80:	17db      	asrs	r3, r3, #31
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	73fb      	strb	r3, [r7, #15]
 8000a86:	e00f      	b.n	8000aa8 <MapJoystickToPWM+0x60>
        }
    }
    else
    {
        // Map 127-255 to 0-100% (normal: 127 = 0, 255 = max)
        if (joystick_value >= JOYSTICK_CENTER)
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000a8c:	d90c      	bls.n	8000aa8 <MapJoystickToPWM+0x60>
        {
            pwm_value = ((joystick_value - JOYSTICK_CENTER) * 100) / JOYSTICK_CENTER;
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	3b7f      	subs	r3, #127	@ 0x7f
 8000a92:	2264      	movs	r2, #100	@ 0x64
 8000a94:	fb02 f303 	mul.w	r3, r2, r3
 8000a98:	4a12      	ldr	r2, [pc, #72]	@ (8000ae4 <MapJoystickToPWM+0x9c>)
 8000a9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a9e:	441a      	add	r2, r3
 8000aa0:	1192      	asrs	r2, r2, #6
 8000aa2:	17db      	asrs	r3, r3, #31
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	73fb      	strb	r3, [r7, #15]
        }
    }

    // Clamp to 0-100%
    if (pwm_value > 100) pwm_value = 100;
 8000aa8:	7bfb      	ldrb	r3, [r7, #15]
 8000aaa:	2b64      	cmp	r3, #100	@ 0x64
 8000aac:	d901      	bls.n	8000ab2 <MapJoystickToPWM+0x6a>
 8000aae:	2364      	movs	r3, #100	@ 0x64
 8000ab0:	73fb      	strb	r3, [r7, #15]

    // Apply PWM limiting: 0% stays 0%, 1-100% maps to 40-80%
    if (pwm_value > 0)
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d00e      	beq.n	8000ad6 <MapJoystickToPWM+0x8e>
    {
        // Scale from 0-100% to PWM_MIN-PWM_MAX (40-80%)
        // Formula: output = min + (input * (max - min) / 100)
        pwm_value = PWM_MIN + ((pwm_value * (PWM_MAX - PWM_MIN)) / 100);
 8000ab8:	7bfa      	ldrb	r2, [r7, #15]
 8000aba:	4613      	mov	r3, r2
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	4413      	add	r3, r2
 8000ac0:	011a      	lsls	r2, r3, #4
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	4a08      	ldr	r2, [pc, #32]	@ (8000ae8 <MapJoystickToPWM+0xa0>)
 8000ac6:	fb82 1203 	smull	r1, r2, r2, r3
 8000aca:	1152      	asrs	r2, r2, #5
 8000acc:	17db      	asrs	r3, r3, #31
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	3337      	adds	r3, #55	@ 0x37
 8000ad4:	73fb      	strb	r3, [r7, #15]
    }

    return pwm_value;
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3714      	adds	r7, #20
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	81020409 	.word	0x81020409
 8000ae8:	51eb851f 	.word	0x51eb851f

08000aec <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08c      	sub	sp, #48	@ 0x30
 8000af0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
 8000b00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	61bb      	str	r3, [r7, #24]
 8000b06:	4b75      	ldr	r3, [pc, #468]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a74      	ldr	r2, [pc, #464]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b0c:	f043 0310 	orr.w	r3, r3, #16
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b72      	ldr	r3, [pc, #456]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0310 	and.w	r3, r3, #16
 8000b1a:	61bb      	str	r3, [r7, #24]
 8000b1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]
 8000b22:	4b6e      	ldr	r3, [pc, #440]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	4a6d      	ldr	r2, [pc, #436]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b28:	f043 0304 	orr.w	r3, r3, #4
 8000b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2e:	4b6b      	ldr	r3, [pc, #428]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	4b67      	ldr	r3, [pc, #412]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	4a66      	ldr	r2, [pc, #408]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4a:	4b64      	ldr	r3, [pc, #400]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b52:	613b      	str	r3, [r7, #16]
 8000b54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	4b60      	ldr	r3, [pc, #384]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	4a5f      	ldr	r2, [pc, #380]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b66:	4b5d      	ldr	r3, [pc, #372]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	60bb      	str	r3, [r7, #8]
 8000b76:	4b59      	ldr	r3, [pc, #356]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	4a58      	ldr	r2, [pc, #352]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b82:	4b56      	ldr	r3, [pc, #344]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	607b      	str	r3, [r7, #4]
 8000b92:	4b52      	ldr	r3, [pc, #328]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	4a51      	ldr	r2, [pc, #324]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000b98:	f043 0308 	orr.w	r3, r3, #8
 8000b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9e:	4b4f      	ldr	r3, [pc, #316]	@ (8000cdc <MX_GPIO_Init+0x1f0>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f003 0308 	and.w	r3, r3, #8
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin, GPIO_PIN_RESET);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2138      	movs	r1, #56	@ 0x38
 8000bae:	484c      	ldr	r0, [pc, #304]	@ (8000ce0 <MX_GPIO_Init+0x1f4>)
 8000bb0:	f002 fd9c 	bl	80036ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	484a      	ldr	r0, [pc, #296]	@ (8000ce4 <MX_GPIO_Init+0x1f8>)
 8000bba:	f002 fd97 	bl	80036ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2110      	movs	r1, #16
 8000bc2:	4849      	ldr	r0, [pc, #292]	@ (8000ce8 <MX_GPIO_Init+0x1fc>)
 8000bc4:	f002 fd92 	bl	80036ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000bce:	4847      	ldr	r0, [pc, #284]	@ (8000cec <MX_GPIO_Init+0x200>)
 8000bd0:	f002 fd8c 	bl	80036ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin;
 8000bd4:	2338      	movs	r3, #56	@ 0x38
 8000bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	483d      	ldr	r0, [pc, #244]	@ (8000ce0 <MX_GPIO_Init+0x1f4>)
 8000bec:	f002 fbe2 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 031c 	add.w	r3, r7, #28
 8000c04:	4619      	mov	r1, r3
 8000c06:	4837      	ldr	r0, [pc, #220]	@ (8000ce4 <MX_GPIO_Init+0x1f8>)
 8000c08:	f002 fbd4 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c10:	2302      	movs	r3, #2
 8000c12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c1c:	2305      	movs	r3, #5
 8000c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 031c 	add.w	r3, r7, #28
 8000c24:	4619      	mov	r1, r3
 8000c26:	482f      	ldr	r0, [pc, #188]	@ (8000ce4 <MX_GPIO_Init+0x1f8>)
 8000c28:	f002 fbc4 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c30:	2300      	movs	r3, #0
 8000c32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	482b      	ldr	r0, [pc, #172]	@ (8000cec <MX_GPIO_Init+0x200>)
 8000c40:	f002 fbb8 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000c44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c56:	2305      	movs	r3, #5
 8000c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4822      	ldr	r0, [pc, #136]	@ (8000cec <MX_GPIO_Init+0x200>)
 8000c62:	f002 fba7 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8000c66:	2310      	movs	r3, #16
 8000c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8000c76:	f107 031c 	add.w	r3, r7, #28
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	481a      	ldr	r0, [pc, #104]	@ (8000ce8 <MX_GPIO_Init+0x1fc>)
 8000c7e:	f002 fb99 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000c82:	2320      	movs	r3, #32
 8000c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c86:	2300      	movs	r3, #0
 8000c88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 031c 	add.w	r3, r7, #28
 8000c92:	4619      	mov	r1, r3
 8000c94:	4814      	ldr	r0, [pc, #80]	@ (8000ce8 <MX_GPIO_Init+0x1fc>)
 8000c96:	f002 fb8d 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f107 031c 	add.w	r3, r7, #28
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	480e      	ldr	r0, [pc, #56]	@ (8000cec <MX_GPIO_Init+0x200>)
 8000cb4:	f002 fb7e 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cbc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000cc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 031c 	add.w	r3, r7, #28
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4804      	ldr	r0, [pc, #16]	@ (8000ce0 <MX_GPIO_Init+0x1f4>)
 8000cce:	f002 fb71 	bl	80033b4 <HAL_GPIO_Init>

}
 8000cd2:	bf00      	nop
 8000cd4:	3730      	adds	r7, #48	@ 0x30
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40021000 	.word	0x40021000
 8000ce4:	40020800 	.word	0x40020800
 8000ce8:	40020c00 	.word	0x40020c00
 8000cec:	40020400 	.word	0x40020400

08000cf0 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000cf6:	4a14      	ldr	r2, [pc, #80]	@ (8000d48 <MX_I2S3_Init+0x58>)
 8000cf8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000cfa:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000cfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d00:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000d02:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000d08:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d16:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000d1a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000d1c:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000d22:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <MX_I2S3_Init+0x54>)
 8000d30:	f002 fcf6 	bl	8003720 <HAL_I2S_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000d3a:	f000 fe49 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000168 	.word	0x20000168
 8000d48:	40003c00 	.word	0x40003c00

08000d4c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08e      	sub	sp, #56	@ 0x38
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	609a      	str	r2, [r3, #8]
 8000d60:	60da      	str	r2, [r3, #12]
 8000d62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a31      	ldr	r2, [pc, #196]	@ (8000e3c <HAL_I2S_MspInit+0xf0>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d15a      	bne.n	8000e32 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000d80:	23c0      	movs	r3, #192	@ 0xc0
 8000d82:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000d84:	2302      	movs	r3, #2
 8000d86:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f005 f851 	bl	8005e34 <HAL_RCCEx_PeriphCLKConfig>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000d98:	f000 fe1a 	bl	80019d0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	4b27      	ldr	r3, [pc, #156]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da4:	4a26      	ldr	r2, [pc, #152]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000da6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000daa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dac:	4b24      	ldr	r3, [pc, #144]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000db4:	613b      	str	r3, [r7, #16]
 8000db6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	4b20      	ldr	r3, [pc, #128]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc0:	4a1f      	ldr	r2, [pc, #124]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dcc:	f003 0301 	and.w	r3, r3, #1
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ddc:	4a18      	ldr	r2, [pc, #96]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000dde:	f043 0304 	orr.w	r3, r3, #4
 8000de2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de4:	4b16      	ldr	r3, [pc, #88]	@ (8000e40 <HAL_I2S_MspInit+0xf4>)
 8000de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de8:	f003 0304 	and.w	r3, r3, #4
 8000dec:	60bb      	str	r3, [r7, #8]
 8000dee:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000df0:	2310      	movs	r3, #16
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e00:	2306      	movs	r3, #6
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000e04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e08:	4619      	mov	r1, r3
 8000e0a:	480e      	ldr	r0, [pc, #56]	@ (8000e44 <HAL_I2S_MspInit+0xf8>)
 8000e0c:	f002 fad2 	bl	80033b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8000e10:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e22:	2306      	movs	r3, #6
 8000e24:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <HAL_I2S_MspInit+0xfc>)
 8000e2e:	f002 fac1 	bl	80033b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000e32:	bf00      	nop
 8000e34:	3738      	adds	r7, #56	@ 0x38
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40003c00 	.word	0x40003c00
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40020000 	.word	0x40020000
 8000e48:	40020800 	.word	0x40020800

08000e4c <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	460b      	mov	r3, r1
 8000e56:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	81bb      	strh	r3, [r7, #12]
 8000e60:	e009      	b.n	8000e76 <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 8000e62:	89bb      	ldrh	r3, [r7, #12]
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	4413      	add	r3, r2
 8000e68:	781a      	ldrb	r2, [r3, #0]
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
 8000e6c:	4053      	eors	r3, r2
 8000e6e:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000e70:	89bb      	ldrh	r3, [r7, #12]
 8000e72:	3301      	adds	r3, #1
 8000e74:	81bb      	strh	r3, [r7, #12]
 8000e76:	89ba      	ldrh	r2, [r7, #12]
 8000e78:	887b      	ldrh	r3, [r7, #2]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d3f1      	bcc.n	8000e62 <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 8000e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 8000e96:	4b1a      	ldr	r3, [pc, #104]	@ (8000f00 <LoRa_SetMode+0x74>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d02b      	beq.n	8000ef6 <LoRa_SetMode+0x6a>
 8000e9e:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <LoRa_SetMode+0x78>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d027      	beq.n	8000ef6 <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d110      	bne.n	8000ece <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 8000eac:	4b14      	ldr	r3, [pc, #80]	@ (8000f00 <LoRa_SetMode+0x74>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a15      	ldr	r2, [pc, #84]	@ (8000f08 <LoRa_SetMode+0x7c>)
 8000eb2:	8811      	ldrh	r1, [r2, #0]
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f002 fc18 	bl	80036ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <LoRa_SetMode+0x78>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a12      	ldr	r2, [pc, #72]	@ (8000f0c <LoRa_SetMode+0x80>)
 8000ec2:	8811      	ldrh	r1, [r2, #0]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 fc10 	bl	80036ec <HAL_GPIO_WritePin>
 8000ecc:	e00f      	b.n	8000eee <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000ece:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <LoRa_SetMode+0x74>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a0d      	ldr	r2, [pc, #52]	@ (8000f08 <LoRa_SetMode+0x7c>)
 8000ed4:	8811      	ldrh	r1, [r2, #0]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f002 fc07 	bl	80036ec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000ede:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <LoRa_SetMode+0x78>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <LoRa_SetMode+0x80>)
 8000ee4:	8811      	ldrh	r1, [r2, #0]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f002 fbff 	bl	80036ec <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000eee:	2032      	movs	r0, #50	@ 0x32
 8000ef0:	f002 f898 	bl	8003024 <HAL_Delay>
 8000ef4:	e000      	b.n	8000ef8 <LoRa_SetMode+0x6c>
        return;
 8000ef6:	bf00      	nop
}
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200001b4 	.word	0x200001b4
 8000f04:	200001bc 	.word	0x200001bc
 8000f08:	200001b8 	.word	0x200001b8
 8000f0c:	200001c0 	.word	0x200001c0

08000f10 <LoRa_Receiver_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Receiver_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
                        GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	603b      	str	r3, [r7, #0]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000f20:	4a1a      	ldr	r2, [pc, #104]	@ (8000f8c <LoRa_Receiver_Init+0x7c>)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000f26:	4a1a      	ldr	r2, [pc, #104]	@ (8000f90 <LoRa_Receiver_Init+0x80>)
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000f2c:	4a19      	ldr	r2, [pc, #100]	@ (8000f94 <LoRa_Receiver_Init+0x84>)
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000f32:	4a19      	ldr	r2, [pc, #100]	@ (8000f98 <LoRa_Receiver_Init+0x88>)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000f38:	4a18      	ldr	r2, [pc, #96]	@ (8000f9c <LoRa_Receiver_Init+0x8c>)
 8000f3a:	8b3b      	ldrh	r3, [r7, #24]
 8000f3c:	8013      	strh	r3, [r2, #0]

    rx_state = RX_STATE_WAIT_HEADER1;
 8000f3e:	4b18      	ldr	r3, [pc, #96]	@ (8000fa0 <LoRa_Receiver_Init+0x90>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
    rx_count = 0;
 8000f44:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <LoRa_Receiver_Init+0x94>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
    packet_ready = false;
 8000f4a:	4b17      	ldr	r3, [pc, #92]	@ (8000fa8 <LoRa_Receiver_Init+0x98>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
    memset(rx_packet, 0, PACKET_DATA_SIZE);
 8000f50:	2208      	movs	r2, #8
 8000f52:	2100      	movs	r1, #0
 8000f54:	4815      	ldr	r0, [pc, #84]	@ (8000fac <LoRa_Receiver_Init+0x9c>)
 8000f56:	f00b f8d3 	bl	800c100 <memset>
    memset(&received_data, 0, sizeof(LoRa_ReceivedData_t));
 8000f5a:	221c      	movs	r2, #28
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4814      	ldr	r0, [pc, #80]	@ (8000fb0 <LoRa_Receiver_Init+0xa0>)
 8000f60:	f00b f8ce 	bl	800c100 <memset>

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000f64:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <LoRa_Receiver_Init+0x7c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d00a      	beq.n	8000f82 <LoRa_Receiver_Init+0x72>
 8000f6c:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <LoRa_Receiver_Init+0x80>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d006      	beq.n	8000f82 <LoRa_Receiver_Init+0x72>
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <LoRa_Receiver_Init+0x88>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d002      	beq.n	8000f82 <LoRa_Receiver_Init+0x72>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f7ff ff85 	bl	8000e8c <LoRa_SetMode>
    }
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	200001b0 	.word	0x200001b0
 8000f90:	200001b4 	.word	0x200001b4
 8000f94:	200001b8 	.word	0x200001b8
 8000f98:	200001bc 	.word	0x200001bc
 8000f9c:	200001c0 	.word	0x200001c0
 8000fa0:	200001e0 	.word	0x200001e0
 8000fa4:	200001ed 	.word	0x200001ed
 8000fa8:	200001ee 	.word	0x200001ee
 8000fac:	200001e4 	.word	0x200001e4
 8000fb0:	200001c4 	.word	0x200001c4

08000fb4 <LoRa_Receiver_Configure>:
  * @note   MUST be called once during initialization
  * @note   Configuration MUST BE SAME as transmitter
  * @retval true if successful
  */
bool LoRa_Receiver_Configure(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
    if (huart_lora == NULL || M0_Port == NULL || M1_Port == NULL)
 8000fba:	4b20      	ldr	r3, [pc, #128]	@ (800103c <LoRa_Receiver_Configure+0x88>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d007      	beq.n	8000fd2 <LoRa_Receiver_Configure+0x1e>
 8000fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001040 <LoRa_Receiver_Configure+0x8c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <LoRa_Receiver_Configure+0x1e>
 8000fca:	4b1e      	ldr	r3, [pc, #120]	@ (8001044 <LoRa_Receiver_Configure+0x90>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <LoRa_Receiver_Configure+0x22>
    {
        return false;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e02e      	b.n	8001034 <LoRa_Receiver_Configure+0x80>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f7ff ff58 	bl	8000e8c <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000fdc:	23c0      	movs	r3, #192	@ 0xc0
 8000fde:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000fe4:	2308      	movs	r3, #8
 8000fe6:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000fec:	2300      	movs	r3, #0
 8000fee:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000ff0:	2362      	movs	r3, #98	@ 0x62
 8000ff2:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000ff4:	23a0      	movs	r3, #160	@ 0xa0
 8000ff6:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000ff8:	2317      	movs	r3, #23
 8000ffa:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000ffc:	2384      	movs	r3, #132	@ 0x84
 8000ffe:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8001000:	2300      	movs	r3, #0
 8001002:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8001004:	2300      	movs	r3, #0
 8001006:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8001008:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <LoRa_Receiver_Configure+0x88>)
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	1d39      	adds	r1, r7, #4
 800100e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001012:	220b      	movs	r2, #11
 8001014:	f005 ffce 	bl	8006fb4 <HAL_UART_Transmit>
 8001018:	4603      	mov	r3, r0
 800101a:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 800101c:	2064      	movs	r0, #100	@ 0x64
 800101e:	f002 f801 	bl	8003024 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff ff32 	bl	8000e8c <LoRa_SetMode>

    return (status == HAL_OK);
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	2b00      	cmp	r3, #0
 800102c:	bf0c      	ite	eq
 800102e:	2301      	moveq	r3, #1
 8001030:	2300      	movne	r3, #0
 8001032:	b2db      	uxtb	r3, r3
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	200001b0 	.word	0x200001b0
 8001040:	200001b4 	.word	0x200001b4
 8001044:	200001bc 	.word	0x200001bc

08001048 <LoRa_Receiver_StartListening>:
/**
  * @brief  Start listening for LoRa data (using interrupt)
  * @retval None
  */
void LoRa_Receiver_StartListening(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
    if (huart_lora != NULL)
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <LoRa_Receiver_StartListening+0x20>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d006      	beq.n	8001062 <LoRa_Receiver_StartListening+0x1a>
    {
        // Start receiving data in interrupt mode (one byte at a time)
        HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8001054:	4b04      	ldr	r3, [pc, #16]	@ (8001068 <LoRa_Receiver_StartListening+0x20>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2201      	movs	r2, #1
 800105a:	4904      	ldr	r1, [pc, #16]	@ (800106c <LoRa_Receiver_StartListening+0x24>)
 800105c:	4618      	mov	r0, r3
 800105e:	f006 f834 	bl	80070ca <HAL_UART_Receive_IT>
    }
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200001b0 	.word	0x200001b0
 800106c:	200001ec 	.word	0x200001ec

08001070 <LoRa_Receiver_IsDataAvailable>:
/**
  * @brief  Check if data packet is available
  * @retval true if packet ready, false otherwise
  */
bool LoRa_Receiver_IsDataAvailable(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
    return packet_ready;
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <LoRa_Receiver_IsDataAvailable+0x14>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	b2db      	uxtb	r3, r3
}
 800107a:	4618      	mov	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	200001ee 	.word	0x200001ee

08001088 <LoRa_Receiver_GetData>:
  * @brief  Get received data packet
  * @param  data: pointer to LoRa_ReceivedData_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_Receiver_GetData(LoRa_ReceivedData_t *data)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    if (!packet_ready || data == NULL)
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <LoRa_Receiver_GetData+0x3c>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f083 0301 	eor.w	r3, r3, #1
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b00      	cmp	r3, #0
 800109e:	d102      	bne.n	80010a6 <LoRa_Receiver_GetData+0x1e>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d101      	bne.n	80010aa <LoRa_Receiver_GetData+0x22>
    {
        return false;
 80010a6:	2300      	movs	r3, #0
 80010a8:	e008      	b.n	80010bc <LoRa_Receiver_GetData+0x34>
    }

    // Copy data
    memcpy(data, &received_data, sizeof(LoRa_ReceivedData_t));
 80010aa:	221c      	movs	r2, #28
 80010ac:	4906      	ldr	r1, [pc, #24]	@ (80010c8 <LoRa_Receiver_GetData+0x40>)
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f00b f854 	bl	800c15c <memcpy>

    // Reset flag
    packet_ready = false;
 80010b4:	4b03      	ldr	r3, [pc, #12]	@ (80010c4 <LoRa_Receiver_GetData+0x3c>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]

    return true;
 80010ba:	2301      	movs	r3, #1
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200001ee 	.word	0x200001ee
 80010c8:	200001c4 	.word	0x200001c4

080010cc <LoRa_Receiver_IRQHandler>:
  * @note   This function should be called from HAL_UART_RxCpltCallback
  * @note   Uses state machine for packet synchronization
  * @retval None
  */
void LoRa_Receiver_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
    if (huart_lora == NULL) return;
 80010d2:	4b32      	ldr	r3, [pc, #200]	@ (800119c <LoRa_Receiver_IRQHandler+0xd0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d05c      	beq.n	8001194 <LoRa_Receiver_IRQHandler+0xc8>

    switch (rx_state)
 80010da:	4b31      	ldr	r3, [pc, #196]	@ (80011a0 <LoRa_Receiver_IRQHandler+0xd4>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b03      	cmp	r3, #3
 80010e0:	d850      	bhi.n	8001184 <LoRa_Receiver_IRQHandler+0xb8>
 80010e2:	a201      	add	r2, pc, #4	@ (adr r2, 80010e8 <LoRa_Receiver_IRQHandler+0x1c>)
 80010e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010e8:	080010f9 	.word	0x080010f9
 80010ec:	08001109 	.word	0x08001109
 80010f0:	08001127 	.word	0x08001127
 80010f4:	08001151 	.word	0x08001151
    {
        case RX_STATE_WAIT_HEADER1:
            if (rx_byte == PACKET_HEADER1)  // Wait for 0xAA
 80010f8:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <LoRa_Receiver_IRQHandler+0xd8>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2baa      	cmp	r3, #170	@ 0xaa
 80010fe:	d13e      	bne.n	800117e <LoRa_Receiver_IRQHandler+0xb2>
            {
                rx_state = RX_STATE_WAIT_HEADER2;
 8001100:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <LoRa_Receiver_IRQHandler+0xd4>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001106:	e03a      	b.n	800117e <LoRa_Receiver_IRQHandler+0xb2>

        case RX_STATE_WAIT_HEADER2:
            if (rx_byte == PACKET_HEADER2)  // Wait for 0x55
 8001108:	4b26      	ldr	r3, [pc, #152]	@ (80011a4 <LoRa_Receiver_IRQHandler+0xd8>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b55      	cmp	r3, #85	@ 0x55
 800110e:	d106      	bne.n	800111e <LoRa_Receiver_IRQHandler+0x52>
            {
                rx_state = RX_STATE_RECEIVING_DATA;
 8001110:	4b23      	ldr	r3, [pc, #140]	@ (80011a0 <LoRa_Receiver_IRQHandler+0xd4>)
 8001112:	2202      	movs	r2, #2
 8001114:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8001116:	4b24      	ldr	r3, [pc, #144]	@ (80011a8 <LoRa_Receiver_IRQHandler+0xdc>)
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]
            else
            {
                // Wrong header, go back to waiting
                rx_state = RX_STATE_WAIT_HEADER1;
            }
            break;
 800111c:	e032      	b.n	8001184 <LoRa_Receiver_IRQHandler+0xb8>
                rx_state = RX_STATE_WAIT_HEADER1;
 800111e:	4b20      	ldr	r3, [pc, #128]	@ (80011a0 <LoRa_Receiver_IRQHandler+0xd4>)
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
            break;
 8001124:	e02e      	b.n	8001184 <LoRa_Receiver_IRQHandler+0xb8>

        case RX_STATE_RECEIVING_DATA:
            // Collect 8 bytes of data
            rx_packet[rx_count++] = rx_byte;
 8001126:	4b20      	ldr	r3, [pc, #128]	@ (80011a8 <LoRa_Receiver_IRQHandler+0xdc>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	1c5a      	adds	r2, r3, #1
 800112e:	b2d1      	uxtb	r1, r2
 8001130:	4a1d      	ldr	r2, [pc, #116]	@ (80011a8 <LoRa_Receiver_IRQHandler+0xdc>)
 8001132:	7011      	strb	r1, [r2, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <LoRa_Receiver_IRQHandler+0xd8>)
 8001138:	7819      	ldrb	r1, [r3, #0]
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <LoRa_Receiver_IRQHandler+0xe0>)
 800113c:	5499      	strb	r1, [r3, r2]

            if (rx_count >= PACKET_DATA_SIZE)
 800113e:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <LoRa_Receiver_IRQHandler+0xdc>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	b2db      	uxtb	r3, r3
 8001144:	2b07      	cmp	r3, #7
 8001146:	d91c      	bls.n	8001182 <LoRa_Receiver_IRQHandler+0xb6>
            {
                rx_state = RX_STATE_WAIT_CHECKSUM;
 8001148:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <LoRa_Receiver_IRQHandler+0xd4>)
 800114a:	2203      	movs	r2, #3
 800114c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800114e:	e018      	b.n	8001182 <LoRa_Receiver_IRQHandler+0xb6>

        case RX_STATE_WAIT_CHECKSUM:
            // Validate checksum
            {
                uint8_t calculated_checksum = LoRa_CalculateChecksum(rx_packet, PACKET_DATA_SIZE);
 8001150:	2108      	movs	r1, #8
 8001152:	4816      	ldr	r0, [pc, #88]	@ (80011ac <LoRa_Receiver_IRQHandler+0xe0>)
 8001154:	f7ff fe7a 	bl	8000e4c <LoRa_CalculateChecksum>
 8001158:	4603      	mov	r3, r0
 800115a:	71fb      	strb	r3, [r7, #7]

                if (calculated_checksum == rx_byte)
 800115c:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <LoRa_Receiver_IRQHandler+0xd8>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	79fa      	ldrb	r2, [r7, #7]
 8001162:	429a      	cmp	r2, r3
 8001164:	d104      	bne.n	8001170 <LoRa_Receiver_IRQHandler+0xa4>
                {
                    // Checksum valid! Parse packet
                    LoRa_ParseBinaryPacket();
 8001166:	f000 f825 	bl	80011b4 <LoRa_ParseBinaryPacket>
                    packet_ready = true;
 800116a:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <LoRa_Receiver_IRQHandler+0xe4>)
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
                }
                // else: Checksum invalid, discard packet

                // Reset state machine for next packet
                rx_state = RX_STATE_WAIT_HEADER1;
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <LoRa_Receiver_IRQHandler+0xd4>)
 8001172:	2200      	movs	r2, #0
 8001174:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8001176:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <LoRa_Receiver_IRQHandler+0xdc>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800117c:	e002      	b.n	8001184 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 800117e:	bf00      	nop
 8001180:	e000      	b.n	8001184 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 8001182:	bf00      	nop
    }

    // Continue receiving next byte
    HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8001184:	4b05      	ldr	r3, [pc, #20]	@ (800119c <LoRa_Receiver_IRQHandler+0xd0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2201      	movs	r2, #1
 800118a:	4906      	ldr	r1, [pc, #24]	@ (80011a4 <LoRa_Receiver_IRQHandler+0xd8>)
 800118c:	4618      	mov	r0, r3
 800118e:	f005 ff9c 	bl	80070ca <HAL_UART_Receive_IT>
 8001192:	e000      	b.n	8001196 <LoRa_Receiver_IRQHandler+0xca>
    if (huart_lora == NULL) return;
 8001194:	bf00      	nop
}
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001b0 	.word	0x200001b0
 80011a0:	200001e0 	.word	0x200001e0
 80011a4:	200001ec 	.word	0x200001ec
 80011a8:	200001ed 	.word	0x200001ed
 80011ac:	200001e4 	.word	0x200001e4
 80011b0:	200001ee 	.word	0x200001ee

080011b4 <LoRa_ParseBinaryPacket>:
  *         Byte 5: r1
  *         Byte 6-7: switches (2 bytes bit-packed)
  * @retval None
  */
static void LoRa_ParseBinaryPacket(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
    // Direct copy from packet buffer
    received_data.joy_left_x = rx_packet[0];
 80011ba:	4b55      	ldr	r3, [pc, #340]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	4b54      	ldr	r3, [pc, #336]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80011c2:	801a      	strh	r2, [r3, #0]
    received_data.joy_left_y = rx_packet[1];
 80011c4:	4b52      	ldr	r3, [pc, #328]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b52      	ldr	r3, [pc, #328]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80011cc:	805a      	strh	r2, [r3, #2]
    received_data.joy_right_x = rx_packet[2];
 80011ce:	4b50      	ldr	r3, [pc, #320]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011d0:	789b      	ldrb	r3, [r3, #2]
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80011d6:	80da      	strh	r2, [r3, #6]
    received_data.joy_right_y = rx_packet[3];
 80011d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011da:	78db      	ldrb	r3, [r3, #3]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b4d      	ldr	r3, [pc, #308]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80011e0:	811a      	strh	r2, [r3, #8]
    received_data.r8 = rx_packet[4];
 80011e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011e4:	791b      	ldrb	r3, [r3, #4]
 80011e6:	461a      	mov	r2, r3
 80011e8:	4b4a      	ldr	r3, [pc, #296]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80011ea:	831a      	strh	r2, [r3, #24]
    received_data.r1 = rx_packet[5];
 80011ec:	4b48      	ldr	r3, [pc, #288]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011ee:	795b      	ldrb	r3, [r3, #5]
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b48      	ldr	r3, [pc, #288]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80011f4:	82da      	strh	r2, [r3, #22]

    // Extract bit-packed switches from bytes 6-7
    uint16_t switches = (rx_packet[7] << 8) | rx_packet[6];
 80011f6:	4b46      	ldr	r3, [pc, #280]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 80011f8:	79db      	ldrb	r3, [r3, #7]
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	4b44      	ldr	r3, [pc, #272]	@ (8001310 <LoRa_ParseBinaryPacket+0x15c>)
 8001200:	799b      	ldrb	r3, [r3, #6]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	80fb      	strh	r3, [r7, #6]
    received_data.joy_left_btn1 = (switches >> 0) & 0x01;
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b3f      	ldr	r3, [pc, #252]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 8001216:	711a      	strb	r2, [r3, #4]
    received_data.joy_left_btn2 = (switches >> 1) & 0x01;
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	085b      	lsrs	r3, r3, #1
 800121c:	b29b      	uxth	r3, r3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b3b      	ldr	r3, [pc, #236]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 8001228:	715a      	strb	r2, [r3, #5]
    received_data.joy_right_btn1 = (switches >> 2) & 0x01;
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	089b      	lsrs	r3, r3, #2
 800122e:	b29b      	uxth	r3, r3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	b2da      	uxtb	r2, r3
 8001238:	4b36      	ldr	r3, [pc, #216]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 800123a:	729a      	strb	r2, [r3, #10]
    received_data.joy_right_btn2 = (switches >> 3) & 0x01;
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	08db      	lsrs	r3, r3, #3
 8001240:	b29b      	uxth	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4b32      	ldr	r3, [pc, #200]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 800124c:	72da      	strb	r2, [r3, #11]
    received_data.s0 = (switches >> 4) & 0x01;
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	b29b      	uxth	r3, r3
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	b2da      	uxtb	r2, r3
 800125c:	4b2d      	ldr	r3, [pc, #180]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 800125e:	731a      	strb	r2, [r3, #12]
    received_data.s1_1 = (switches >> 5) & 0x01;
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	095b      	lsrs	r3, r3, #5
 8001264:	b29b      	uxth	r3, r3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b29      	ldr	r3, [pc, #164]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 8001270:	735a      	strb	r2, [r3, #13]
    received_data.s1_2 = (switches >> 6) & 0x01;
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	099b      	lsrs	r3, r3, #6
 8001276:	b29b      	uxth	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	4b24      	ldr	r3, [pc, #144]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 8001282:	739a      	strb	r2, [r3, #14]
    received_data.s2_1 = (switches >> 7) & 0x01;
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	09db      	lsrs	r3, r3, #7
 8001288:	b29b      	uxth	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b20      	ldr	r3, [pc, #128]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 8001294:	73da      	strb	r2, [r3, #15]
    received_data.s2_2 = (switches >> 8) & 0x01;
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	b29b      	uxth	r3, r3
 800129c:	b2db      	uxtb	r3, r3
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80012a6:	741a      	strb	r2, [r3, #16]
    received_data.s4_1 = (switches >> 9) & 0x01;
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	0a5b      	lsrs	r3, r3, #9
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80012b8:	745a      	strb	r2, [r3, #17]
    received_data.s4_2 = (switches >> 10) & 0x01;
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	0a9b      	lsrs	r3, r3, #10
 80012be:	b29b      	uxth	r3, r3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80012ca:	749a      	strb	r2, [r3, #18]
    received_data.s5_1 = (switches >> 11) & 0x01;
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	0adb      	lsrs	r3, r3, #11
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80012dc:	74da      	strb	r2, [r3, #19]
    received_data.s5_2 = (switches >> 12) & 0x01;
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	0b1b      	lsrs	r3, r3, #12
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 80012ee:	751a      	strb	r2, [r3, #20]
    received_data.motor_active = (switches >> 13) & 0x01;  // Motor starter trigger
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	0b5b      	lsrs	r3, r3, #13
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	f003 0301 	and.w	r3, r3, #1
 80012fc:	b2da      	uxtb	r2, r3
 80012fe:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <LoRa_ParseBinaryPacket+0x160>)
 8001300:	769a      	strb	r2, [r3, #26]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	200001e4 	.word	0x200001e4
 8001314:	200001c4 	.word	0x200001c4

08001318 <HAL_UART_RxCpltCallback>:
  * @brief  UART receive complete callback
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a04      	ldr	r2, [pc, #16]	@ (8001338 <HAL_UART_RxCpltCallback+0x20>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d101      	bne.n	800132e <HAL_UART_RxCpltCallback+0x16>
    {
        LoRa_Receiver_IRQHandler();
 800132a:	f7ff fecf 	bl	80010cc <LoRa_Receiver_IRQHandler>
    }
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40011000 	.word	0x40011000

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133e:	b0f7      	sub	sp, #476	@ 0x1dc
 8001340:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001342:	f001 fdfd 	bl	8002f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001346:	f000 fad9 	bl	80018fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134a:	f7ff fbcf 	bl	8000aec <MX_GPIO_Init>
  MX_I2S3_Init();
 800134e:	f7ff fccf 	bl	8000cf0 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001352:	f000 ff79 	bl	8002248 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001356:	f001 fd4f 	bl	8002df8 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800135a:	f00a f983 	bl	800b664 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800135e:	f001 f86f 	bl	8002440 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001362:	f001 f93b 	bl	80025dc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001366:	f001 f9cf 	bl	8002708 <MX_TIM3_Init>
  MX_TIM4_Init();
 800136a:	f001 fa65 	bl	8002838 <MX_TIM4_Init>
  MX_TIM8_Init();
 800136e:	f001 fafb 	bl	8002968 <MX_TIM8_Init>
  // If no data received from transmitter for COMM_TIMEOUT_MS,
  // smoothly transition all PWM outputs to 0 to prevent runaway robot!
  #define COMM_TIMEOUT_MS         500     // 500ms timeout (10 missed packets @ 50ms rate)
  #define SAFETY_TRANSITION_STEPS 20      // 20 steps for smooth transition to 0

  uint32_t last_data_received_time = 0;   // Timestamp of last valid LoRa packet
 8001372:	2300      	movs	r3, #0
 8001374:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  uint8_t safety_mode_active = 0;         // 1 = timeout detected, transitioning to safe state
 8001378:	2300      	movs	r3, #0
 800137a:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
  uint8_t safety_transition_step = 0;     // Current step in smooth transition (0-20)
 800137e:	2300      	movs	r3, #0
 8001380:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
  uint8_t pwm_backup[PWM_CHANNEL_COUNT];  // Backup of PWM values before safety transition

  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;  // PE4=M0, PE5=M1
 8001394:	2330      	movs	r3, #48	@ 0x30
 8001396:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013ac:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 80013b0:	4619      	mov	r1, r3
 80013b2:	4843      	ldr	r0, [pc, #268]	@ (80014c0 <main+0x184>)
 80013b4:	f001 fffe 	bl	80033b4 <HAL_GPIO_Init>

  // Initialize LoRa receiver
  LoRa_Receiver_Init(&huart1, GPIOE, GPIO_PIN_4, GPIOE, GPIO_PIN_5);
 80013b8:	2320      	movs	r3, #32
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	4b40      	ldr	r3, [pc, #256]	@ (80014c0 <main+0x184>)
 80013be:	2210      	movs	r2, #16
 80013c0:	493f      	ldr	r1, [pc, #252]	@ (80014c0 <main+0x184>)
 80013c2:	4840      	ldr	r0, [pc, #256]	@ (80014c4 <main+0x188>)
 80013c4:	f7ff fda4 	bl	8000f10 <LoRa_Receiver_Init>

  // Wait for USB to be ready (reduced from 2000ms)
  HAL_Delay(1000);
 80013c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013cc:	f001 fe2a 	bl	8003024 <HAL_Delay>

  // Send startup message to USB
  char *startup_msg = "\r\n=================================\r\n";
 80013d0:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <main+0x18c>)
 80013d2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 80013d6:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80013da:	f7fe fef9 	bl	80001d0 <strlen>
 80013de:	4603      	mov	r3, r0
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	4619      	mov	r1, r3
 80013e4:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80013e8:	f00a f9fa 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(20);
 80013ec:	2014      	movs	r0, #20
 80013ee:	f001 fe19 	bl	8003024 <HAL_Delay>

  char *title_msg = "   LoRa Receiver Started\r\n";
 80013f2:	4b36      	ldr	r3, [pc, #216]	@ (80014cc <main+0x190>)
 80013f4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 80013f8:	f8d7 017c 	ldr.w	r0, [r7, #380]	@ 0x17c
 80013fc:	f7fe fee8 	bl	80001d0 <strlen>
 8001400:	4603      	mov	r3, r0
 8001402:	b29b      	uxth	r3, r3
 8001404:	4619      	mov	r1, r3
 8001406:	f8d7 017c 	ldr.w	r0, [r7, #380]	@ 0x17c
 800140a:	f00a f9e9 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(20);
 800140e:	2014      	movs	r0, #20
 8001410:	f001 fe08 	bl	8003024 <HAL_Delay>

  char *port_msg = "   STM32F401CCU6 - UART1\r\n";
 8001414:	4b2e      	ldr	r3, [pc, #184]	@ (80014d0 <main+0x194>)
 8001416:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
  CDC_Transmit_FS((uint8_t*)port_msg, strlen(port_msg));
 800141a:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 800141e:	f7fe fed7 	bl	80001d0 <strlen>
 8001422:	4603      	mov	r3, r0
 8001424:	b29b      	uxth	r3, r3
 8001426:	4619      	mov	r1, r3
 8001428:	f8d7 0178 	ldr.w	r0, [r7, #376]	@ 0x178
 800142c:	f00a f9d8 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(20);
 8001430:	2014      	movs	r0, #20
 8001432:	f001 fdf7 	bl	8003024 <HAL_Delay>

  char *pin_msg = "   RX: PA10 | TX: PA9\r\n";
 8001436:	4b27      	ldr	r3, [pc, #156]	@ (80014d4 <main+0x198>)
 8001438:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
  CDC_Transmit_FS((uint8_t*)pin_msg, strlen(pin_msg));
 800143c:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 8001440:	f7fe fec6 	bl	80001d0 <strlen>
 8001444:	4603      	mov	r3, r0
 8001446:	b29b      	uxth	r3, r3
 8001448:	4619      	mov	r1, r3
 800144a:	f8d7 0174 	ldr.w	r0, [r7, #372]	@ 0x174
 800144e:	f00a f9c7 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(20);
 8001452:	2014      	movs	r0, #20
 8001454:	f001 fde6 	bl	8003024 <HAL_Delay>

  char *end_msg = "=================================\r\n\r\n";
 8001458:	4b1f      	ldr	r3, [pc, #124]	@ (80014d8 <main+0x19c>)
 800145a:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 800145e:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 8001462:	f7fe feb5 	bl	80001d0 <strlen>
 8001466:	4603      	mov	r3, r0
 8001468:	b29b      	uxth	r3, r3
 800146a:	4619      	mov	r1, r3
 800146c:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 8001470:	f00a f9b6 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(50);
 8001474:	2032      	movs	r0, #50	@ 0x32
 8001476:	f001 fdd5 	bl	8003024 <HAL_Delay>

  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <main+0x1a0>)
 800147c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 8001480:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 8001484:	f7fe fea4 	bl	80001d0 <strlen>
 8001488:	4603      	mov	r3, r0
 800148a:	b29b      	uxth	r3, r3
 800148c:	4619      	mov	r1, r3
 800148e:	f8d7 016c 	ldr.w	r0, [r7, #364]	@ 0x16c
 8001492:	f00a f9a5 	bl	800b7e0 <CDC_Transmit_FS>

  if (LoRa_Receiver_Configure())
 8001496:	f7ff fd8d 	bl	8000fb4 <LoRa_Receiver_Configure>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d021      	beq.n	80014e4 <main+0x1a8>
  {
      char *success_msg = "LoRa configured successfully!\r\n\r\n";
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <main+0x1a4>)
 80014a2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
 80014a6:	f8d7 0164 	ldr.w	r0, [r7, #356]	@ 0x164
 80014aa:	f7fe fe91 	bl	80001d0 <strlen>
 80014ae:	4603      	mov	r3, r0
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	4619      	mov	r1, r3
 80014b4:	f8d7 0164 	ldr.w	r0, [r7, #356]	@ 0x164
 80014b8:	f00a f992 	bl	800b7e0 <CDC_Transmit_FS>
 80014bc:	e020      	b.n	8001500 <main+0x1c4>
 80014be:	bf00      	nop
 80014c0:	40021000 	.word	0x40021000
 80014c4:	200003ec 	.word	0x200003ec
 80014c8:	0800ca28 	.word	0x0800ca28
 80014cc:	0800ca50 	.word	0x0800ca50
 80014d0:	0800ca6c 	.word	0x0800ca6c
 80014d4:	0800ca88 	.word	0x0800ca88
 80014d8:	0800caa0 	.word	0x0800caa0
 80014dc:	0800cac8 	.word	0x0800cac8
 80014e0:	0800cae0 	.word	0x0800cae0
  }
  else
  {
      char *fail_msg = "LoRa configuration failed!\r\n\r\n";
 80014e4:	4bb5      	ldr	r3, [pc, #724]	@ (80017bc <main+0x480>)
 80014e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 80014ea:	f8d7 0168 	ldr.w	r0, [r7, #360]	@ 0x168
 80014ee:	f7fe fe6f 	bl	80001d0 <strlen>
 80014f2:	4603      	mov	r3, r0
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	4619      	mov	r1, r3
 80014f8:	f8d7 0168 	ldr.w	r0, [r7, #360]	@ 0x168
 80014fc:	f00a f970 	bl	800b7e0 <CDC_Transmit_FS>
  }

  HAL_Delay(50);
 8001500:	2032      	movs	r0, #50	@ 0x32
 8001502:	f001 fd8f 	bl	8003024 <HAL_Delay>

  // Send startup info
  char *format_msg = "Format: JL:x,y,b1,b2 JR:x,y,b1,b2 POT:R8=x,R1=x SW:S0=x,S1=xx,S2=xx,S4=xx,S5=xx\r\n\r\n";
 8001506:	4bae      	ldr	r3, [pc, #696]	@ (80017c0 <main+0x484>)
 8001508:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  CDC_Transmit_FS((uint8_t*)format_msg, strlen(format_msg));
 800150c:	f8d7 0160 	ldr.w	r0, [r7, #352]	@ 0x160
 8001510:	f7fe fe5e 	bl	80001d0 <strlen>
 8001514:	4603      	mov	r3, r0
 8001516:	b29b      	uxth	r3, r3
 8001518:	4619      	mov	r1, r3
 800151a:	f8d7 0160 	ldr.w	r0, [r7, #352]	@ 0x160
 800151e:	f00a f95f 	bl	800b7e0 <CDC_Transmit_FS>

  HAL_Delay(50);
 8001522:	2032      	movs	r0, #50	@ 0x32
 8001524:	f001 fd7e 	bl	8003024 <HAL_Delay>

  char *waiting_msg = "Waiting for LoRa data...\r\n\r\n";
 8001528:	4ba6      	ldr	r3, [pc, #664]	@ (80017c4 <main+0x488>)
 800152a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 800152e:	f8d7 015c 	ldr.w	r0, [r7, #348]	@ 0x15c
 8001532:	f7fe fe4d 	bl	80001d0 <strlen>
 8001536:	4603      	mov	r3, r0
 8001538:	b29b      	uxth	r3, r3
 800153a:	4619      	mov	r1, r3
 800153c:	f8d7 015c 	ldr.w	r0, [r7, #348]	@ 0x15c
 8001540:	f00a f94e 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(50);
 8001544:	2032      	movs	r0, #50	@ 0x32
 8001546:	f001 fd6d 	bl	8003024 <HAL_Delay>

  // Start listening for LoRa data
  LoRa_Receiver_StartListening();
 800154a:	f7ff fd7d 	bl	8001048 <LoRa_Receiver_StartListening>

  // Initialize control system (PWM outputs)
  Control_Init();
 800154e:	f7ff f80f 	bl	8000570 <Control_Init>

  char *control_msg = "Control system initialized - Ready!\r\n\r\n";
 8001552:	4b9d      	ldr	r3, [pc, #628]	@ (80017c8 <main+0x48c>)
 8001554:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
  CDC_Transmit_FS((uint8_t*)control_msg, strlen(control_msg));
 8001558:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800155c:	f7fe fe38 	bl	80001d0 <strlen>
 8001560:	4603      	mov	r3, r0
 8001562:	b29b      	uxth	r3, r3
 8001564:	4619      	mov	r1, r3
 8001566:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800156a:	f00a f939 	bl	800b7e0 <CDC_Transmit_FS>
  HAL_Delay(50);
 800156e:	2032      	movs	r0, #50	@ 0x32
 8001570:	f001 fd58 	bl	8003024 <HAL_Delay>

  // Initialize safety timeout - give transmitter time to start (1 second grace period)
  last_data_received_time = HAL_GetTick();
 8001574:	f001 fd4a 	bl	800300c <HAL_GetTick>
 8001578:	f8c7 018c 	str.w	r0, [r7, #396]	@ 0x18c
    /* USER CODE BEGIN 3 */

    // ========================================================================
    // COMMUNICATION TIMEOUT SAFETY WATCHDOG
    // ========================================================================
    uint32_t current_time = HAL_GetTick();
 800157c:	f001 fd46 	bl	800300c <HAL_GetTick>
 8001580:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154
    uint32_t time_since_last_data = current_time - last_data_received_time;
 8001584:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8001588:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

    // Check if new data is available
    if (LoRa_Receiver_IsDataAvailable())
 8001592:	f7ff fd6d 	bl	8001070 <LoRa_Receiver_IsDataAvailable>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 80a1 	beq.w	80016e0 <main+0x3a4>
    {
      // Get received data
      if (LoRa_Receiver_GetData(&lora_data))
 800159e:	488b      	ldr	r0, [pc, #556]	@ (80017cc <main+0x490>)
 80015a0:	f7ff fd72 	bl	8001088 <LoRa_Receiver_GetData>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 814b 	beq.w	8001842 <main+0x506>
      {
        // Update timestamp - we received valid data!
        last_data_received_time = current_time;
 80015ac:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80015b0:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c

        // If recovering from safety mode, restore normal operation
        if (safety_mode_active)
 80015b4:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d017      	beq.n	80015ec <main+0x2b0>
        {
          safety_mode_active = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
          safety_transition_step = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
          // PWM will be restored by Control_Update() below

          // EXIT SLEEP MODE: Set PE8 to LOW (normal mode)
          GPIOE->BSRR = (1<<(8+16));  // BR8 = reset PE8 to LOW
 80015c8:	4b81      	ldr	r3, [pc, #516]	@ (80017d0 <main+0x494>)
 80015ca:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80015ce:	619a      	str	r2, [r3, #24]

          // Send recovery message to USB
          char *recovery_msg = "\r\n*** COMM RESTORED! Resuming normal operation ***\r\n";
 80015d0:	4b80      	ldr	r3, [pc, #512]	@ (80017d4 <main+0x498>)
 80015d2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
          CDC_Transmit_FS((uint8_t*)recovery_msg, strlen(recovery_msg));
 80015d6:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 80015da:	f7fe fdf9 	bl	80001d0 <strlen>
 80015de:	4603      	mov	r3, r0
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	4619      	mov	r1, r3
 80015e4:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 80015e8:	f00a f8fa 	bl	800b7e0 <CDC_Transmit_FS>
        }

        // Update control outputs based on received data (normal operation)
        Control_Update(&lora_data);
 80015ec:	4877      	ldr	r0, [pc, #476]	@ (80017cc <main+0x490>)
 80015ee:	f7fe ffc7 	bl	8000580 <Control_Update>

        // Print to USB less frequently to avoid blocking
        // USB CDC_Transmit is SLOW and can cause delay if called too often
        static uint8_t usb_counter = 0;
        if (++usb_counter >= 10)  // Print USB every 10 packets (500ms) to minimize blocking
 80015f2:	4b79      	ldr	r3, [pc, #484]	@ (80017d8 <main+0x49c>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	3301      	adds	r3, #1
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4b77      	ldr	r3, [pc, #476]	@ (80017d8 <main+0x49c>)
 80015fc:	701a      	strb	r2, [r3, #0]
 80015fe:	4b76      	ldr	r3, [pc, #472]	@ (80017d8 <main+0x49c>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b09      	cmp	r3, #9
 8001604:	f240 811d 	bls.w	8001842 <main+0x506>
        {
          usb_counter = 0;
 8001608:	4b73      	ldr	r3, [pc, #460]	@ (80017d8 <main+0x49c>)
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]

          // Format human-readable string (matching transmitter format)
          char output_buffer[200];
          int len = snprintf(output_buffer, sizeof(output_buffer),
                             "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%d,R1=%d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
                             lora_data.joy_left_x,
 800160e:	4b6f      	ldr	r3, [pc, #444]	@ (80017cc <main+0x490>)
 8001610:	881b      	ldrh	r3, [r3, #0]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001612:	469c      	mov	ip, r3
                             lora_data.joy_left_y,
 8001614:	4b6d      	ldr	r3, [pc, #436]	@ (80017cc <main+0x490>)
 8001616:	885b      	ldrh	r3, [r3, #2]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001618:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             lora_data.joy_left_btn1,
 800161a:	4b6c      	ldr	r3, [pc, #432]	@ (80017cc <main+0x490>)
 800161c:	791b      	ldrb	r3, [r3, #4]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800161e:	62bb      	str	r3, [r7, #40]	@ 0x28
                             lora_data.joy_left_btn2,
 8001620:	4b6a      	ldr	r3, [pc, #424]	@ (80017cc <main+0x490>)
 8001622:	795b      	ldrb	r3, [r3, #5]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
                             lora_data.joy_right_x,
 8001626:	4b69      	ldr	r3, [pc, #420]	@ (80017cc <main+0x490>)
 8001628:	88db      	ldrh	r3, [r3, #6]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800162a:	623b      	str	r3, [r7, #32]
                             lora_data.joy_right_y,
 800162c:	4b67      	ldr	r3, [pc, #412]	@ (80017cc <main+0x490>)
 800162e:	891b      	ldrh	r3, [r3, #8]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001630:	61fb      	str	r3, [r7, #28]
                             lora_data.joy_right_btn1,
 8001632:	4b66      	ldr	r3, [pc, #408]	@ (80017cc <main+0x490>)
 8001634:	7a9b      	ldrb	r3, [r3, #10]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001636:	61bb      	str	r3, [r7, #24]
                             lora_data.joy_right_btn2,
 8001638:	4b64      	ldr	r3, [pc, #400]	@ (80017cc <main+0x490>)
 800163a:	7adb      	ldrb	r3, [r3, #11]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800163c:	617b      	str	r3, [r7, #20]
                             lora_data.r8,
 800163e:	4b63      	ldr	r3, [pc, #396]	@ (80017cc <main+0x490>)
 8001640:	8b1b      	ldrh	r3, [r3, #24]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001642:	613b      	str	r3, [r7, #16]
                             lora_data.r1,
 8001644:	4b61      	ldr	r3, [pc, #388]	@ (80017cc <main+0x490>)
 8001646:	8adb      	ldrh	r3, [r3, #22]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001648:	60fb      	str	r3, [r7, #12]
                             lora_data.s0,
 800164a:	4b60      	ldr	r3, [pc, #384]	@ (80017cc <main+0x490>)
 800164c:	7b1b      	ldrb	r3, [r3, #12]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800164e:	60bb      	str	r3, [r7, #8]
                             lora_data.s1_1,
 8001650:	4b5e      	ldr	r3, [pc, #376]	@ (80017cc <main+0x490>)
 8001652:	7b5b      	ldrb	r3, [r3, #13]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001654:	607b      	str	r3, [r7, #4]
                             lora_data.s1_2,
 8001656:	4b5d      	ldr	r3, [pc, #372]	@ (80017cc <main+0x490>)
 8001658:	7b9b      	ldrb	r3, [r3, #14]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800165a:	603b      	str	r3, [r7, #0]
                             lora_data.s2_1,
 800165c:	4b5b      	ldr	r3, [pc, #364]	@ (80017cc <main+0x490>)
 800165e:	7bdb      	ldrb	r3, [r3, #15]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001660:	461e      	mov	r6, r3
                             lora_data.s2_2,
 8001662:	4b5a      	ldr	r3, [pc, #360]	@ (80017cc <main+0x490>)
 8001664:	7c1b      	ldrb	r3, [r3, #16]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001666:	461d      	mov	r5, r3
                             lora_data.s4_1,
 8001668:	4b58      	ldr	r3, [pc, #352]	@ (80017cc <main+0x490>)
 800166a:	7c5b      	ldrb	r3, [r3, #17]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800166c:	461c      	mov	r4, r3
                             lora_data.s4_2,
 800166e:	4b57      	ldr	r3, [pc, #348]	@ (80017cc <main+0x490>)
 8001670:	7c9b      	ldrb	r3, [r3, #18]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001672:	4619      	mov	r1, r3
                             lora_data.s5_1,
 8001674:	4b55      	ldr	r3, [pc, #340]	@ (80017cc <main+0x490>)
 8001676:	7cdb      	ldrb	r3, [r3, #19]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001678:	461a      	mov	r2, r3
                             lora_data.s5_2);
 800167a:	4b54      	ldr	r3, [pc, #336]	@ (80017cc <main+0x490>)
 800167c:	7d1b      	ldrb	r3, [r3, #20]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800167e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8001682:	9311      	str	r3, [sp, #68]	@ 0x44
 8001684:	9210      	str	r2, [sp, #64]	@ 0x40
 8001686:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001688:	940e      	str	r4, [sp, #56]	@ 0x38
 800168a:	950d      	str	r5, [sp, #52]	@ 0x34
 800168c:	960c      	str	r6, [sp, #48]	@ 0x30
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	920b      	str	r2, [sp, #44]	@ 0x2c
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	920a      	str	r2, [sp, #40]	@ 0x28
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	9209      	str	r2, [sp, #36]	@ 0x24
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	9208      	str	r2, [sp, #32]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	9207      	str	r2, [sp, #28]
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	9206      	str	r2, [sp, #24]
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	9205      	str	r2, [sp, #20]
 80016aa:	69fa      	ldr	r2, [r7, #28]
 80016ac:	9204      	str	r2, [sp, #16]
 80016ae:	6a3a      	ldr	r2, [r7, #32]
 80016b0:	9203      	str	r2, [sp, #12]
 80016b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b4:	9202      	str	r2, [sp, #8]
 80016b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80016b8:	9201      	str	r2, [sp, #4]
 80016ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	4663      	mov	r3, ip
 80016c0:	4a46      	ldr	r2, [pc, #280]	@ (80017dc <main+0x4a0>)
 80016c2:	21c8      	movs	r1, #200	@ 0xc8
 80016c4:	f00a fce8 	bl	800c098 <sniprintf>
 80016c8:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c

          // Forward to USB CDC (print every 10th packet to minimize blocking delay)
          CDC_Transmit_FS((uint8_t*)output_buffer, len);
 80016cc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80016d6:	4611      	mov	r1, r2
 80016d8:	4618      	mov	r0, r3
 80016da:	f00a f881 	bl	800b7e0 <CDC_Transmit_FS>
 80016de:	e0b0      	b.n	8001842 <main+0x506>
    }

    // ========================================================================
    // SAFETY TIMEOUT: Smooth transition to 0 if no data received
    // ========================================================================
    else if (time_since_last_data > COMM_TIMEOUT_MS)
 80016e0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80016e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80016e8:	f240 80ab 	bls.w	8001842 <main+0x506>
    {
      // TIMEOUT DETECTED! No data received for more than 500ms
      // Smoothly transition all PWM outputs to 0 to prevent runaway robot

      if (!safety_mode_active)
 80016ec:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d138      	bne.n	8001766 <main+0x42a>
      {
        // First time entering safety mode - backup current PWM values
        safety_mode_active = 1;
 80016f4:	2301      	movs	r3, #1
 80016f6:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
        safety_transition_step = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a

        for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8001700:	2300      	movs	r3, #0
 8001702:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
 8001706:	e014      	b.n	8001732 <main+0x3f6>
        {
          pwm_backup[i] = PWM_GetDutyCycle((PWM_Channel_t)i);
 8001708:	f897 4189 	ldrb.w	r4, [r7, #393]	@ 0x189
 800170c:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8001710:	4618      	mov	r0, r3
 8001712:	f000 fd67 	bl	80021e4 <PWM_GetDutyCycle>
 8001716:	4603      	mov	r3, r0
 8001718:	461a      	mov	r2, r3
 800171a:	f504 73b0 	add.w	r3, r4, #352	@ 0x160
 800171e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001722:	440b      	add	r3, r1
 8001724:	f803 2c68 	strb.w	r2, [r3, #-104]
        for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8001728:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 800172c:	3301      	adds	r3, #1
 800172e:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
 8001732:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8001736:	2b13      	cmp	r3, #19
 8001738:	d9e6      	bls.n	8001708 <main+0x3cc>
        }

        // ENTER SLEEP MODE: Set PE8 to HIGH, PE6 to LOW
        GPIOE->BSRR = (1<<8);       // BS8 = set PE8 to HIGH
 800173a:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <main+0x494>)
 800173c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001740:	619a      	str	r2, [r3, #24]
        GPIOE->BSRR = (1<<(6+16));  // BR6 = reset PE6 to LOW
 8001742:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <main+0x494>)
 8001744:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001748:	619a      	str	r2, [r3, #24]

        // Send warning message to USB
        char *warning_msg = "\r\n*** COMM TIMEOUT! Entering sleep mode ***\r\n";
 800174a:	4b25      	ldr	r3, [pc, #148]	@ (80017e0 <main+0x4a4>)
 800174c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
        CDC_Transmit_FS((uint8_t*)warning_msg, strlen(warning_msg));
 8001750:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001754:	f7fe fd3c 	bl	80001d0 <strlen>
 8001758:	4603      	mov	r3, r0
 800175a:	b29b      	uxth	r3, r3
 800175c:	4619      	mov	r1, r3
 800175e:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001762:	f00a f83d 	bl	800b7e0 <CDC_Transmit_FS>
      }

      // Smooth transition: Gradually reduce all PWM to 0 over 20 steps
      // Each step runs every 10ms (in main loop), total transition = 200ms
      static uint32_t last_transition_step = 0;
      if (HAL_GetTick() - last_transition_step >= 10)  // 10ms per step
 8001766:	f001 fc51 	bl	800300c <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	4b1d      	ldr	r3, [pc, #116]	@ (80017e4 <main+0x4a8>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b09      	cmp	r3, #9
 8001774:	d965      	bls.n	8001842 <main+0x506>
      {
        last_transition_step = HAL_GetTick();
 8001776:	f001 fc49 	bl	800300c <HAL_GetTick>
 800177a:	4603      	mov	r3, r0
 800177c:	4a19      	ldr	r2, [pc, #100]	@ (80017e4 <main+0x4a8>)
 800177e:	6013      	str	r3, [r2, #0]

        if (safety_transition_step < SAFETY_TRANSITION_STEPS)
 8001780:	f897 318a 	ldrb.w	r3, [r7, #394]	@ 0x18a
 8001784:	2b13      	cmp	r3, #19
 8001786:	d85a      	bhi.n	800183e <main+0x502>
        {
          safety_transition_step++;
 8001788:	f897 318a 	ldrb.w	r3, [r7, #394]	@ 0x18a
 800178c:	3301      	adds	r3, #1
 800178e:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a

          // Calculate transition factor (1.0 → 0.0)
          float factor = 1.0f - ((float)safety_transition_step / (float)SAFETY_TRANSITION_STEPS);
 8001792:	f897 318a 	ldrb.w	r3, [r7, #394]	@ 0x18a
 8001796:	ee07 3a90 	vmov	s15, r3
 800179a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800179e:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80017a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017ae:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148

          // Apply smooth transition to all PWM channels
          for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 80017b2:	2300      	movs	r3, #0
 80017b4:	f887 3188 	strb.w	r3, [r7, #392]	@ 0x188
 80017b8:	e03c      	b.n	8001834 <main+0x4f8>
 80017ba:	bf00      	nop
 80017bc:	0800cb04 	.word	0x0800cb04
 80017c0:	0800cb24 	.word	0x0800cb24
 80017c4:	0800cb78 	.word	0x0800cb78
 80017c8:	0800cb98 	.word	0x0800cb98
 80017cc:	200001f0 	.word	0x200001f0
 80017d0:	40021000 	.word	0x40021000
 80017d4:	0800cbc0 	.word	0x0800cbc0
 80017d8:	2000020c 	.word	0x2000020c
 80017dc:	0800cbf8 	.word	0x0800cbf8
 80017e0:	0800cc5c 	.word	0x0800cc5c
 80017e4:	20000210 	.word	0x20000210
          {
            uint8_t new_duty = (uint8_t)(pwm_backup[i] * factor);
 80017e8:	f897 3188 	ldrb.w	r3, [r7, #392]	@ 0x188
 80017ec:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80017f0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80017f4:	4413      	add	r3, r2
 80017f6:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001802:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 8001806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800180a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800180e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8001812:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001816:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
            PWM_SetDutyCycle((PWM_Channel_t)i, new_duty);
 800181a:	f897 2147 	ldrb.w	r2, [r7, #327]	@ 0x147
 800181e:	f897 3188 	ldrb.w	r3, [r7, #392]	@ 0x188
 8001822:	4611      	mov	r1, r2
 8001824:	4618      	mov	r0, r3
 8001826:	f000 fc27 	bl	8002078 <PWM_SetDutyCycle>
          for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 800182a:	f897 3188 	ldrb.w	r3, [r7, #392]	@ 0x188
 800182e:	3301      	adds	r3, #1
 8001830:	f887 3188 	strb.w	r3, [r7, #392]	@ 0x188
 8001834:	f897 3188 	ldrb.w	r3, [r7, #392]	@ 0x188
 8001838:	2b13      	cmp	r3, #19
 800183a:	d9d5      	bls.n	80017e8 <main+0x4ac>
 800183c:	e001      	b.n	8001842 <main+0x506>
          }
        }
        else
        {
          // Transition complete - force all PWM to exact 0
          PWM_StopAll();
 800183e:	f000 fce7 	bl	8002210 <PWM_StopAll>
    // ========================================================================
    // Send PWM data via USB CDC for monitoring
    // Send every 100ms (10Hz) - independent of LoRa packet rate
    // ========================================================================
    static uint32_t last_pwm_send = 0;
    if (HAL_GetTick() - last_pwm_send >= 100)
 8001842:	f001 fbe3 	bl	800300c <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	4b2b      	ldr	r3, [pc, #172]	@ (80018f8 <main+0x5bc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b63      	cmp	r3, #99	@ 0x63
 8001850:	f67f ae94 	bls.w	800157c <main+0x240>
    {
      last_pwm_send = HAL_GetTick();
 8001854:	f001 fbda 	bl	800300c <HAL_GetTick>
 8001858:	4603      	mov	r3, r0
 800185a:	4a27      	ldr	r2, [pc, #156]	@ (80018f8 <main+0x5bc>)
 800185c:	6013      	str	r3, [r2, #0]

      // Create binary packet: Header(2) + PWM Data(20) + Checksum(1) = 23 bytes
      uint8_t pwm_packet[23];
      pwm_packet[0] = 0xAA;  // Header byte 1
 800185e:	23aa      	movs	r3, #170	@ 0xaa
 8001860:	f887 30fc 	strb.w	r3, [r7, #252]	@ 0xfc
      pwm_packet[1] = 0x55;  // Header byte 2
 8001864:	2355      	movs	r3, #85	@ 0x55
 8001866:	f887 30fd 	strb.w	r3, [r7, #253]	@ 0xfd

      // Get all 20 PWM duty cycle values (0-100%)
      for (uint8_t i = 0; i < 20; i++)
 800186a:	2300      	movs	r3, #0
 800186c:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
 8001870:	e015      	b.n	800189e <main+0x562>
      {
        pwm_packet[2 + i] = PWM_GetDutyCycle((PWM_Channel_t)i);
 8001872:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001876:	1c9c      	adds	r4, r3, #2
 8001878:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 800187c:	4618      	mov	r0, r3
 800187e:	f000 fcb1 	bl	80021e4 <PWM_GetDutyCycle>
 8001882:	4603      	mov	r3, r0
 8001884:	461a      	mov	r2, r3
 8001886:	f504 73b0 	add.w	r3, r4, #352	@ 0x160
 800188a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800188e:	440b      	add	r3, r1
 8001890:	f803 2c94 	strb.w	r2, [r3, #-148]
      for (uint8_t i = 0; i < 20; i++)
 8001894:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001898:	3301      	adds	r3, #1
 800189a:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
 800189e:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 80018a2:	2b13      	cmp	r3, #19
 80018a4:	d9e5      	bls.n	8001872 <main+0x536>
      }

      // Calculate XOR checksum of PWM data bytes
      uint8_t checksum = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
      for (uint8_t i = 2; i < 22; i++)
 80018ac:	2302      	movs	r3, #2
 80018ae:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
 80018b2:	e012      	b.n	80018da <main+0x59e>
      {
        checksum ^= pwm_packet[i];
 80018b4:	f897 3185 	ldrb.w	r3, [r7, #389]	@ 0x185
 80018b8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80018bc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80018c0:	4413      	add	r3, r2
 80018c2:	f813 2c94 	ldrb.w	r2, [r3, #-148]
 80018c6:	f897 3186 	ldrb.w	r3, [r7, #390]	@ 0x186
 80018ca:	4053      	eors	r3, r2
 80018cc:	f887 3186 	strb.w	r3, [r7, #390]	@ 0x186
      for (uint8_t i = 2; i < 22; i++)
 80018d0:	f897 3185 	ldrb.w	r3, [r7, #389]	@ 0x185
 80018d4:	3301      	adds	r3, #1
 80018d6:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
 80018da:	f897 3185 	ldrb.w	r3, [r7, #389]	@ 0x185
 80018de:	2b15      	cmp	r3, #21
 80018e0:	d9e8      	bls.n	80018b4 <main+0x578>
      }
      pwm_packet[22] = checksum;
 80018e2:	f897 3186 	ldrb.w	r3, [r7, #390]	@ 0x186
 80018e6:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

      // Send packet via USB CDC
      CDC_Transmit_FS(pwm_packet, 23);
 80018ea:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80018ee:	2117      	movs	r1, #23
 80018f0:	4618      	mov	r0, r3
 80018f2:	f009 ff75 	bl	800b7e0 <CDC_Transmit_FS>
  {
 80018f6:	e641      	b.n	800157c <main+0x240>
 80018f8:	20000214 	.word	0x20000214

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b094      	sub	sp, #80	@ 0x50
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 0320 	add.w	r3, r7, #32
 8001906:	2230      	movs	r2, #48	@ 0x30
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f00a fbf8 	bl	800c100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
 8001924:	4b28      	ldr	r3, [pc, #160]	@ (80019c8 <SystemClock_Config+0xcc>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001928:	4a27      	ldr	r2, [pc, #156]	@ (80019c8 <SystemClock_Config+0xcc>)
 800192a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001930:	4b25      	ldr	r3, [pc, #148]	@ (80019c8 <SystemClock_Config+0xcc>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800193c:	2300      	movs	r3, #0
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	4b22      	ldr	r3, [pc, #136]	@ (80019cc <SystemClock_Config+0xd0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a21      	ldr	r2, [pc, #132]	@ (80019cc <SystemClock_Config+0xd0>)
 8001946:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b1f      	ldr	r3, [pc, #124]	@ (80019cc <SystemClock_Config+0xd0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001958:	2301      	movs	r3, #1
 800195a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800195c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001962:	2302      	movs	r3, #2
 8001964:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001966:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800196a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800196c:	2308      	movs	r3, #8
 800196e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001970:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001974:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001976:	2302      	movs	r3, #2
 8001978:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800197a:	2307      	movs	r3, #7
 800197c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	4618      	mov	r0, r3
 8001984:	f003 fdbe 	bl	8005504 <HAL_RCC_OscConfig>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800198e:	f000 f81f 	bl	80019d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001992:	230f      	movs	r3, #15
 8001994:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001996:	2302      	movs	r3, #2
 8001998:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800199e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80019a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019aa:	f107 030c 	add.w	r3, r7, #12
 80019ae:	2105      	movs	r1, #5
 80019b0:	4618      	mov	r0, r3
 80019b2:	f004 f81f 	bl	80059f4 <HAL_RCC_ClockConfig>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80019bc:	f000 f808 	bl	80019d0 <Error_Handler>
  }
}
 80019c0:	bf00      	nop
 80019c2:	3750      	adds	r7, #80	@ 0x50
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40007000 	.word	0x40007000

080019d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d4:	b672      	cpsid	i
}
 80019d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <Error_Handler+0x8>

080019dc <PWM_Init>:
/**
  * @brief  Initialize all PWM channels
  * @retval None
  */
void PWM_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
    // Configure GPIO pins first
    PWM_ConfigureGPIO();
 80019e0:	f000 f80e 	bl	8001a00 <PWM_ConfigureGPIO>

    // Configure each timer with register access
    PWM_TIM1_Init();
 80019e4:	f000 f91e 	bl	8001c24 <PWM_TIM1_Init>
    PWM_TIM2_Init();
 80019e8:	f000 f98a 	bl	8001d00 <PWM_TIM2_Init>
    PWM_TIM3_Init();
 80019ec:	f000 fa06 	bl	8001dfc <PWM_TIM3_Init>
    PWM_TIM4_Init();
 80019f0:	f000 fa6c 	bl	8001ecc <PWM_TIM4_Init>
    PWM_TIM8_Init();
 80019f4:	f000 fad2 	bl	8001f9c <PWM_TIM8_Init>

    // Initialize all channels to 0%
    PWM_StopAll();
 80019f8:	f000 fc0a 	bl	8002210 <PWM_StopAll>
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <PWM_ConfigureGPIO>:
/**
  * @brief  Configure GPIO pins for PWM output (using register access)
  * @retval None
  */
static void PWM_ConfigureGPIO(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
    // Enable clocks
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN |
 8001a04:	4b7f      	ldr	r3, [pc, #508]	@ (8001c04 <PWM_ConfigureGPIO+0x204>)
 8001a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a08:	4a7e      	ldr	r2, [pc, #504]	@ (8001c04 <PWM_ConfigureGPIO+0x204>)
 8001a0a:	f043 031f 	orr.w	r3, r3, #31
 8001a0e:	6313      	str	r3, [r2, #48]	@ 0x30
                    RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN |
                    RCC_AHB1ENR_GPIOEEN;

    // Configure TIM1 pins (PE9, PE11, PE13, PE14) - AF1
    GPIOE->MODER &= ~((3<<(9*2)) | (3<<(11*2)) | (3<<(13*2)) | (3<<(14*2)));
 8001a10:	4b7d      	ldr	r3, [pc, #500]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a7c      	ldr	r2, [pc, #496]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a16:	f023 5373 	bic.w	r3, r3, #1019215872	@ 0x3cc00000
 8001a1a:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001a1e:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |= (2<<(9*2)) | (2<<(11*2)) | (2<<(13*2)) | (2<<(14*2));  // Alternate function
 8001a20:	4b79      	ldr	r3, [pc, #484]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a78      	ldr	r2, [pc, #480]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a26:	f043 5322 	orr.w	r3, r3, #679477248	@ 0x28800000
 8001a2a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001a2e:	6013      	str	r3, [r2, #0]
    GPIOE->AFR[1] &= ~((0xF<<((9-8)*4)) | (0xF<<((11-8)*4)) | (0xF<<((13-8)*4)) | (0xF<<((14-8)*4)));
 8001a30:	4b75      	ldr	r3, [pc, #468]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a34:	4974      	ldr	r1, [pc, #464]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a36:	4b75      	ldr	r3, [pc, #468]	@ (8001c0c <PWM_ConfigureGPIO+0x20c>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	624b      	str	r3, [r1, #36]	@ 0x24
    GPIOE->AFR[1] |= (1<<((9-8)*4)) | (1<<((11-8)*4)) | (1<<((13-8)*4)) | (1<<((14-8)*4));  // AF1
 8001a3c:	4b72      	ldr	r3, [pc, #456]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a40:	4971      	ldr	r1, [pc, #452]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a42:	4b73      	ldr	r3, [pc, #460]	@ (8001c10 <PWM_ConfigureGPIO+0x210>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	624b      	str	r3, [r1, #36]	@ 0x24
    GPIOE->OSPEEDR |= (3<<(9*2)) | (3<<(11*2)) | (3<<(13*2)) | (3<<(14*2));  // High speed
 8001a48:	4b6f      	ldr	r3, [pc, #444]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	4a6e      	ldr	r2, [pc, #440]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001a4e:	f043 5373 	orr.w	r3, r3, #1019215872	@ 0x3cc00000
 8001a52:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8001a56:	6093      	str	r3, [r2, #8]

    // Configure TIM2 pins (PA0, PA1, PA2, PA3) - AF1
    GPIOA->MODER &= ~((3<<(0*2)) | (3<<(1*2)) | (3<<(2*2)) | (3<<(3*2)));
 8001a58:	4b6e      	ldr	r3, [pc, #440]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a6d      	ldr	r2, [pc, #436]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a62:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (2<<(0*2)) | (2<<(1*2)) | (2<<(2*2)) | (2<<(3*2));
 8001a64:	4b6b      	ldr	r3, [pc, #428]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a6a      	ldr	r2, [pc, #424]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a6a:	f043 03aa 	orr.w	r3, r3, #170	@ 0xaa
 8001a6e:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] &= ~((0xF<<(0*4)) | (0xF<<(1*4)) | (0xF<<(2*4)) | (0xF<<(3*4)));
 8001a70:	4b68      	ldr	r3, [pc, #416]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4a67      	ldr	r2, [pc, #412]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a76:	0c1b      	lsrs	r3, r3, #16
 8001a78:	041b      	lsls	r3, r3, #16
 8001a7a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (1<<(0*4)) | (1<<(1*4)) | (1<<(2*4)) | (1<<(3*4));  // AF1
 8001a7c:	4b65      	ldr	r3, [pc, #404]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	4a64      	ldr	r2, [pc, #400]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a82:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001a86:	f043 0311 	orr.w	r3, r3, #17
 8001a8a:	6213      	str	r3, [r2, #32]
    GPIOA->OSPEEDR |= (3<<(0*2)) | (3<<(1*2)) | (3<<(2*2)) | (3<<(3*2));
 8001a8c:	4b61      	ldr	r3, [pc, #388]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4a60      	ldr	r2, [pc, #384]	@ (8001c14 <PWM_ConfigureGPIO+0x214>)
 8001a92:	f043 03ff 	orr.w	r3, r3, #255	@ 0xff
 8001a96:	6093      	str	r3, [r2, #8]

    // Configure TIM3 pins (PB0, PB1, PB4, PB5) - AF2
    GPIOB->MODER &= ~((3<<(0*2)) | (3<<(1*2)) | (3<<(4*2)) | (3<<(5*2)));
 8001a98:	4b5f      	ldr	r3, [pc, #380]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a5e      	ldr	r2, [pc, #376]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001a9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001aa2:	f023 030f 	bic.w	r3, r3, #15
 8001aa6:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (2<<(0*2)) | (2<<(1*2)) | (2<<(4*2)) | (2<<(5*2));
 8001aa8:	4b5b      	ldr	r3, [pc, #364]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a5a      	ldr	r2, [pc, #360]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001aae:	f443 6320 	orr.w	r3, r3, #2560	@ 0xa00
 8001ab2:	f043 030a 	orr.w	r3, r3, #10
 8001ab6:	6013      	str	r3, [r2, #0]
    GPIOB->AFR[0] &= ~((0xF<<(0*4)) | (0xF<<(1*4)) | (0xF<<(4*4)) | (0xF<<(5*4)));
 8001ab8:	4b57      	ldr	r3, [pc, #348]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	4a56      	ldr	r2, [pc, #344]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001abe:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8001ac2:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (2<<(0*4)) | (2<<(1*4)) | (2<<(4*4)) | (2<<(5*4));  // AF2
 8001ac4:	4b54      	ldr	r3, [pc, #336]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4a53      	ldr	r2, [pc, #332]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001aca:	f043 1322 	orr.w	r3, r3, #2228258	@ 0x220022
 8001ace:	6213      	str	r3, [r2, #32]
    GPIOB->OSPEEDR |= (3<<(0*2)) | (3<<(1*2)) | (3<<(4*2)) | (3<<(5*2));
 8001ad0:	4b51      	ldr	r3, [pc, #324]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4a50      	ldr	r2, [pc, #320]	@ (8001c18 <PWM_ConfigureGPIO+0x218>)
 8001ad6:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8001ada:	f043 030f 	orr.w	r3, r3, #15
 8001ade:	6093      	str	r3, [r2, #8]

    // Configure TIM4 pins (PD12, PD13, PD14, PD15) - AF2
    GPIOD->MODER &= ~((3<<(12*2)) | (3<<(13*2)) | (3<<(14*2)) | (3<<(15*2)));
 8001ae0:	4b4e      	ldr	r3, [pc, #312]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a4d      	ldr	r2, [pc, #308]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001ae6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001aea:	6013      	str	r3, [r2, #0]
    GPIOD->MODER |= (2<<(12*2)) | (2<<(13*2)) | (2<<(14*2)) | (2<<(15*2));
 8001aec:	4b4b      	ldr	r3, [pc, #300]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a4a      	ldr	r2, [pc, #296]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001af2:	f043 432a 	orr.w	r3, r3, #2852126720	@ 0xaa000000
 8001af6:	6013      	str	r3, [r2, #0]
    GPIOD->AFR[1] &= ~((0xF<<((12-8)*4)) | (0xF<<((13-8)*4)) | (0xF<<((14-8)*4)) | (0xF<<((15-8)*4)));
 8001af8:	4b48      	ldr	r3, [pc, #288]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	4a47      	ldr	r2, [pc, #284]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOD->AFR[1] |= (2<<((12-8)*4)) | (2<<((13-8)*4)) | (2<<((14-8)*4)) | (2<<((15-8)*4));  // AF2
 8001b02:	4b46      	ldr	r3, [pc, #280]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b06:	4a45      	ldr	r2, [pc, #276]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001b08:	f043 5308 	orr.w	r3, r3, #570425344	@ 0x22000000
 8001b0c:	f443 1308 	orr.w	r3, r3, #2228224	@ 0x220000
 8001b10:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOD->OSPEEDR |= (3<<(12*2)) | (3<<(13*2)) | (3<<(14*2)) | (3<<(15*2));
 8001b12:	4b42      	ldr	r3, [pc, #264]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	4a41      	ldr	r2, [pc, #260]	@ (8001c1c <PWM_ConfigureGPIO+0x21c>)
 8001b18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001b1c:	6093      	str	r3, [r2, #8]

    // Configure TIM8 pins (PC6, PC7, PC8, PC9) - AF3
    GPIOC->MODER &= ~((3<<(6*2)) | (3<<(7*2)) | (3<<(8*2)) | (3<<(9*2)));
 8001b1e:	4b40      	ldr	r3, [pc, #256]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a3f      	ldr	r2, [pc, #252]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b24:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8001b28:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= (2<<(6*2)) | (2<<(7*2)) | (2<<(8*2)) | (2<<(9*2));
 8001b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a3c      	ldr	r2, [pc, #240]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b30:	f443 232a 	orr.w	r3, r3, #696320	@ 0xaa000
 8001b34:	6013      	str	r3, [r2, #0]
    GPIOC->AFR[0] &= ~((0xF<<(6*4)) | (0xF<<(7*4)));
 8001b36:	4b3a      	ldr	r3, [pc, #232]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b38:	6a1b      	ldr	r3, [r3, #32]
 8001b3a:	4a39      	ldr	r2, [pc, #228]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b3c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001b40:	6213      	str	r3, [r2, #32]
    GPIOC->AFR[0] |= (3<<(6*4)) | (3<<(7*4));  // AF3
 8001b42:	4b37      	ldr	r3, [pc, #220]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	4a36      	ldr	r2, [pc, #216]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b48:	f043 534c 	orr.w	r3, r3, #855638016	@ 0x33000000
 8001b4c:	6213      	str	r3, [r2, #32]
    GPIOC->AFR[1] &= ~((0xF<<((8-8)*4)) | (0xF<<((9-8)*4)));
 8001b4e:	4b34      	ldr	r3, [pc, #208]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b52:	4a33      	ldr	r2, [pc, #204]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b54:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b58:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOC->AFR[1] |= (3<<((8-8)*4)) | (3<<((9-8)*4));  // AF3
 8001b5a:	4b31      	ldr	r3, [pc, #196]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5e:	4a30      	ldr	r2, [pc, #192]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b60:	f043 0333 	orr.w	r3, r3, #51	@ 0x33
 8001b64:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOC->OSPEEDR |= (3<<(6*2)) | (3<<(7*2)) | (3<<(8*2)) | (3<<(9*2));
 8001b66:	4b2e      	ldr	r3, [pc, #184]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c20 <PWM_ConfigureGPIO+0x220>)
 8001b6c:	f443 237f 	orr.w	r3, r3, #1044480	@ 0xff000
 8001b70:	6093      	str	r3, [r2, #8]

    // Configure PE6 as GPIO output for Motor Starter
    GPIOE->MODER &= ~(3<<(6*2));
 8001b72:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a24      	ldr	r2, [pc, #144]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b7c:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |= (1<<(6*2));     // GPIO output mode
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a21      	ldr	r2, [pc, #132]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b88:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(1<<6);       // Push-pull output
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001b94:	6053      	str	r3, [r2, #4]
    GPIOE->PUPDR &= ~(3<<(6*2));    // No pull-up, no pull-down
 8001b96:	4b1c      	ldr	r3, [pc, #112]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001b9c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ba0:	60d3      	str	r3, [r2, #12]
    GPIOE->OSPEEDR |= (3<<(6*2));   // High speed
 8001ba2:	4b19      	ldr	r3, [pc, #100]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	4a18      	ldr	r2, [pc, #96]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001ba8:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8001bac:	6093      	str	r3, [r2, #8]
    GPIOE->BSRR = (1<<(6+16));      // Set LOW initially (BR6)
 8001bae:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bb0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001bb4:	619a      	str	r2, [r3, #24]

    // Configure PE8 as GPIO output for Emergency Stop
    GPIOE->MODER &= ~(3<<(8*2));
 8001bb6:	4b14      	ldr	r3, [pc, #80]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a13      	ldr	r2, [pc, #76]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bbc:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001bc0:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |= (1<<(8*2));     // GPIO output mode
 8001bc2:	4b11      	ldr	r3, [pc, #68]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a10      	ldr	r2, [pc, #64]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bcc:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(1<<8);       // Push-pull output
 8001bce:	4b0e      	ldr	r3, [pc, #56]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	4a0d      	ldr	r2, [pc, #52]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bd8:	6053      	str	r3, [r2, #4]
    GPIOE->PUPDR &= ~(3<<(8*2));    // No pull-up, no pull-down
 8001bda:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	4a0a      	ldr	r2, [pc, #40]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001be0:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001be4:	60d3      	str	r3, [r2, #12]
    GPIOE->OSPEEDR |= (3<<(8*2));   // High speed
 8001be6:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	4a07      	ldr	r2, [pc, #28]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bec:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8001bf0:	6093      	str	r3, [r2, #8]
    GPIOE->BSRR = (1<<(8+16));      // Set LOW initially (BR8)
 8001bf2:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <PWM_ConfigureGPIO+0x208>)
 8001bf4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001bf8:	619a      	str	r2, [r3, #24]
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	f00f0f0f 	.word	0xf00f0f0f
 8001c10:	01101010 	.word	0x01101010
 8001c14:	40020000 	.word	0x40020000
 8001c18:	40020400 	.word	0x40020400
 8001c1c:	40020c00 	.word	0x40020c00
 8001c20:	40020800 	.word	0x40020800

08001c24 <PWM_TIM1_Init>:
/**
  * @brief  Initialize TIM1 (Advanced timer) for PWM - APB2 168MHz
  * @retval None
  */
static void PWM_TIM1_Init(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
    // Enable TIM1 clock
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8001c28:	4b33      	ldr	r3, [pc, #204]	@ (8001cf8 <PWM_TIM1_Init+0xd4>)
 8001c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2c:	4a32      	ldr	r2, [pc, #200]	@ (8001cf8 <PWM_TIM1_Init+0xd4>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6453      	str	r3, [r2, #68]	@ 0x44

    // Configure timer
    TIM1->PSC = PWM_PRESCALER_APB2;  // 168MHz / 168 = 1MHz
 8001c34:	4b31      	ldr	r3, [pc, #196]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c36:	22a7      	movs	r2, #167	@ 0xa7
 8001c38:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = PWM_PERIOD;          // 1MHz / 10000 = 100Hz (10ms period)
 8001c3a:	4b30      	ldr	r3, [pc, #192]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c3c:	f640 5204 	movw	r2, #3332	@ 0xd04
 8001c40:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Configure all 4 channels as PWM mode 1
    TIM1->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001c42:	4b2e      	ldr	r3, [pc, #184]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	4a2d      	ldr	r2, [pc, #180]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c50:	6193      	str	r3, [r2, #24]
    TIM1->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001c52:	4b2a      	ldr	r3, [pc, #168]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	4a29      	ldr	r2, [pc, #164]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c58:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001c5c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001c60:	6193      	str	r3, [r2, #24]
    TIM1->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001c62:	4b26      	ldr	r3, [pc, #152]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	4a25      	ldr	r2, [pc, #148]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c6c:	f043 0308 	orr.w	r3, r3, #8
 8001c70:	6193      	str	r3, [r2, #24]

    TIM1->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001c72:	4b22      	ldr	r3, [pc, #136]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	4a21      	ldr	r2, [pc, #132]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c80:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001c82:	4b1e      	ldr	r3, [pc, #120]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c84:	69db      	ldr	r3, [r3, #28]
 8001c86:	4a1d      	ldr	r2, [pc, #116]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c88:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001c8c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001c90:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001c92:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	4a19      	ldr	r2, [pc, #100]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001c98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c9c:	f043 0308 	orr.w	r3, r3, #8
 8001ca0:	61d3      	str	r3, [r2, #28]

    // Set initial duty cycle to 0
    TIM1->CCR1 = 0;
 8001ca2:	4b16      	ldr	r3, [pc, #88]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8001ca8:	4b14      	ldr	r3, [pc, #80]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM1->CCR3 = 0;
 8001cae:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 0;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	641a      	str	r2, [r3, #64]	@ 0x40

    // Enable main channels (CH1, CH2, CH3, CH4)
    TIM1->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001cba:	4b10      	ldr	r3, [pc, #64]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cbc:	6a1b      	ldr	r3, [r3, #32]
 8001cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cc0:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001cc4:	f043 0311 	orr.w	r3, r3, #17
 8001cc8:	6213      	str	r3, [r2, #32]

    // Enable auto-reload preload
    TIM1->CR1 |= TIM_CR1_ARPE;
 8001cca:	4b0c      	ldr	r3, [pc, #48]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a0b      	ldr	r2, [pc, #44]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cd4:	6013      	str	r3, [r2, #0]

    // IMPORTANT: Enable main output for advanced timers (TIM1, TIM8)
    TIM1->BDTR |= TIM_BDTR_MOE;
 8001cd6:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cda:	4a08      	ldr	r2, [pc, #32]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ce0:	6453      	str	r3, [r2, #68]	@ 0x44

    // Start timer
    TIM1->CR1 |= TIM_CR1_CEN;
 8001ce2:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a05      	ldr	r2, [pc, #20]	@ (8001cfc <PWM_TIM1_Init+0xd8>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6013      	str	r3, [r2, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	40010000 	.word	0x40010000

08001d00 <PWM_TIM2_Init>:
/**
  * @brief  Initialize TIM2 (General purpose) for PWM - APB1 84MHz
  * @retval None
  */
static void PWM_TIM2_Init(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
    // Enable TIM2 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001d04:	4b3c      	ldr	r3, [pc, #240]	@ (8001df8 <PWM_TIM2_Init+0xf8>)
 8001d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d08:	4a3b      	ldr	r2, [pc, #236]	@ (8001df8 <PWM_TIM2_Init+0xf8>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6413      	str	r3, [r2, #64]	@ 0x40

    // Configure timer
    TIM2->PSC = PWM_PRESCALER_APB1;  // 84MHz / 84 = 1MHz
 8001d10:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d14:	2253      	movs	r2, #83	@ 0x53
 8001d16:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = PWM_PERIOD;          // 1MHz / 10000 = 100Hz (10ms period)
 8001d18:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d1c:	f640 5204 	movw	r2, #3332	@ 0xd04
 8001d20:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Configure all 4 channels as PWM mode 1
    TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001d22:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001d30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d34:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001d36:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d40:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001d44:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d48:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001d4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d58:	f043 0308 	orr.w	r3, r3, #8
 8001d5c:	6193      	str	r3, [r2, #24]

    TIM2->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001d5e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d62:	69db      	ldr	r3, [r3, #28]
 8001d64:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001d6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d70:	61d3      	str	r3, [r2, #28]
    TIM2->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001d72:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d7c:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001d80:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d84:	61d3      	str	r3, [r2, #28]
    TIM2->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001d86:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d8a:	69db      	ldr	r3, [r3, #28]
 8001d8c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d94:	f043 0308 	orr.w	r3, r3, #8
 8001d98:	61d3      	str	r3, [r2, #28]

    // Set initial duty cycle to 0
    TIM2->CCR1 = 0;
 8001d9a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d9e:	2200      	movs	r2, #0
 8001da0:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = 0;
 8001da2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001da6:	2200      	movs	r2, #0
 8001da8:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CCR3 = 0;
 8001daa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dae:	2200      	movs	r2, #0
 8001db0:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM2->CCR4 = 0;
 8001db2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001db6:	2200      	movs	r2, #0
 8001db8:	641a      	str	r2, [r3, #64]	@ 0x40

    // Enable channels
    TIM2->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001dba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dbe:	6a1b      	ldr	r3, [r3, #32]
 8001dc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dc4:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001dc8:	f043 0311 	orr.w	r3, r3, #17
 8001dcc:	6213      	str	r3, [r2, #32]

    // Enable auto-reload preload
    TIM2->CR1 |= TIM_CR1_ARPE;
 8001dce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ddc:	6013      	str	r3, [r2, #0]

    // Start timer
    TIM2->CR1 |= TIM_CR1_CEN;
 8001dde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6013      	str	r3, [r2, #0]
}
 8001dee:	bf00      	nop
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	40023800 	.word	0x40023800

08001dfc <PWM_TIM3_Init>:
/**
  * @brief  Initialize TIM3 (General purpose) for PWM - APB1 84MHz
  * @retval None
  */
static void PWM_TIM3_Init(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
    // Enable TIM3 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001e00:	4b30      	ldr	r3, [pc, #192]	@ (8001ec4 <PWM_TIM3_Init+0xc8>)
 8001e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e04:	4a2f      	ldr	r2, [pc, #188]	@ (8001ec4 <PWM_TIM3_Init+0xc8>)
 8001e06:	f043 0302 	orr.w	r3, r3, #2
 8001e0a:	6413      	str	r3, [r2, #64]	@ 0x40

    // Configure timer
    TIM3->PSC = PWM_PRESCALER_APB1;  // 84MHz / 84 = 1MHz
 8001e0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e0e:	2253      	movs	r2, #83	@ 0x53
 8001e10:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM3->ARR = PWM_PERIOD;          // 1MHz / 10000 = 100Hz (10ms period)
 8001e12:	4b2d      	ldr	r3, [pc, #180]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e14:	f640 5204 	movw	r2, #3332	@ 0xd04
 8001e18:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Configure all 4 channels as PWM mode 1
    TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001e1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	4a2a      	ldr	r2, [pc, #168]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e28:	6193      	str	r3, [r2, #24]
    TIM3->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001e2a:	4b27      	ldr	r3, [pc, #156]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e2c:	699b      	ldr	r3, [r3, #24]
 8001e2e:	4a26      	ldr	r2, [pc, #152]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e30:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001e34:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001e38:	6193      	str	r3, [r2, #24]
    TIM3->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001e3a:	4b23      	ldr	r3, [pc, #140]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	4a22      	ldr	r2, [pc, #136]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e44:	f043 0308 	orr.w	r3, r3, #8
 8001e48:	6193      	str	r3, [r2, #24]

    TIM3->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e58:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e60:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001e64:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001e68:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001e6a:	4b17      	ldr	r3, [pc, #92]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	4a16      	ldr	r2, [pc, #88]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e74:	f043 0308 	orr.w	r3, r3, #8
 8001e78:	61d3      	str	r3, [r2, #28]

    // Set initial duty cycle to 0
    TIM3->CCR1 = 0;
 8001e7a:	4b13      	ldr	r3, [pc, #76]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM3->CCR2 = 0;
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM3->CCR3 = 0;
 8001e86:	4b10      	ldr	r3, [pc, #64]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM3->CCR4 = 0;
 8001e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	641a      	str	r2, [r3, #64]	@ 0x40

    // Enable channels
    TIM3->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001e92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001e98:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001e9c:	f043 0311 	orr.w	r3, r3, #17
 8001ea0:	6213      	str	r3, [r2, #32]

    // Enable auto-reload preload
    TIM3->CR1 |= TIM_CR1_ARPE;
 8001ea2:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a08      	ldr	r2, [pc, #32]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eac:	6013      	str	r3, [r2, #0]

    // Start timer
    TIM3->CR1 |= TIM_CR1_CEN;
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a05      	ldr	r2, [pc, #20]	@ (8001ec8 <PWM_TIM3_Init+0xcc>)
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	6013      	str	r3, [r2, #0]
}
 8001eba:	bf00      	nop
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40000400 	.word	0x40000400

08001ecc <PWM_TIM4_Init>:
/**
  * @brief  Initialize TIM4 (General purpose) for PWM - APB1 84MHz
  * @retval None
  */
static void PWM_TIM4_Init(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
    // Enable TIM4 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001ed0:	4b30      	ldr	r3, [pc, #192]	@ (8001f94 <PWM_TIM4_Init+0xc8>)
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed4:	4a2f      	ldr	r2, [pc, #188]	@ (8001f94 <PWM_TIM4_Init+0xc8>)
 8001ed6:	f043 0304 	orr.w	r3, r3, #4
 8001eda:	6413      	str	r3, [r2, #64]	@ 0x40

    // Configure timer
    TIM4->PSC = PWM_PRESCALER_APB1;  // 84MHz / 84 = 1MHz
 8001edc:	4b2e      	ldr	r3, [pc, #184]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001ede:	2253      	movs	r2, #83	@ 0x53
 8001ee0:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM4->ARR = PWM_PERIOD;          // 1MHz / 10000 = 100Hz (10ms period)
 8001ee2:	4b2d      	ldr	r3, [pc, #180]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001ee4:	f640 5204 	movw	r2, #3332	@ 0xd04
 8001ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Configure all 4 channels as PWM mode 1
    TIM4->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001eea:	4b2b      	ldr	r3, [pc, #172]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	4a2a      	ldr	r2, [pc, #168]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001ef0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001ef4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ef8:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001efa:	4b27      	ldr	r3, [pc, #156]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	4a26      	ldr	r2, [pc, #152]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f00:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001f04:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001f08:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001f0a:	4b23      	ldr	r3, [pc, #140]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	4a22      	ldr	r2, [pc, #136]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f14:	f043 0308 	orr.w	r3, r3, #8
 8001f18:	6193      	str	r3, [r2, #24]

    TIM4->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f28:	61d3      	str	r3, [r2, #28]
    TIM4->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f2c:	69db      	ldr	r3, [r3, #28]
 8001f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f30:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001f34:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001f38:	61d3      	str	r3, [r2, #28]
    TIM4->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001f3a:	4b17      	ldr	r3, [pc, #92]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	4a16      	ldr	r2, [pc, #88]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f44:	f043 0308 	orr.w	r3, r3, #8
 8001f48:	61d3      	str	r3, [r2, #28]

    // Set initial duty cycle to 0
    TIM4->CCR1 = 0;
 8001f4a:	4b13      	ldr	r3, [pc, #76]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM4->CCR2 = 0;
 8001f50:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM4->CCR3 = 0;
 8001f56:	4b10      	ldr	r3, [pc, #64]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM4->CCR4 = 0;
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	641a      	str	r2, [r3, #64]	@ 0x40

    // Enable channels
    TIM4->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f64:	6a1b      	ldr	r3, [r3, #32]
 8001f66:	4a0c      	ldr	r2, [pc, #48]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f68:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8001f6c:	f043 0311 	orr.w	r3, r3, #17
 8001f70:	6213      	str	r3, [r2, #32]

    // Enable auto-reload preload
    TIM4->CR1 |= TIM_CR1_ARPE;
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f7c:	6013      	str	r3, [r2, #0]

    // Start timer
    TIM4->CR1 |= TIM_CR1_CEN;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a05      	ldr	r2, [pc, #20]	@ (8001f98 <PWM_TIM4_Init+0xcc>)
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	6013      	str	r3, [r2, #0]
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40000800 	.word	0x40000800

08001f9c <PWM_TIM8_Init>:
/**
  * @brief  Initialize TIM8 (Advanced timer) for PWM - APB2 168MHz
  * @retval None
  */
static void PWM_TIM8_Init(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
    // Enable TIM8 clock
    RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 8001fa0:	4b33      	ldr	r3, [pc, #204]	@ (8002070 <PWM_TIM8_Init+0xd4>)
 8001fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa4:	4a32      	ldr	r2, [pc, #200]	@ (8002070 <PWM_TIM8_Init+0xd4>)
 8001fa6:	f043 0302 	orr.w	r3, r3, #2
 8001faa:	6453      	str	r3, [r2, #68]	@ 0x44

    // Configure timer
    TIM8->PSC = PWM_PRESCALER_APB2;  // 168MHz / 168 = 1MHz
 8001fac:	4b31      	ldr	r3, [pc, #196]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fae:	22a7      	movs	r2, #167	@ 0xa7
 8001fb0:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM8->ARR = PWM_PERIOD;          // 1MHz / 10000 = 100Hz (10ms period)
 8001fb2:	4b30      	ldr	r3, [pc, #192]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fb4:	f640 5204 	movw	r2, #3332	@ 0xd04
 8001fb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Configure channels 1, 2, 3, 4 as PWM mode 1
    TIM8->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001fba:	4b2e      	ldr	r3, [pc, #184]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	4a2d      	ldr	r2, [pc, #180]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001fc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fc8:	6193      	str	r3, [r2, #24]
    TIM8->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001fca:	4b2a      	ldr	r3, [pc, #168]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	4a29      	ldr	r2, [pc, #164]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fd0:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001fd4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001fd8:	6193      	str	r3, [r2, #24]
    TIM8->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001fda:	4b26      	ldr	r3, [pc, #152]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	4a25      	ldr	r2, [pc, #148]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fe0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fe4:	f043 0308 	orr.w	r3, r3, #8
 8001fe8:	6193      	str	r3, [r2, #24]

    TIM8->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001fea:	4b22      	ldr	r3, [pc, #136]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	4a21      	ldr	r2, [pc, #132]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001ff0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001ff4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ff8:	61d3      	str	r3, [r2, #28]
    TIM8->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002000:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8002004:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002008:	61d3      	str	r3, [r2, #28]
    TIM8->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 800200a:	4b1a      	ldr	r3, [pc, #104]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	4a19      	ldr	r2, [pc, #100]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002010:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002014:	f043 0308 	orr.w	r3, r3, #8
 8002018:	61d3      	str	r3, [r2, #28]

    // Set initial duty cycle to 0
    TIM8->CCR1 = 0;
 800201a:	4b16      	ldr	r3, [pc, #88]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 800201c:	2200      	movs	r2, #0
 800201e:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM8->CCR2 = 0;
 8002020:	4b14      	ldr	r3, [pc, #80]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002022:	2200      	movs	r2, #0
 8002024:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->CCR3 = 0;
 8002026:	4b13      	ldr	r3, [pc, #76]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002028:	2200      	movs	r2, #0
 800202a:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM8->CCR4 = 0;
 800202c:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 800202e:	2200      	movs	r2, #0
 8002030:	641a      	str	r2, [r3, #64]	@ 0x40

    // Enable channels
    TIM8->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8002032:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	4a0f      	ldr	r2, [pc, #60]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002038:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800203c:	f043 0311 	orr.w	r3, r3, #17
 8002040:	6213      	str	r3, [r2, #32]

    // Enable auto-reload preload
    TIM8->CR1 |= TIM_CR1_ARPE;
 8002042:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002048:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800204c:	6013      	str	r3, [r2, #0]

    // IMPORTANT: Enable main output for advanced timers (TIM1, TIM8)
    TIM8->BDTR |= TIM_BDTR_MOE;
 800204e:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	4a08      	ldr	r2, [pc, #32]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002054:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002058:	6453      	str	r3, [r2, #68]	@ 0x44

    // Start timer
    TIM8->CR1 |= TIM_CR1_CEN;
 800205a:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a05      	ldr	r2, [pc, #20]	@ (8002074 <PWM_TIM8_Init+0xd8>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6013      	str	r3, [r2, #0]
}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	40023800 	.word	0x40023800
 8002074:	40010400 	.word	0x40010400

08002078 <PWM_SetDutyCycle>:
  * @param  channel: PWM channel (0-20)
  * @param  duty_percent: Duty cycle percentage (0-100)
  * @retval None
  */
void PWM_SetDutyCycle(PWM_Channel_t channel, uint8_t duty_percent)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	460a      	mov	r2, r1
 8002082:	71fb      	strb	r3, [r7, #7]
 8002084:	4613      	mov	r3, r2
 8002086:	71bb      	strb	r3, [r7, #6]
    if (channel >= PWM_CHANNEL_COUNT) return;
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	2b13      	cmp	r3, #19
 800208c:	f200 8096 	bhi.w	80021bc <PWM_SetDutyCycle+0x144>
    if (duty_percent > 100) duty_percent = 100;
 8002090:	79bb      	ldrb	r3, [r7, #6]
 8002092:	2b64      	cmp	r3, #100	@ 0x64
 8002094:	d901      	bls.n	800209a <PWM_SetDutyCycle+0x22>
 8002096:	2364      	movs	r3, #100	@ 0x64
 8002098:	71bb      	strb	r3, [r7, #6]

    // Store duty cycle
    pwm_duty[channel] = duty_percent;
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	494b      	ldr	r1, [pc, #300]	@ (80021cc <PWM_SetDutyCycle+0x154>)
 800209e:	79ba      	ldrb	r2, [r7, #6]
 80020a0:	54ca      	strb	r2, [r1, r3]

    // Calculate CCR value
    uint32_t ccr_value = ((PWM_PERIOD + 1) * duty_percent) / 100;
 80020a2:	79bb      	ldrb	r3, [r7, #6]
 80020a4:	f640 5205 	movw	r2, #3333	@ 0xd05
 80020a8:	fb02 f303 	mul.w	r3, r2, r3
 80020ac:	4a48      	ldr	r2, [pc, #288]	@ (80021d0 <PWM_SetDutyCycle+0x158>)
 80020ae:	fba2 2303 	umull	r2, r3, r2, r3
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	60fb      	str	r3, [r7, #12]

    // Set CCR based on channel mapping
    switch(channel)
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	2b13      	cmp	r3, #19
 80020ba:	f200 8081 	bhi.w	80021c0 <PWM_SetDutyCycle+0x148>
 80020be:	a201      	add	r2, pc, #4	@ (adr r2, 80020c4 <PWM_SetDutyCycle+0x4c>)
 80020c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c4:	08002115 	.word	0x08002115
 80020c8:	0800211d 	.word	0x0800211d
 80020cc:	08002125 	.word	0x08002125
 80020d0:	08002135 	.word	0x08002135
 80020d4:	08002155 	.word	0x08002155
 80020d8:	0800213d 	.word	0x0800213d
 80020dc:	0800215f 	.word	0x0800215f
 80020e0:	08002169 	.word	0x08002169
 80020e4:	08002145 	.word	0x08002145
 80020e8:	0800212d 	.word	0x0800212d
 80020ec:	0800217d 	.word	0x0800217d
 80020f0:	08002185 	.word	0x08002185
 80020f4:	0800218d 	.word	0x0800218d
 80020f8:	0800214d 	.word	0x0800214d
 80020fc:	08002173 	.word	0x08002173
 8002100:	0800219d 	.word	0x0800219d
 8002104:	080021a5 	.word	0x080021a5
 8002108:	080021ad 	.word	0x080021ad
 800210c:	08002195 	.word	0x08002195
 8002110:	080021b5 	.word	0x080021b5
    {
        // TIM8 channels
        case PWM_1_BRAKE:           TIM8->CCR1 = ccr_value; break;  // PC6
 8002114:	4a2f      	ldr	r2, [pc, #188]	@ (80021d4 <PWM_SetDutyCycle+0x15c>)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6353      	str	r3, [r2, #52]	@ 0x34
 800211a:	e052      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_2_CYLINDER_1_ON:   TIM8->CCR2 = ccr_value; break;  // PC7
 800211c:	4a2d      	ldr	r2, [pc, #180]	@ (80021d4 <PWM_SetDutyCycle+0x15c>)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6393      	str	r3, [r2, #56]	@ 0x38
 8002122:	e04e      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_3_CYLINDER_2_OUT:  TIM8->CCR4 = ccr_value; break;  // PC9
 8002124:	4a2b      	ldr	r2, [pc, #172]	@ (80021d4 <PWM_SetDutyCycle+0x15c>)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	e04a      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_10_TOOL_2:         TIM8->CCR3 = ccr_value; break;  // PC8
 800212c:	4a29      	ldr	r2, [pc, #164]	@ (80021d4 <PWM_SetDutyCycle+0x15c>)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002132:	e046      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>

        // TIM3 channels
        case PWM_4_CYLINDER_2_IN:   TIM3->CCR2 = ccr_value; break;  // PB5
 8002134:	4a28      	ldr	r2, [pc, #160]	@ (80021d8 <PWM_SetDutyCycle+0x160>)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6393      	str	r3, [r2, #56]	@ 0x38
 800213a:	e042      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_6_CYLINDER_3_IN:   TIM3->CCR3 = ccr_value; break;  // PB0
 800213c:	4a26      	ldr	r2, [pc, #152]	@ (80021d8 <PWM_SetDutyCycle+0x160>)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002142:	e03e      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_9_TOOL_1:          TIM3->CCR4 = ccr_value; break;  // PB1
 8002144:	4a24      	ldr	r2, [pc, #144]	@ (80021d8 <PWM_SetDutyCycle+0x160>)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6413      	str	r3, [r2, #64]	@ 0x40
 800214a:	e03a      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_14_OUTRIGGER_LEFT_DOWN: TIM3->CCR1 = ccr_value; break;  // PB4
 800214c:	4a22      	ldr	r2, [pc, #136]	@ (80021d8 <PWM_SetDutyCycle+0x160>)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6353      	str	r3, [r2, #52]	@ 0x34
 8002152:	e036      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>

        // TIM2 channels
        case PWM_5_CYLINDER_3_OUT:  TIM2->CCR2 = ccr_value; break;  // PA1
 8002154:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6393      	str	r3, [r2, #56]	@ 0x38
 800215c:	e031      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_7_CYLINDER_4_OUT:  TIM2->CCR3 = ccr_value; break;  // PA2
 800215e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002166:	e02c      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_8_CYLINDER_4_IN:   TIM2->CCR1 = ccr_value; break;  // PA0
 8002168:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002170:	e027      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_15_OUTRIGGER_RIGHT_UP: TIM2->CCR4 = ccr_value; break;  // PA3
 8002172:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6413      	str	r3, [r2, #64]	@ 0x40
 800217a:	e022      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>

        // TIM4 channels
        case PWM_11_SLEW_CW:        TIM4->CCR4 = ccr_value; break;  // PD15
 800217c:	4a17      	ldr	r2, [pc, #92]	@ (80021dc <PWM_SetDutyCycle+0x164>)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6413      	str	r3, [r2, #64]	@ 0x40
 8002182:	e01e      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_12_SLEW_CCW:       TIM4->CCR3 = ccr_value; break;  // PD14
 8002184:	4a15      	ldr	r2, [pc, #84]	@ (80021dc <PWM_SetDutyCycle+0x164>)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800218a:	e01a      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_13_OUTRIGGER_LEFT_UP: TIM4->CCR1 = ccr_value; break;  // PD12
 800218c:	4a13      	ldr	r2, [pc, #76]	@ (80021dc <PWM_SetDutyCycle+0x164>)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	6353      	str	r3, [r2, #52]	@ 0x34
 8002192:	e016      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_19_TRACK_LEFT_FORWARD: TIM4->CCR2 = ccr_value; break;  // PD13
 8002194:	4a11      	ldr	r2, [pc, #68]	@ (80021dc <PWM_SetDutyCycle+0x164>)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	6393      	str	r3, [r2, #56]	@ 0x38
 800219a:	e012      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>

        // TIM1 channels
        case PWM_16_OUTRIGGER_RIGHT_DOWN: TIM1->CCR1 = ccr_value; break;  // PE9 (CH1)
 800219c:	4a10      	ldr	r2, [pc, #64]	@ (80021e0 <PWM_SetDutyCycle+0x168>)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6353      	str	r3, [r2, #52]	@ 0x34
 80021a2:	e00e      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_17_TRACK_RIGHT_FORWARD:  TIM1->CCR2 = ccr_value; break;  // PE11
 80021a4:	4a0e      	ldr	r2, [pc, #56]	@ (80021e0 <PWM_SetDutyCycle+0x168>)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6393      	str	r3, [r2, #56]	@ 0x38
 80021aa:	e00a      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_18_TRACK_RIGHT_BACKWARD: TIM1->CCR3 = ccr_value; break;  // PE13
 80021ac:	4a0c      	ldr	r2, [pc, #48]	@ (80021e0 <PWM_SetDutyCycle+0x168>)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80021b2:	e006      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
        case PWM_20_TRACK_LEFT_BACKWARD:  TIM1->CCR4 = ccr_value; break;  // PE14
 80021b4:	4a0a      	ldr	r2, [pc, #40]	@ (80021e0 <PWM_SetDutyCycle+0x168>)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ba:	e002      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>
    if (channel >= PWM_CHANNEL_COUNT) return;
 80021bc:	bf00      	nop
 80021be:	e000      	b.n	80021c2 <PWM_SetDutyCycle+0x14a>

        default: break;
 80021c0:	bf00      	nop
    }
}
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	20000218 	.word	0x20000218
 80021d0:	51eb851f 	.word	0x51eb851f
 80021d4:	40010400 	.word	0x40010400
 80021d8:	40000400 	.word	0x40000400
 80021dc:	40000800 	.word	0x40000800
 80021e0:	40010000 	.word	0x40010000

080021e4 <PWM_GetDutyCycle>:
  * @brief  Get current duty cycle for a channel
  * @param  channel: PWM channel (0-20)
  * @retval Duty cycle percentage (0-100)
  */
uint8_t PWM_GetDutyCycle(PWM_Channel_t channel)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	71fb      	strb	r3, [r7, #7]
    if (channel >= PWM_CHANNEL_COUNT) return 0;
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	2b13      	cmp	r3, #19
 80021f2:	d901      	bls.n	80021f8 <PWM_GetDutyCycle+0x14>
 80021f4:	2300      	movs	r3, #0
 80021f6:	e002      	b.n	80021fe <PWM_GetDutyCycle+0x1a>
    return pwm_duty[channel];
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <PWM_GetDutyCycle+0x28>)
 80021fc:	5cd3      	ldrb	r3, [r2, r3]
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20000218 	.word	0x20000218

08002210 <PWM_StopAll>:
/**
  * @brief  Stop all PWM channels
  * @retval None
  */
void PWM_StopAll(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8002216:	2300      	movs	r3, #0
 8002218:	71fb      	strb	r3, [r7, #7]
 800221a:	e007      	b.n	800222c <PWM_StopAll+0x1c>
    {
        PWM_SetDutyCycle((PWM_Channel_t)i, 0);
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	2100      	movs	r1, #0
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff29 	bl	8002078 <PWM_SetDutyCycle>
    for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	3301      	adds	r3, #1
 800222a:	71fb      	strb	r3, [r7, #7]
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	2b13      	cmp	r3, #19
 8002230:	d9f4      	bls.n	800221c <PWM_StopAll+0xc>
    }

    // Clear duty array
    memset(pwm_duty, 0, sizeof(pwm_duty));
 8002232:	2214      	movs	r2, #20
 8002234:	2100      	movs	r1, #0
 8002236:	4803      	ldr	r0, [pc, #12]	@ (8002244 <PWM_StopAll+0x34>)
 8002238:	f009 ff62 	bl	800c100 <memset>
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	20000218 	.word	0x20000218

08002248 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800224c:	4b17      	ldr	r3, [pc, #92]	@ (80022ac <MX_SPI1_Init+0x64>)
 800224e:	4a18      	ldr	r2, [pc, #96]	@ (80022b0 <MX_SPI1_Init+0x68>)
 8002250:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002252:	4b16      	ldr	r3, [pc, #88]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002254:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002258:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800225a:	4b14      	ldr	r3, [pc, #80]	@ (80022ac <MX_SPI1_Init+0x64>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002260:	4b12      	ldr	r3, [pc, #72]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800226c:	4b0f      	ldr	r3, [pc, #60]	@ (80022ac <MX_SPI1_Init+0x64>)
 800226e:	2200      	movs	r2, #0
 8002270:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002278:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800227a:	4b0c      	ldr	r3, [pc, #48]	@ (80022ac <MX_SPI1_Init+0x64>)
 800227c:	2200      	movs	r2, #0
 800227e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002280:	4b0a      	ldr	r3, [pc, #40]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002282:	2200      	movs	r2, #0
 8002284:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002286:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002288:	2200      	movs	r2, #0
 800228a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800228c:	4b07      	ldr	r3, [pc, #28]	@ (80022ac <MX_SPI1_Init+0x64>)
 800228e:	2200      	movs	r2, #0
 8002290:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002292:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002294:	220a      	movs	r2, #10
 8002296:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002298:	4804      	ldr	r0, [pc, #16]	@ (80022ac <MX_SPI1_Init+0x64>)
 800229a:	f003 ff0d 	bl	80060b8 <HAL_SPI_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022a4:	f7ff fb94 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	2000022c 	.word	0x2000022c
 80022b0:	40013000 	.word	0x40013000

080022b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08a      	sub	sp, #40	@ 0x28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a19      	ldr	r2, [pc, #100]	@ (8002338 <HAL_SPI_MspInit+0x84>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d12b      	bne.n	800232e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022de:	4a17      	ldr	r2, [pc, #92]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022e6:	4b15      	ldr	r3, [pc, #84]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	4b11      	ldr	r3, [pc, #68]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	4a10      	ldr	r2, [pc, #64]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6313      	str	r3, [r2, #48]	@ 0x30
 8002302:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <HAL_SPI_MspInit+0x88>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800230e:	23e0      	movs	r3, #224	@ 0xe0
 8002310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231a:	2300      	movs	r3, #0
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800231e:	2305      	movs	r3, #5
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002322:	f107 0314 	add.w	r3, r7, #20
 8002326:	4619      	mov	r1, r3
 8002328:	4805      	ldr	r0, [pc, #20]	@ (8002340 <HAL_SPI_MspInit+0x8c>)
 800232a:	f001 f843 	bl	80033b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800232e:	bf00      	nop
 8002330:	3728      	adds	r7, #40	@ 0x28
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40013000 	.word	0x40013000
 800233c:	40023800 	.word	0x40023800
 8002340:	40020000 	.word	0x40020000

08002344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	607b      	str	r3, [r7, #4]
 800234e:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <HAL_MspInit+0x4c>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002352:	4a0f      	ldr	r2, [pc, #60]	@ (8002390 <HAL_MspInit+0x4c>)
 8002354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002358:	6453      	str	r3, [r2, #68]	@ 0x44
 800235a:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <HAL_MspInit+0x4c>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	603b      	str	r3, [r7, #0]
 800236a:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <HAL_MspInit+0x4c>)
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	4a08      	ldr	r2, [pc, #32]	@ (8002390 <HAL_MspInit+0x4c>)
 8002370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002374:	6413      	str	r3, [r2, #64]	@ 0x40
 8002376:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <HAL_MspInit+0x4c>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237e:	603b      	str	r3, [r7, #0]
 8002380:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002382:	2007      	movs	r0, #7
 8002384:	f000 ff42 	bl	800320c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40023800 	.word	0x40023800

08002394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002398:	bf00      	nop
 800239a:	e7fd      	b.n	8002398 <NMI_Handler+0x4>

0800239c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <HardFault_Handler+0x4>

080023a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a8:	bf00      	nop
 80023aa:	e7fd      	b.n	80023a8 <MemManage_Handler+0x4>

080023ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <BusFault_Handler+0x4>

080023b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <UsageFault_Handler+0x4>

080023bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ea:	f000 fdfb 	bl	8002fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <USART1_IRQHandler+0x10>)
 80023fa:	f004 fe8b 	bl	8007114 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200003ec 	.word	0x200003ec

08002408 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <OTG_FS_IRQHandler+0x10>)
 800240e:	f001 ff6b 	bl	80042e8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20001918 	.word	0x20001918

0800241c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002420:	4b06      	ldr	r3, [pc, #24]	@ (800243c <SystemInit+0x20>)
 8002422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002426:	4a05      	ldr	r2, [pc, #20]	@ (800243c <SystemInit+0x20>)
 8002428:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800242c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b096      	sub	sp, #88	@ 0x58
 8002444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002446:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	609a      	str	r2, [r3, #8]
 8002452:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002454:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800245e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]
 800246c:	611a      	str	r2, [r3, #16]
 800246e:	615a      	str	r2, [r3, #20]
 8002470:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002472:	1d3b      	adds	r3, r7, #4
 8002474:	2220      	movs	r2, #32
 8002476:	2100      	movs	r1, #0
 8002478:	4618      	mov	r0, r3
 800247a:	f009 fe41 	bl	800c100 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800247e:	4b55      	ldr	r3, [pc, #340]	@ (80025d4 <MX_TIM1_Init+0x194>)
 8002480:	4a55      	ldr	r2, [pc, #340]	@ (80025d8 <MX_TIM1_Init+0x198>)
 8002482:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8002484:	4b53      	ldr	r3, [pc, #332]	@ (80025d4 <MX_TIM1_Init+0x194>)
 8002486:	22a7      	movs	r2, #167	@ 0xa7
 8002488:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800248a:	4b52      	ldr	r3, [pc, #328]	@ (80025d4 <MX_TIM1_Init+0x194>)
 800248c:	2200      	movs	r2, #0
 800248e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002490:	4b50      	ldr	r3, [pc, #320]	@ (80025d4 <MX_TIM1_Init+0x194>)
 8002492:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002496:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002498:	4b4e      	ldr	r3, [pc, #312]	@ (80025d4 <MX_TIM1_Init+0x194>)
 800249a:	2200      	movs	r2, #0
 800249c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800249e:	4b4d      	ldr	r3, [pc, #308]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b4b      	ldr	r3, [pc, #300]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024aa:	484a      	ldr	r0, [pc, #296]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80024ac:	f003 fe8d 	bl	80061ca <HAL_TIM_Base_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80024b6:	f7ff fa8b 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024be:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024c0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80024c4:	4619      	mov	r1, r3
 80024c6:	4843      	ldr	r0, [pc, #268]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80024c8:	f004 f89e 	bl	8006608 <HAL_TIM_ConfigClockSource>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80024d2:	f7ff fa7d 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024d6:	483f      	ldr	r0, [pc, #252]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80024d8:	f003 ff1f 	bl	800631a <HAL_TIM_PWM_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80024e2:	f7ff fa75 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80024e6:	483b      	ldr	r0, [pc, #236]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80024e8:	f003 febe 	bl	8006268 <HAL_TIM_OC_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80024f2:	f7ff fa6d 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f6:	2300      	movs	r3, #0
 80024f8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024fa:	2300      	movs	r3, #0
 80024fc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002502:	4619      	mov	r1, r3
 8002504:	4833      	ldr	r0, [pc, #204]	@ (80025d4 <MX_TIM1_Init+0x194>)
 8002506:	f004 fc37 	bl	8006d78 <HAL_TIMEx_MasterConfigSynchronization>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8002510:	f7ff fa5e 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002514:	2360      	movs	r3, #96	@ 0x60
 8002516:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002518:	2300      	movs	r3, #0
 800251a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800251c:	2300      	movs	r3, #0
 800251e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002520:	2300      	movs	r3, #0
 8002522:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002524:	2300      	movs	r3, #0
 8002526:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002528:	2300      	movs	r3, #0
 800252a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800252c:	2300      	movs	r3, #0
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002530:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002534:	2200      	movs	r2, #0
 8002536:	4619      	mov	r1, r3
 8002538:	4826      	ldr	r0, [pc, #152]	@ (80025d4 <MX_TIM1_Init+0x194>)
 800253a:	f003 ffa3 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002544:	f7ff fa44 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002548:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800254c:	2204      	movs	r2, #4
 800254e:	4619      	mov	r1, r3
 8002550:	4820      	ldr	r0, [pc, #128]	@ (80025d4 <MX_TIM1_Init+0x194>)
 8002552:	f003 ff97 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 800255c:	f7ff fa38 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002560:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002564:	2208      	movs	r2, #8
 8002566:	4619      	mov	r1, r3
 8002568:	481a      	ldr	r0, [pc, #104]	@ (80025d4 <MX_TIM1_Init+0x194>)
 800256a:	f003 ff8b 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002574:	f7ff fa2c 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002578:	2300      	movs	r3, #0
 800257a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800257c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002580:	220c      	movs	r2, #12
 8002582:	4619      	mov	r1, r3
 8002584:	4813      	ldr	r0, [pc, #76]	@ (80025d4 <MX_TIM1_Init+0x194>)
 8002586:	f003 ff21 	bl	80063cc <HAL_TIM_OC_ConfigChannel>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8002590:	f7ff fa1e 	bl	80019d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002594:	2300      	movs	r3, #0
 8002596:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002598:	2300      	movs	r3, #0
 800259a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800259c:	2300      	movs	r3, #0
 800259e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80025a0:	2300      	movs	r3, #0
 80025a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80025a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80025ae:	2300      	movs	r3, #0
 80025b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80025b2:	1d3b      	adds	r3, r7, #4
 80025b4:	4619      	mov	r1, r3
 80025b6:	4807      	ldr	r0, [pc, #28]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80025b8:	f004 fc5a 	bl	8006e70 <HAL_TIMEx_ConfigBreakDeadTime>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 80025c2:	f7ff fa05 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80025c6:	4803      	ldr	r0, [pc, #12]	@ (80025d4 <MX_TIM1_Init+0x194>)
 80025c8:	f000 fb0a 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 80025cc:	bf00      	nop
 80025ce:	3758      	adds	r7, #88	@ 0x58
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000284 	.word	0x20000284
 80025d8:	40010000 	.word	0x40010000

080025dc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08e      	sub	sp, #56	@ 0x38
 80025e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f0:	f107 0320 	add.w	r3, r7, #32
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025fa:	1d3b      	adds	r3, r7, #4
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	60da      	str	r2, [r3, #12]
 8002606:	611a      	str	r2, [r3, #16]
 8002608:	615a      	str	r2, [r3, #20]
 800260a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800260c:	4b3d      	ldr	r3, [pc, #244]	@ (8002704 <MX_TIM2_Init+0x128>)
 800260e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002612:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8002614:	4b3b      	ldr	r3, [pc, #236]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002616:	22a7      	movs	r2, #167	@ 0xa7
 8002618:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800261a:	4b3a      	ldr	r3, [pc, #232]	@ (8002704 <MX_TIM2_Init+0x128>)
 800261c:	2200      	movs	r2, #0
 800261e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002620:	4b38      	ldr	r3, [pc, #224]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002622:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002626:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002628:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <MX_TIM2_Init+0x128>)
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800262e:	4b35      	ldr	r3, [pc, #212]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002634:	4833      	ldr	r0, [pc, #204]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002636:	f003 fdc8 	bl	80061ca <HAL_TIM_Base_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002640:	f7ff f9c6 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800264a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800264e:	4619      	mov	r1, r3
 8002650:	482c      	ldr	r0, [pc, #176]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002652:	f003 ffd9 	bl	8006608 <HAL_TIM_ConfigClockSource>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800265c:	f7ff f9b8 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002660:	4828      	ldr	r0, [pc, #160]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002662:	f003 fe5a 	bl	800631a <HAL_TIM_PWM_Init>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800266c:	f7ff f9b0 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002674:	2300      	movs	r3, #0
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002678:	f107 0320 	add.w	r3, r7, #32
 800267c:	4619      	mov	r1, r3
 800267e:	4821      	ldr	r0, [pc, #132]	@ (8002704 <MX_TIM2_Init+0x128>)
 8002680:	f004 fb7a 	bl	8006d78 <HAL_TIMEx_MasterConfigSynchronization>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800268a:	f7ff f9a1 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800268e:	2360      	movs	r3, #96	@ 0x60
 8002690:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800269a:	2300      	movs	r3, #0
 800269c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	2200      	movs	r2, #0
 80026a2:	4619      	mov	r1, r3
 80026a4:	4817      	ldr	r0, [pc, #92]	@ (8002704 <MX_TIM2_Init+0x128>)
 80026a6:	f003 feed 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80026b0:	f7ff f98e 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026b4:	1d3b      	adds	r3, r7, #4
 80026b6:	2204      	movs	r2, #4
 80026b8:	4619      	mov	r1, r3
 80026ba:	4812      	ldr	r0, [pc, #72]	@ (8002704 <MX_TIM2_Init+0x128>)
 80026bc:	f003 fee2 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80026c6:	f7ff f983 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026ca:	1d3b      	adds	r3, r7, #4
 80026cc:	2208      	movs	r2, #8
 80026ce:	4619      	mov	r1, r3
 80026d0:	480c      	ldr	r0, [pc, #48]	@ (8002704 <MX_TIM2_Init+0x128>)
 80026d2:	f003 fed7 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80026dc:	f7ff f978 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026e0:	1d3b      	adds	r3, r7, #4
 80026e2:	220c      	movs	r2, #12
 80026e4:	4619      	mov	r1, r3
 80026e6:	4807      	ldr	r0, [pc, #28]	@ (8002704 <MX_TIM2_Init+0x128>)
 80026e8:	f003 fecc 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80026f2:	f7ff f96d 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026f6:	4803      	ldr	r0, [pc, #12]	@ (8002704 <MX_TIM2_Init+0x128>)
 80026f8:	f000 fa72 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 80026fc:	bf00      	nop
 80026fe:	3738      	adds	r7, #56	@ 0x38
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	200002cc 	.word	0x200002cc

08002708 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08e      	sub	sp, #56	@ 0x38
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271c:	f107 0320 	add.w	r3, r7, #32
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	60da      	str	r2, [r3, #12]
 8002732:	611a      	str	r2, [r3, #16]
 8002734:	615a      	str	r2, [r3, #20]
 8002736:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002738:	4b3d      	ldr	r3, [pc, #244]	@ (8002830 <MX_TIM3_Init+0x128>)
 800273a:	4a3e      	ldr	r2, [pc, #248]	@ (8002834 <MX_TIM3_Init+0x12c>)
 800273c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 800273e:	4b3c      	ldr	r3, [pc, #240]	@ (8002830 <MX_TIM3_Init+0x128>)
 8002740:	22a7      	movs	r2, #167	@ 0xa7
 8002742:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002744:	4b3a      	ldr	r3, [pc, #232]	@ (8002830 <MX_TIM3_Init+0x128>)
 8002746:	2200      	movs	r2, #0
 8002748:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800274a:	4b39      	ldr	r3, [pc, #228]	@ (8002830 <MX_TIM3_Init+0x128>)
 800274c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002750:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002752:	4b37      	ldr	r3, [pc, #220]	@ (8002830 <MX_TIM3_Init+0x128>)
 8002754:	2200      	movs	r2, #0
 8002756:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002758:	4b35      	ldr	r3, [pc, #212]	@ (8002830 <MX_TIM3_Init+0x128>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800275e:	4834      	ldr	r0, [pc, #208]	@ (8002830 <MX_TIM3_Init+0x128>)
 8002760:	f003 fd33 	bl	80061ca <HAL_TIM_Base_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800276a:	f7ff f931 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800276e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002772:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002774:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002778:	4619      	mov	r1, r3
 800277a:	482d      	ldr	r0, [pc, #180]	@ (8002830 <MX_TIM3_Init+0x128>)
 800277c:	f003 ff44 	bl	8006608 <HAL_TIM_ConfigClockSource>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002786:	f7ff f923 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800278a:	4829      	ldr	r0, [pc, #164]	@ (8002830 <MX_TIM3_Init+0x128>)
 800278c:	f003 fdc5 	bl	800631a <HAL_TIM_PWM_Init>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002796:	f7ff f91b 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279a:	2300      	movs	r3, #0
 800279c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800279e:	2300      	movs	r3, #0
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027a2:	f107 0320 	add.w	r3, r7, #32
 80027a6:	4619      	mov	r1, r3
 80027a8:	4821      	ldr	r0, [pc, #132]	@ (8002830 <MX_TIM3_Init+0x128>)
 80027aa:	f004 fae5 	bl	8006d78 <HAL_TIMEx_MasterConfigSynchronization>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80027b4:	f7ff f90c 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027b8:	2360      	movs	r3, #96	@ 0x60
 80027ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027c0:	2300      	movs	r3, #0
 80027c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027c8:	1d3b      	adds	r3, r7, #4
 80027ca:	2200      	movs	r2, #0
 80027cc:	4619      	mov	r1, r3
 80027ce:	4818      	ldr	r0, [pc, #96]	@ (8002830 <MX_TIM3_Init+0x128>)
 80027d0:	f003 fe58 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80027da:	f7ff f8f9 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027de:	1d3b      	adds	r3, r7, #4
 80027e0:	2204      	movs	r2, #4
 80027e2:	4619      	mov	r1, r3
 80027e4:	4812      	ldr	r0, [pc, #72]	@ (8002830 <MX_TIM3_Init+0x128>)
 80027e6:	f003 fe4d 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80027f0:	f7ff f8ee 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027f4:	1d3b      	adds	r3, r7, #4
 80027f6:	2208      	movs	r2, #8
 80027f8:	4619      	mov	r1, r3
 80027fa:	480d      	ldr	r0, [pc, #52]	@ (8002830 <MX_TIM3_Init+0x128>)
 80027fc:	f003 fe42 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002806:	f7ff f8e3 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	220c      	movs	r2, #12
 800280e:	4619      	mov	r1, r3
 8002810:	4807      	ldr	r0, [pc, #28]	@ (8002830 <MX_TIM3_Init+0x128>)
 8002812:	f003 fe37 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800281c:	f7ff f8d8 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002820:	4803      	ldr	r0, [pc, #12]	@ (8002830 <MX_TIM3_Init+0x128>)
 8002822:	f000 f9dd 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 8002826:	bf00      	nop
 8002828:	3738      	adds	r7, #56	@ 0x38
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000314 	.word	0x20000314
 8002834:	40000400 	.word	0x40000400

08002838 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08e      	sub	sp, #56	@ 0x38
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800283e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	609a      	str	r2, [r3, #8]
 800284a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800284c:	f107 0320 	add.w	r3, r7, #32
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002856:	1d3b      	adds	r3, r7, #4
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
 8002864:	615a      	str	r2, [r3, #20]
 8002866:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002868:	4b3d      	ldr	r3, [pc, #244]	@ (8002960 <MX_TIM4_Init+0x128>)
 800286a:	4a3e      	ldr	r2, [pc, #248]	@ (8002964 <MX_TIM4_Init+0x12c>)
 800286c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 167;
 800286e:	4b3c      	ldr	r3, [pc, #240]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002870:	22a7      	movs	r2, #167	@ 0xa7
 8002872:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002874:	4b3a      	ldr	r3, [pc, #232]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800287a:	4b39      	ldr	r3, [pc, #228]	@ (8002960 <MX_TIM4_Init+0x128>)
 800287c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002880:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002882:	4b37      	ldr	r3, [pc, #220]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002888:	4b35      	ldr	r3, [pc, #212]	@ (8002960 <MX_TIM4_Init+0x128>)
 800288a:	2200      	movs	r2, #0
 800288c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800288e:	4834      	ldr	r0, [pc, #208]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002890:	f003 fc9b 	bl	80061ca <HAL_TIM_Base_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800289a:	f7ff f899 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800289e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80028a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028a8:	4619      	mov	r1, r3
 80028aa:	482d      	ldr	r0, [pc, #180]	@ (8002960 <MX_TIM4_Init+0x128>)
 80028ac:	f003 feac 	bl	8006608 <HAL_TIM_ConfigClockSource>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80028b6:	f7ff f88b 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80028ba:	4829      	ldr	r0, [pc, #164]	@ (8002960 <MX_TIM4_Init+0x128>)
 80028bc:	f003 fd2d 	bl	800631a <HAL_TIM_PWM_Init>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80028c6:	f7ff f883 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028d2:	f107 0320 	add.w	r3, r7, #32
 80028d6:	4619      	mov	r1, r3
 80028d8:	4821      	ldr	r0, [pc, #132]	@ (8002960 <MX_TIM4_Init+0x128>)
 80028da:	f004 fa4d 	bl	8006d78 <HAL_TIMEx_MasterConfigSynchronization>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80028e4:	f7ff f874 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028e8:	2360      	movs	r3, #96	@ 0x60
 80028ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028f8:	1d3b      	adds	r3, r7, #4
 80028fa:	2200      	movs	r2, #0
 80028fc:	4619      	mov	r1, r3
 80028fe:	4818      	ldr	r0, [pc, #96]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002900:	f003 fdc0 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800290a:	f7ff f861 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	2204      	movs	r2, #4
 8002912:	4619      	mov	r1, r3
 8002914:	4812      	ldr	r0, [pc, #72]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002916:	f003 fdb5 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002920:	f7ff f856 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	2208      	movs	r2, #8
 8002928:	4619      	mov	r1, r3
 800292a:	480d      	ldr	r0, [pc, #52]	@ (8002960 <MX_TIM4_Init+0x128>)
 800292c:	f003 fdaa 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8002936:	f7ff f84b 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	220c      	movs	r2, #12
 800293e:	4619      	mov	r1, r3
 8002940:	4807      	ldr	r0, [pc, #28]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002942:	f003 fd9f 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 800294c:	f7ff f840 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002950:	4803      	ldr	r0, [pc, #12]	@ (8002960 <MX_TIM4_Init+0x128>)
 8002952:	f000 f945 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 8002956:	bf00      	nop
 8002958:	3738      	adds	r7, #56	@ 0x38
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	2000035c 	.word	0x2000035c
 8002964:	40000800 	.word	0x40000800

08002968 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b096      	sub	sp, #88	@ 0x58
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800296e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
 8002978:	609a      	str	r2, [r3, #8]
 800297a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800297c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002986:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800298a:	2200      	movs	r2, #0
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	605a      	str	r2, [r3, #4]
 8002990:	609a      	str	r2, [r3, #8]
 8002992:	60da      	str	r2, [r3, #12]
 8002994:	611a      	str	r2, [r3, #16]
 8002996:	615a      	str	r2, [r3, #20]
 8002998:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800299a:	1d3b      	adds	r3, r7, #4
 800299c:	2220      	movs	r2, #32
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f009 fbad 	bl	800c100 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80029a6:	4b50      	ldr	r3, [pc, #320]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029a8:	4a50      	ldr	r2, [pc, #320]	@ (8002aec <MX_TIM8_Init+0x184>)
 80029aa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 80029ac:	4b4e      	ldr	r3, [pc, #312]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029ae:	22a7      	movs	r2, #167	@ 0xa7
 80029b0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b2:	4b4d      	ldr	r3, [pc, #308]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80029b8:	4b4b      	ldr	r3, [pc, #300]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80029be:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c0:	4b49      	ldr	r3, [pc, #292]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80029c6:	4b48      	ldr	r3, [pc, #288]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029cc:	4b46      	ldr	r3, [pc, #280]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80029d2:	4845      	ldr	r0, [pc, #276]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029d4:	f003 fbf9 	bl	80061ca <HAL_TIM_Base_Init>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80029de:	f7fe fff7 	bl	80019d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80029e8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80029ec:	4619      	mov	r1, r3
 80029ee:	483e      	ldr	r0, [pc, #248]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 80029f0:	f003 fe0a 	bl	8006608 <HAL_TIM_ConfigClockSource>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80029fa:	f7fe ffe9 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80029fe:	483a      	ldr	r0, [pc, #232]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002a00:	f003 fc8b 	bl	800631a <HAL_TIM_PWM_Init>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002a0a:	f7fe ffe1 	bl	80019d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a12:	2300      	movs	r3, #0
 8002a14:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002a16:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4832      	ldr	r0, [pc, #200]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002a1e:	f004 f9ab 	bl	8006d78 <HAL_TIMEx_MasterConfigSynchronization>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002a28:	f7fe ffd2 	bl	80019d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a2c:	2360      	movs	r3, #96	@ 0x60
 8002a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a34:	2300      	movs	r3, #0
 8002a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a40:	2300      	movs	r3, #0
 8002a42:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a44:	2300      	movs	r3, #0
 8002a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4825      	ldr	r0, [pc, #148]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002a52:	f003 fd17 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002a5c:	f7fe ffb8 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a64:	2204      	movs	r2, #4
 8002a66:	4619      	mov	r1, r3
 8002a68:	481f      	ldr	r0, [pc, #124]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002a6a:	f003 fd0b 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002a74:	f7fe ffac 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a7c:	2208      	movs	r2, #8
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4819      	ldr	r0, [pc, #100]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002a82:	f003 fcff 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8002a8c:	f7fe ffa0 	bl	80019d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a94:	220c      	movs	r2, #12
 8002a96:	4619      	mov	r1, r3
 8002a98:	4813      	ldr	r0, [pc, #76]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002a9a:	f003 fcf3 	bl	8006484 <HAL_TIM_PWM_ConfigChannel>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8002aa4:	f7fe ff94 	bl	80019d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002aac:	2300      	movs	r3, #0
 8002aae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002abc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ac0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4807      	ldr	r0, [pc, #28]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002acc:	f004 f9d0 	bl	8006e70 <HAL_TIMEx_ConfigBreakDeadTime>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8002ad6:	f7fe ff7b 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002ada:	4803      	ldr	r0, [pc, #12]	@ (8002ae8 <MX_TIM8_Init+0x180>)
 8002adc:	f000 f880 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 8002ae0:	bf00      	nop
 8002ae2:	3758      	adds	r7, #88	@ 0x58
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	200003a4 	.word	0x200003a4
 8002aec:	40010400 	.word	0x40010400

08002af0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b089      	sub	sp, #36	@ 0x24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a33      	ldr	r2, [pc, #204]	@ (8002bcc <HAL_TIM_Base_MspInit+0xdc>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d10e      	bne.n	8002b20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	61fb      	str	r3, [r7, #28]
 8002b06:	4b32      	ldr	r3, [pc, #200]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0a:	4a31      	ldr	r2, [pc, #196]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b12:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	61fb      	str	r3, [r7, #28]
 8002b1c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002b1e:	e04e      	b.n	8002bbe <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b28:	d10e      	bne.n	8002b48 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61bb      	str	r3, [r7, #24]
 8002b2e:	4b28      	ldr	r3, [pc, #160]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	4a27      	ldr	r2, [pc, #156]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b3a:	4b25      	ldr	r3, [pc, #148]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	61bb      	str	r3, [r7, #24]
 8002b44:	69bb      	ldr	r3, [r7, #24]
}
 8002b46:	e03a      	b.n	8002bbe <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a21      	ldr	r2, [pc, #132]	@ (8002bd4 <HAL_TIM_Base_MspInit+0xe4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d10e      	bne.n	8002b70 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	4b1e      	ldr	r3, [pc, #120]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b5c:	f043 0302 	orr.w	r3, r3, #2
 8002b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b62:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	617b      	str	r3, [r7, #20]
 8002b6c:	697b      	ldr	r3, [r7, #20]
}
 8002b6e:	e026      	b.n	8002bbe <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a18      	ldr	r2, [pc, #96]	@ (8002bd8 <HAL_TIM_Base_MspInit+0xe8>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d10e      	bne.n	8002b98 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	4b14      	ldr	r3, [pc, #80]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b82:	4a13      	ldr	r2, [pc, #76]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b84:	f043 0304 	orr.w	r3, r3, #4
 8002b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b8a:	4b11      	ldr	r3, [pc, #68]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	613b      	str	r3, [r7, #16]
 8002b94:	693b      	ldr	r3, [r7, #16]
}
 8002b96:	e012      	b.n	8002bbe <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a0f      	ldr	r2, [pc, #60]	@ (8002bdc <HAL_TIM_Base_MspInit+0xec>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d10d      	bne.n	8002bbe <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002baa:	4a09      	ldr	r2, [pc, #36]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002bac:	f043 0302 	orr.w	r3, r3, #2
 8002bb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bb2:	4b07      	ldr	r3, [pc, #28]	@ (8002bd0 <HAL_TIM_Base_MspInit+0xe0>)
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
}
 8002bbe:	bf00      	nop
 8002bc0:	3724      	adds	r7, #36	@ 0x24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40010000 	.word	0x40010000
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40000400 	.word	0x40000400
 8002bd8:	40000800 	.word	0x40000800
 8002bdc:	40010400 	.word	0x40010400

08002be0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08c      	sub	sp, #48	@ 0x30
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 031c 	add.w	r3, r7, #28
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a74      	ldr	r2, [pc, #464]	@ (8002dd0 <HAL_TIM_MspPostInit+0x1f0>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d130      	bne.n	8002c64 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	4b73      	ldr	r3, [pc, #460]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0a:	4a72      	ldr	r2, [pc, #456]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002c0c:	f043 0310 	orr.w	r3, r3, #16
 8002c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c12:	4b70      	ldr	r3, [pc, #448]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	61bb      	str	r3, [r7, #24]
 8002c1c:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c24:	2302      	movs	r3, #2
 8002c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c30:	2301      	movs	r3, #1
 8002c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4867      	ldr	r0, [pc, #412]	@ (8002dd8 <HAL_TIM_MspPostInit+0x1f8>)
 8002c3c:	f000 fbba 	bl	80033b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8002c40:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002c44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002c52:	2301      	movs	r3, #1
 8002c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c56:	f107 031c 	add.w	r3, r7, #28
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	485e      	ldr	r0, [pc, #376]	@ (8002dd8 <HAL_TIM_MspPostInit+0x1f8>)
 8002c5e:	f000 fba9 	bl	80033b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002c62:	e0b0      	b.n	8002dc6 <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM2)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c6c:	d12e      	bne.n	8002ccc <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
 8002c72:	4b58      	ldr	r3, [pc, #352]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c76:	4a57      	ldr	r2, [pc, #348]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002c78:	f043 0301 	orr.w	r3, r3, #1
 8002c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c7e:	4b55      	ldr	r3, [pc, #340]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	617b      	str	r3, [r7, #20]
 8002c88:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002c8a:	230d      	movs	r3, #13
 8002c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c92:	2300      	movs	r3, #0
 8002c94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c96:	2300      	movs	r3, #0
 8002c98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9e:	f107 031c 	add.w	r3, r7, #28
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	484d      	ldr	r0, [pc, #308]	@ (8002ddc <HAL_TIM_MspPostInit+0x1fc>)
 8002ca6:	f000 fb85 	bl	80033b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002caa:	2302      	movs	r3, #2
 8002cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cbe:	f107 031c 	add.w	r3, r7, #28
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4845      	ldr	r0, [pc, #276]	@ (8002ddc <HAL_TIM_MspPostInit+0x1fc>)
 8002cc6:	f000 fb75 	bl	80033b4 <HAL_GPIO_Init>
}
 8002cca:	e07c      	b.n	8002dc6 <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM3)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a43      	ldr	r2, [pc, #268]	@ (8002de0 <HAL_TIM_MspPostInit+0x200>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d12e      	bne.n	8002d34 <HAL_TIM_MspPostInit+0x154>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	4b3e      	ldr	r3, [pc, #248]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cde:	4a3d      	ldr	r2, [pc, #244]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002ce0:	f043 0302 	orr.w	r3, r3, #2
 8002ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cfe:	2302      	movs	r3, #2
 8002d00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d02:	2302      	movs	r3, #2
 8002d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d06:	f107 031c 	add.w	r3, r7, #28
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4835      	ldr	r0, [pc, #212]	@ (8002de4 <HAL_TIM_MspPostInit+0x204>)
 8002d0e:	f000 fb51 	bl	80033b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002d12:	2332      	movs	r3, #50	@ 0x32
 8002d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d16:	2302      	movs	r3, #2
 8002d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d22:	2302      	movs	r3, #2
 8002d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d26:	f107 031c 	add.w	r3, r7, #28
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	482d      	ldr	r0, [pc, #180]	@ (8002de4 <HAL_TIM_MspPostInit+0x204>)
 8002d2e:	f000 fb41 	bl	80033b4 <HAL_GPIO_Init>
}
 8002d32:	e048      	b.n	8002dc6 <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM4)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a2b      	ldr	r2, [pc, #172]	@ (8002de8 <HAL_TIM_MspPostInit+0x208>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d11f      	bne.n	8002d7e <HAL_TIM_MspPostInit+0x19e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b24      	ldr	r3, [pc, #144]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d46:	4a23      	ldr	r2, [pc, #140]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002d48:	f043 0308 	orr.w	r3, r3, #8
 8002d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d4e:	4b21      	ldr	r3, [pc, #132]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002d5a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d60:	2302      	movs	r3, #2
 8002d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	2300      	movs	r3, #0
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d70:	f107 031c 	add.w	r3, r7, #28
 8002d74:	4619      	mov	r1, r3
 8002d76:	481d      	ldr	r0, [pc, #116]	@ (8002dec <HAL_TIM_MspPostInit+0x20c>)
 8002d78:	f000 fb1c 	bl	80033b4 <HAL_GPIO_Init>
}
 8002d7c:	e023      	b.n	8002dc6 <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM8)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a1b      	ldr	r2, [pc, #108]	@ (8002df0 <HAL_TIM_MspPostInit+0x210>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d11e      	bne.n	8002dc6 <HAL_TIM_MspPostInit+0x1e6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	4b11      	ldr	r3, [pc, #68]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d90:	4a10      	ldr	r2, [pc, #64]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002d92:	f043 0304 	orr.w	r3, r3, #4
 8002d96:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d98:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd4 <HAL_TIM_MspPostInit+0x1f4>)
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002da4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002daa:	2302      	movs	r3, #2
 8002dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db2:	2300      	movs	r3, #0
 8002db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002db6:	2303      	movs	r3, #3
 8002db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	480c      	ldr	r0, [pc, #48]	@ (8002df4 <HAL_TIM_MspPostInit+0x214>)
 8002dc2:	f000 faf7 	bl	80033b4 <HAL_GPIO_Init>
}
 8002dc6:	bf00      	nop
 8002dc8:	3730      	adds	r7, #48	@ 0x30
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40010000 	.word	0x40010000
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40020000 	.word	0x40020000
 8002de0:	40000400 	.word	0x40000400
 8002de4:	40020400 	.word	0x40020400
 8002de8:	40000800 	.word	0x40000800
 8002dec:	40020c00 	.word	0x40020c00
 8002df0:	40010400 	.word	0x40010400
 8002df4:	40020800 	.word	0x40020800

08002df8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dfc:	4b11      	ldr	r3, [pc, #68]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002dfe:	4a12      	ldr	r2, [pc, #72]	@ (8002e48 <MX_USART1_UART_Init+0x50>)
 8002e00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002e02:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002e08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e10:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e16:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e1c:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e1e:	220c      	movs	r2, #12
 8002e20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e22:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e2e:	4805      	ldr	r0, [pc, #20]	@ (8002e44 <MX_USART1_UART_Init+0x4c>)
 8002e30:	f004 f870 	bl	8006f14 <HAL_UART_Init>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e3a:	f7fe fdc9 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	200003ec 	.word	0x200003ec
 8002e48:	40011000 	.word	0x40011000

08002e4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b08a      	sub	sp, #40	@ 0x28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e54:	f107 0314 	add.w	r3, r7, #20
 8002e58:	2200      	movs	r2, #0
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	605a      	str	r2, [r3, #4]
 8002e5e:	609a      	str	r2, [r3, #8]
 8002e60:	60da      	str	r2, [r3, #12]
 8002e62:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee0 <HAL_UART_MspInit+0x94>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d133      	bne.n	8002ed6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee4 <HAL_UART_MspInit+0x98>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e76:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee4 <HAL_UART_MspInit+0x98>)
 8002e78:	f043 0310 	orr.w	r3, r3, #16
 8002e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ee4 <HAL_UART_MspInit+0x98>)
 8002e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e82:	f003 0310 	and.w	r3, r3, #16
 8002e86:	613b      	str	r3, [r7, #16]
 8002e88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ee4 <HAL_UART_MspInit+0x98>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e92:	4a14      	ldr	r2, [pc, #80]	@ (8002ee4 <HAL_UART_MspInit+0x98>)
 8002e94:	f043 0302 	orr.w	r3, r3, #2
 8002e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ee4 <HAL_UART_MspInit+0x98>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ea6:	23c0      	movs	r3, #192	@ 0xc0
 8002ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002eb6:	2307      	movs	r3, #7
 8002eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eba:	f107 0314 	add.w	r3, r7, #20
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4809      	ldr	r0, [pc, #36]	@ (8002ee8 <HAL_UART_MspInit+0x9c>)
 8002ec2:	f000 fa77 	bl	80033b4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2100      	movs	r1, #0
 8002eca:	2025      	movs	r0, #37	@ 0x25
 8002ecc:	f000 f9a9 	bl	8003222 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ed0:	2025      	movs	r0, #37	@ 0x25
 8002ed2:	f000 f9c2 	bl	800325a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002ed6:	bf00      	nop
 8002ed8:	3728      	adds	r7, #40	@ 0x28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40011000 	.word	0x40011000
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40020400 	.word	0x40020400

08002eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002eec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ef0:	f7ff fa94 	bl	800241c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ef4:	480c      	ldr	r0, [pc, #48]	@ (8002f28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ef6:	490d      	ldr	r1, [pc, #52]	@ (8002f2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8002f30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002efc:	e002      	b.n	8002f04 <LoopCopyDataInit>

08002efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f02:	3304      	adds	r3, #4

08002f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f08:	d3f9      	bcc.n	8002efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002f38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f10:	e001      	b.n	8002f16 <LoopFillZerobss>

08002f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f14:	3204      	adds	r2, #4

08002f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f18:	d3fb      	bcc.n	8002f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f1a:	f009 f8f9 	bl	800c110 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f1e:	f7fe fa0d 	bl	800133c <main>
  bx  lr    
 8002f22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002f24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f2c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8002f30:	0800cd30 	.word	0x0800cd30
  ldr r2, =_sbss
 8002f34:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8002f38:	20002168 	.word	0x20002168

08002f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f3c:	e7fe      	b.n	8002f3c <ADC_IRQHandler>
	...

08002f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f44:	4b0e      	ldr	r3, [pc, #56]	@ (8002f80 <HAL_Init+0x40>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a0d      	ldr	r2, [pc, #52]	@ (8002f80 <HAL_Init+0x40>)
 8002f4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <HAL_Init+0x40>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a0a      	ldr	r2, [pc, #40]	@ (8002f80 <HAL_Init+0x40>)
 8002f56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f5c:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <HAL_Init+0x40>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a07      	ldr	r2, [pc, #28]	@ (8002f80 <HAL_Init+0x40>)
 8002f62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f68:	2003      	movs	r0, #3
 8002f6a:	f000 f94f 	bl	800320c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f6e:	2000      	movs	r0, #0
 8002f70:	f000 f808 	bl	8002f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f74:	f7ff f9e6 	bl	8002344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40023c00 	.word	0x40023c00

08002f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f8c:	4b12      	ldr	r3, [pc, #72]	@ (8002fd8 <HAL_InitTick+0x54>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	4b12      	ldr	r3, [pc, #72]	@ (8002fdc <HAL_InitTick+0x58>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	4619      	mov	r1, r3
 8002f96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 f967 	bl	8003276 <HAL_SYSTICK_Config>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00e      	b.n	8002fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b0f      	cmp	r3, #15
 8002fb6:	d80a      	bhi.n	8002fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fc0:	f000 f92f 	bl	8003222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fc4:	4a06      	ldr	r2, [pc, #24]	@ (8002fe0 <HAL_InitTick+0x5c>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	e000      	b.n	8002fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	20000000 	.word	0x20000000
 8002fdc:	20000008 	.word	0x20000008
 8002fe0:	20000004 	.word	0x20000004

08002fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fe8:	4b06      	ldr	r3, [pc, #24]	@ (8003004 <HAL_IncTick+0x20>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	461a      	mov	r2, r3
 8002fee:	4b06      	ldr	r3, [pc, #24]	@ (8003008 <HAL_IncTick+0x24>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	4a04      	ldr	r2, [pc, #16]	@ (8003008 <HAL_IncTick+0x24>)
 8002ff6:	6013      	str	r3, [r2, #0]
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	20000008 	.word	0x20000008
 8003008:	20000434 	.word	0x20000434

0800300c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return uwTick;
 8003010:	4b03      	ldr	r3, [pc, #12]	@ (8003020 <HAL_GetTick+0x14>)
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	4618      	mov	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	20000434 	.word	0x20000434

08003024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800302c:	f7ff ffee 	bl	800300c <HAL_GetTick>
 8003030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800303c:	d005      	beq.n	800304a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800303e:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <HAL_Delay+0x44>)
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4413      	add	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800304a:	bf00      	nop
 800304c:	f7ff ffde 	bl	800300c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	429a      	cmp	r2, r3
 800305a:	d8f7      	bhi.n	800304c <HAL_Delay+0x28>
  {
  }
}
 800305c:	bf00      	nop
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000008 	.word	0x20000008

0800306c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800307c:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003088:	4013      	ands	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003094:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800309c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800309e:	4a04      	ldr	r2, [pc, #16]	@ (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	60d3      	str	r3, [r2, #12]
}
 80030a4:	bf00      	nop
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b8:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <__NVIC_GetPriorityGrouping+0x18>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	f003 0307 	and.w	r3, r3, #7
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db0b      	blt.n	80030fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	f003 021f 	and.w	r2, r3, #31
 80030e8:	4907      	ldr	r1, [pc, #28]	@ (8003108 <__NVIC_EnableIRQ+0x38>)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	2001      	movs	r0, #1
 80030f2:	fa00 f202 	lsl.w	r2, r0, r2
 80030f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	e000e100 	.word	0xe000e100

0800310c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	6039      	str	r1, [r7, #0]
 8003116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311c:	2b00      	cmp	r3, #0
 800311e:	db0a      	blt.n	8003136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	490c      	ldr	r1, [pc, #48]	@ (8003158 <__NVIC_SetPriority+0x4c>)
 8003126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312a:	0112      	lsls	r2, r2, #4
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	440b      	add	r3, r1
 8003130:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003134:	e00a      	b.n	800314c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	b2da      	uxtb	r2, r3
 800313a:	4908      	ldr	r1, [pc, #32]	@ (800315c <__NVIC_SetPriority+0x50>)
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	3b04      	subs	r3, #4
 8003144:	0112      	lsls	r2, r2, #4
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	440b      	add	r3, r1
 800314a:	761a      	strb	r2, [r3, #24]
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000e100 	.word	0xe000e100
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003160:	b480      	push	{r7}
 8003162:	b089      	sub	sp, #36	@ 0x24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f1c3 0307 	rsb	r3, r3, #7
 800317a:	2b04      	cmp	r3, #4
 800317c:	bf28      	it	cs
 800317e:	2304      	movcs	r3, #4
 8003180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3304      	adds	r3, #4
 8003186:	2b06      	cmp	r3, #6
 8003188:	d902      	bls.n	8003190 <NVIC_EncodePriority+0x30>
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3b03      	subs	r3, #3
 800318e:	e000      	b.n	8003192 <NVIC_EncodePriority+0x32>
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003194:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43da      	mvns	r2, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	401a      	ands	r2, r3
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fa01 f303 	lsl.w	r3, r1, r3
 80031b2:	43d9      	mvns	r1, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b8:	4313      	orrs	r3, r2
         );
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3724      	adds	r7, #36	@ 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031d8:	d301      	bcc.n	80031de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031da:	2301      	movs	r3, #1
 80031dc:	e00f      	b.n	80031fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031de:	4a0a      	ldr	r2, [pc, #40]	@ (8003208 <SysTick_Config+0x40>)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031e6:	210f      	movs	r1, #15
 80031e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031ec:	f7ff ff8e 	bl	800310c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031f0:	4b05      	ldr	r3, [pc, #20]	@ (8003208 <SysTick_Config+0x40>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031f6:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <SysTick_Config+0x40>)
 80031f8:	2207      	movs	r2, #7
 80031fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	e000e010 	.word	0xe000e010

0800320c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff ff29 	bl	800306c <__NVIC_SetPriorityGrouping>
}
 800321a:	bf00      	nop
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003222:	b580      	push	{r7, lr}
 8003224:	b086      	sub	sp, #24
 8003226:	af00      	add	r7, sp, #0
 8003228:	4603      	mov	r3, r0
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003234:	f7ff ff3e 	bl	80030b4 <__NVIC_GetPriorityGrouping>
 8003238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	6978      	ldr	r0, [r7, #20]
 8003240:	f7ff ff8e 	bl	8003160 <NVIC_EncodePriority>
 8003244:	4602      	mov	r2, r0
 8003246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800324a:	4611      	mov	r1, r2
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff ff5d 	bl	800310c <__NVIC_SetPriority>
}
 8003252:	bf00      	nop
 8003254:	3718      	adds	r7, #24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b082      	sub	sp, #8
 800325e:	af00      	add	r7, sp, #0
 8003260:	4603      	mov	r3, r0
 8003262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff ff31 	bl	80030d0 <__NVIC_EnableIRQ>
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff ffa2 	bl	80031c8 <SysTick_Config>
 8003284:	4603      	mov	r3, r0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b084      	sub	sp, #16
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800329c:	f7ff feb6 	bl	800300c <HAL_GetTick>
 80032a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d008      	beq.n	80032c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2280      	movs	r2, #128	@ 0x80
 80032b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e052      	b.n	8003366 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0216 	bic.w	r2, r2, #22
 80032ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695a      	ldr	r2, [r3, #20]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d103      	bne.n	80032f0 <HAL_DMA_Abort+0x62>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d007      	beq.n	8003300 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0208 	bic.w	r2, r2, #8
 80032fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0201 	bic.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003310:	e013      	b.n	800333a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003312:	f7ff fe7b 	bl	800300c <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b05      	cmp	r3, #5
 800331e:	d90c      	bls.n	800333a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2220      	movs	r2, #32
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2203      	movs	r2, #3
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e015      	b.n	8003366 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1e4      	bne.n	8003312 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800334c:	223f      	movs	r2, #63	@ 0x3f
 800334e:	409a      	lsls	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d004      	beq.n	800338c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2280      	movs	r2, #128	@ 0x80
 8003386:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e00c      	b.n	80033a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2205      	movs	r2, #5
 8003390:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0201 	bic.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b089      	sub	sp, #36	@ 0x24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ca:	2300      	movs	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
 80033ce:	e16b      	b.n	80036a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033d0:	2201      	movs	r2, #1
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4013      	ands	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	f040 815a 	bne.w	80036a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d005      	beq.n	8003406 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003402:	2b02      	cmp	r3, #2
 8003404:	d130      	bne.n	8003468 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4013      	ands	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	4313      	orrs	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800343c:	2201      	movs	r2, #1
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	091b      	lsrs	r3, r3, #4
 8003452:	f003 0201 	and.w	r2, r3, #1
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	2b03      	cmp	r3, #3
 8003472:	d017      	beq.n	80034a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	2203      	movs	r2, #3
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d123      	bne.n	80034f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	08da      	lsrs	r2, r3, #3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3208      	adds	r2, #8
 80034b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	220f      	movs	r2, #15
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	08da      	lsrs	r2, r3, #3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	3208      	adds	r2, #8
 80034f2:	69b9      	ldr	r1, [r7, #24]
 80034f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	2203      	movs	r2, #3
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f003 0203 	and.w	r2, r3, #3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 80b4 	beq.w	80036a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	60fb      	str	r3, [r7, #12]
 800353e:	4b60      	ldr	r3, [pc, #384]	@ (80036c0 <HAL_GPIO_Init+0x30c>)
 8003540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003542:	4a5f      	ldr	r2, [pc, #380]	@ (80036c0 <HAL_GPIO_Init+0x30c>)
 8003544:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003548:	6453      	str	r3, [r2, #68]	@ 0x44
 800354a:	4b5d      	ldr	r3, [pc, #372]	@ (80036c0 <HAL_GPIO_Init+0x30c>)
 800354c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003556:	4a5b      	ldr	r2, [pc, #364]	@ (80036c4 <HAL_GPIO_Init+0x310>)
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	089b      	lsrs	r3, r3, #2
 800355c:	3302      	adds	r3, #2
 800355e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003562:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	220f      	movs	r2, #15
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a52      	ldr	r2, [pc, #328]	@ (80036c8 <HAL_GPIO_Init+0x314>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d02b      	beq.n	80035da <HAL_GPIO_Init+0x226>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a51      	ldr	r2, [pc, #324]	@ (80036cc <HAL_GPIO_Init+0x318>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d025      	beq.n	80035d6 <HAL_GPIO_Init+0x222>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a50      	ldr	r2, [pc, #320]	@ (80036d0 <HAL_GPIO_Init+0x31c>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d01f      	beq.n	80035d2 <HAL_GPIO_Init+0x21e>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a4f      	ldr	r2, [pc, #316]	@ (80036d4 <HAL_GPIO_Init+0x320>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d019      	beq.n	80035ce <HAL_GPIO_Init+0x21a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a4e      	ldr	r2, [pc, #312]	@ (80036d8 <HAL_GPIO_Init+0x324>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <HAL_GPIO_Init+0x216>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a4d      	ldr	r2, [pc, #308]	@ (80036dc <HAL_GPIO_Init+0x328>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00d      	beq.n	80035c6 <HAL_GPIO_Init+0x212>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a4c      	ldr	r2, [pc, #304]	@ (80036e0 <HAL_GPIO_Init+0x32c>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d007      	beq.n	80035c2 <HAL_GPIO_Init+0x20e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a4b      	ldr	r2, [pc, #300]	@ (80036e4 <HAL_GPIO_Init+0x330>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d101      	bne.n	80035be <HAL_GPIO_Init+0x20a>
 80035ba:	2307      	movs	r3, #7
 80035bc:	e00e      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035be:	2308      	movs	r3, #8
 80035c0:	e00c      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035c2:	2306      	movs	r3, #6
 80035c4:	e00a      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035c6:	2305      	movs	r3, #5
 80035c8:	e008      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035ca:	2304      	movs	r3, #4
 80035cc:	e006      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035ce:	2303      	movs	r3, #3
 80035d0:	e004      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e002      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035da:	2300      	movs	r3, #0
 80035dc:	69fa      	ldr	r2, [r7, #28]
 80035de:	f002 0203 	and.w	r2, r2, #3
 80035e2:	0092      	lsls	r2, r2, #2
 80035e4:	4093      	lsls	r3, r2
 80035e6:	69ba      	ldr	r2, [r7, #24]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035ec:	4935      	ldr	r1, [pc, #212]	@ (80036c4 <HAL_GPIO_Init+0x310>)
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	089b      	lsrs	r3, r3, #2
 80035f2:	3302      	adds	r3, #2
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035fa:	4b3b      	ldr	r3, [pc, #236]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800361e:	4a32      	ldr	r2, [pc, #200]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003624:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	43db      	mvns	r3, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4013      	ands	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003648:	4a27      	ldr	r2, [pc, #156]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800364e:	4b26      	ldr	r3, [pc, #152]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	43db      	mvns	r3, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4013      	ands	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003672:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003678:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	43db      	mvns	r3, r3
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4013      	ands	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4313      	orrs	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800369c:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	3301      	adds	r3, #1
 80036a6:	61fb      	str	r3, [r7, #28]
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	2b0f      	cmp	r3, #15
 80036ac:	f67f ae90 	bls.w	80033d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	3724      	adds	r7, #36	@ 0x24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	40023800 	.word	0x40023800
 80036c4:	40013800 	.word	0x40013800
 80036c8:	40020000 	.word	0x40020000
 80036cc:	40020400 	.word	0x40020400
 80036d0:	40020800 	.word	0x40020800
 80036d4:	40020c00 	.word	0x40020c00
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40021400 	.word	0x40021400
 80036e0:	40021800 	.word	0x40021800
 80036e4:	40021c00 	.word	0x40021c00
 80036e8:	40013c00 	.word	0x40013c00

080036ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	807b      	strh	r3, [r7, #2]
 80036f8:	4613      	mov	r3, r2
 80036fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036fc:	787b      	ldrb	r3, [r7, #1]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003702:	887a      	ldrh	r2, [r7, #2]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003708:	e003      	b.n	8003712 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800370a:	887b      	ldrh	r3, [r7, #2]
 800370c:	041a      	lsls	r2, r3, #16
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	619a      	str	r2, [r3, #24]
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
	...

08003720 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e128      	b.n	8003984 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d109      	bne.n	8003752 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a90      	ldr	r2, [pc, #576]	@ (800398c <HAL_I2S_Init+0x26c>)
 800374a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7fd fafd 	bl	8000d4c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2202      	movs	r2, #2
 8003756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	69db      	ldr	r3, [r3, #28]
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003768:	f023 030f 	bic.w	r3, r3, #15
 800376c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2202      	movs	r2, #2
 8003774:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d060      	beq.n	8003840 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d102      	bne.n	800378c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003786:	2310      	movs	r3, #16
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	e001      	b.n	8003790 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800378c:	2320      	movs	r3, #32
 800378e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2b20      	cmp	r3, #32
 8003796:	d802      	bhi.n	800379e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800379e:	2001      	movs	r0, #1
 80037a0:	f002 fc2a 	bl	8005ff8 <HAL_RCCEx_GetPeriphCLKFreq>
 80037a4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037ae:	d125      	bne.n	80037fc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d010      	beq.n	80037da <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	fbb2 f2f3 	udiv	r2, r2, r3
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	461a      	mov	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d4:	3305      	adds	r3, #5
 80037d6:	613b      	str	r3, [r7, #16]
 80037d8:	e01f      	b.n	800381a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	00db      	lsls	r3, r3, #3
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80037e4:	4613      	mov	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	461a      	mov	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f6:	3305      	adds	r3, #5
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	e00e      	b.n	800381a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	fbb2 f2f3 	udiv	r2, r2, r3
 8003804:	4613      	mov	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	461a      	mov	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	fbb2 f3f3 	udiv	r3, r2, r3
 8003816:	3305      	adds	r3, #5
 8003818:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4a5c      	ldr	r2, [pc, #368]	@ (8003990 <HAL_I2S_Init+0x270>)
 800381e:	fba2 2303 	umull	r2, r3, r2, r3
 8003822:	08db      	lsrs	r3, r3, #3
 8003824:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	085b      	lsrs	r3, r3, #1
 8003836:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	021b      	lsls	r3, r3, #8
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	e003      	b.n	8003848 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003840:	2302      	movs	r3, #2
 8003842:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003844:	2300      	movs	r3, #0
 8003846:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d902      	bls.n	8003854 <HAL_I2S_Init+0x134>
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	2bff      	cmp	r3, #255	@ 0xff
 8003852:	d907      	bls.n	8003864 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003858:	f043 0210 	orr.w	r2, r3, #16
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e08f      	b.n	8003984 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691a      	ldr	r2, [r3, #16]
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	ea42 0103 	orr.w	r1, r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	69fa      	ldr	r2, [r7, #28]
 8003874:	430a      	orrs	r2, r1
 8003876:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003882:	f023 030f 	bic.w	r3, r3, #15
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	6851      	ldr	r1, [r2, #4]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6892      	ldr	r2, [r2, #8]
 800388e:	4311      	orrs	r1, r2
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	68d2      	ldr	r2, [r2, #12]
 8003894:	4311      	orrs	r1, r2
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6992      	ldr	r2, [r2, #24]
 800389a:	430a      	orrs	r2, r1
 800389c:	431a      	orrs	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038a6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d161      	bne.n	8003974 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a38      	ldr	r2, [pc, #224]	@ (8003994 <HAL_I2S_Init+0x274>)
 80038b4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a37      	ldr	r2, [pc, #220]	@ (8003998 <HAL_I2S_Init+0x278>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d101      	bne.n	80038c4 <HAL_I2S_Init+0x1a4>
 80038c0:	4b36      	ldr	r3, [pc, #216]	@ (800399c <HAL_I2S_Init+0x27c>)
 80038c2:	e001      	b.n	80038c8 <HAL_I2S_Init+0x1a8>
 80038c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6812      	ldr	r2, [r2, #0]
 80038ce:	4932      	ldr	r1, [pc, #200]	@ (8003998 <HAL_I2S_Init+0x278>)
 80038d0:	428a      	cmp	r2, r1
 80038d2:	d101      	bne.n	80038d8 <HAL_I2S_Init+0x1b8>
 80038d4:	4a31      	ldr	r2, [pc, #196]	@ (800399c <HAL_I2S_Init+0x27c>)
 80038d6:	e001      	b.n	80038dc <HAL_I2S_Init+0x1bc>
 80038d8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80038dc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80038e0:	f023 030f 	bic.w	r3, r3, #15
 80038e4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003998 <HAL_I2S_Init+0x278>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d101      	bne.n	80038f4 <HAL_I2S_Init+0x1d4>
 80038f0:	4b2a      	ldr	r3, [pc, #168]	@ (800399c <HAL_I2S_Init+0x27c>)
 80038f2:	e001      	b.n	80038f8 <HAL_I2S_Init+0x1d8>
 80038f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038f8:	2202      	movs	r2, #2
 80038fa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a25      	ldr	r2, [pc, #148]	@ (8003998 <HAL_I2S_Init+0x278>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d101      	bne.n	800390a <HAL_I2S_Init+0x1ea>
 8003906:	4b25      	ldr	r3, [pc, #148]	@ (800399c <HAL_I2S_Init+0x27c>)
 8003908:	e001      	b.n	800390e <HAL_I2S_Init+0x1ee>
 800390a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800391a:	d003      	beq.n	8003924 <HAL_I2S_Init+0x204>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d103      	bne.n	800392c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003924:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	e001      	b.n	8003930 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800392c:	2300      	movs	r3, #0
 800392e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800393a:	4313      	orrs	r3, r2
 800393c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003944:	4313      	orrs	r3, r2
 8003946:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800394e:	4313      	orrs	r3, r2
 8003950:	b29a      	uxth	r2, r3
 8003952:	897b      	ldrh	r3, [r7, #10]
 8003954:	4313      	orrs	r3, r2
 8003956:	b29b      	uxth	r3, r3
 8003958:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800395c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a0d      	ldr	r2, [pc, #52]	@ (8003998 <HAL_I2S_Init+0x278>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d101      	bne.n	800396c <HAL_I2S_Init+0x24c>
 8003968:	4b0c      	ldr	r3, [pc, #48]	@ (800399c <HAL_I2S_Init+0x27c>)
 800396a:	e001      	b.n	8003970 <HAL_I2S_Init+0x250>
 800396c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003970:	897a      	ldrh	r2, [r7, #10]
 8003972:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3720      	adds	r7, #32
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	08003a97 	.word	0x08003a97
 8003990:	cccccccd 	.word	0xcccccccd
 8003994:	08003bad 	.word	0x08003bad
 8003998:	40003800 	.word	0x40003800
 800399c:	40003400 	.word	0x40003400

080039a0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	1c9a      	adds	r2, r3, #2
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10e      	bne.n	8003a30 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a20:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7ff ffb8 	bl	80039a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003a30:	bf00      	nop
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68da      	ldr	r2, [r3, #12]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4a:	b292      	uxth	r2, r2
 8003a4c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a52:	1c9a      	adds	r2, r3, #2
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	b29a      	uxth	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10e      	bne.n	8003a8e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a7e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f7ff ff93 	bl	80039b4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003a8e:	bf00      	nop
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b086      	sub	sp, #24
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d13a      	bne.n	8003b28 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d109      	bne.n	8003ad0 <I2S_IRQHandler+0x3a>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac6:	2b40      	cmp	r3, #64	@ 0x40
 8003ac8:	d102      	bne.n	8003ad0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7ff ffb4 	bl	8003a38 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad6:	2b40      	cmp	r3, #64	@ 0x40
 8003ad8:	d126      	bne.n	8003b28 <I2S_IRQHandler+0x92>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f003 0320 	and.w	r3, r3, #32
 8003ae4:	2b20      	cmp	r3, #32
 8003ae6:	d11f      	bne.n	8003b28 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003af6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003af8:	2300      	movs	r3, #0
 8003afa:	613b      	str	r3, [r7, #16]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	613b      	str	r3, [r7, #16]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1a:	f043 0202 	orr.w	r2, r3, #2
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7ff ff50 	bl	80039c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b03      	cmp	r3, #3
 8003b32:	d136      	bne.n	8003ba2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d109      	bne.n	8003b52 <I2S_IRQHandler+0xbc>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b48:	2b80      	cmp	r3, #128	@ 0x80
 8003b4a:	d102      	bne.n	8003b52 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7ff ff45 	bl	80039dc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f003 0308 	and.w	r3, r3, #8
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d122      	bne.n	8003ba2 <I2S_IRQHandler+0x10c>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b20      	cmp	r3, #32
 8003b68:	d11b      	bne.n	8003ba2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b78:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b94:	f043 0204 	orr.w	r2, r3, #4
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7ff ff13 	bl	80039c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ba2:	bf00      	nop
 8003ba4:	3718      	adds	r7, #24
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
	...

08003bac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a92      	ldr	r2, [pc, #584]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d101      	bne.n	8003bca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003bc6:	4b92      	ldr	r3, [pc, #584]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003bc8:	e001      	b.n	8003bce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003bca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a8b      	ldr	r2, [pc, #556]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d101      	bne.n	8003be8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003be4:	4b8a      	ldr	r3, [pc, #552]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003be6:	e001      	b.n	8003bec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003be8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bf8:	d004      	beq.n	8003c04 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f040 8099 	bne.w	8003d36 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d107      	bne.n	8003c1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d002      	beq.n	8003c1e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f925 	bl	8003e68 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d107      	bne.n	8003c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f9c8 	bl	8003fc8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003c38:	69bb      	ldr	r3, [r7, #24]
 8003c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c3e:	2b40      	cmp	r3, #64	@ 0x40
 8003c40:	d13a      	bne.n	8003cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	f003 0320 	and.w	r3, r3, #32
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d035      	beq.n	8003cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a6e      	ldr	r2, [pc, #440]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d101      	bne.n	8003c5a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003c56:	4b6e      	ldr	r3, [pc, #440]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c58:	e001      	b.n	8003c5e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003c5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4969      	ldr	r1, [pc, #420]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c66:	428b      	cmp	r3, r1
 8003c68:	d101      	bne.n	8003c6e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003c6a:	4b69      	ldr	r3, [pc, #420]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c6c:	e001      	b.n	8003c72 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003c6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c76:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c86:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003c88:	2300      	movs	r3, #0
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003caa:	f043 0202 	orr.w	r2, r3, #2
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7ff fe88 	bl	80039c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	f003 0308 	and.w	r3, r3, #8
 8003cbe:	2b08      	cmp	r3, #8
 8003cc0:	f040 80c3 	bne.w	8003e4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	f003 0320 	and.w	r3, r3, #32
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80bd 	beq.w	8003e4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003cde:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a49      	ldr	r2, [pc, #292]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d101      	bne.n	8003cee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003cea:	4b49      	ldr	r3, [pc, #292]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cec:	e001      	b.n	8003cf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003cee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4944      	ldr	r1, [pc, #272]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cfa:	428b      	cmp	r3, r1
 8003cfc:	d101      	bne.n	8003d02 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003cfe:	4b44      	ldr	r3, [pc, #272]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d00:	e001      	b.n	8003d06 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003d02:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d06:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d0a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	60bb      	str	r3, [r7, #8]
 8003d18:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d26:	f043 0204 	orr.w	r2, r3, #4
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7ff fe4a 	bl	80039c8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d34:	e089      	b.n	8003e4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d107      	bne.n	8003d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f8be 	bl	8003ecc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003d50:	69fb      	ldr	r3, [r7, #28]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d107      	bne.n	8003d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f000 f8fd 	bl	8003f64 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d70:	2b40      	cmp	r3, #64	@ 0x40
 8003d72:	d12f      	bne.n	8003dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	f003 0320 	and.w	r3, r3, #32
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d02a      	beq.n	8003dd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d8c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a1e      	ldr	r2, [pc, #120]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d101      	bne.n	8003d9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003d98:	4b1d      	ldr	r3, [pc, #116]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d9a:	e001      	b.n	8003da0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003d9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003da0:	685a      	ldr	r2, [r3, #4]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4919      	ldr	r1, [pc, #100]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003da8:	428b      	cmp	r3, r1
 8003daa:	d101      	bne.n	8003db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003dac:	4b18      	ldr	r3, [pc, #96]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003dae:	e001      	b.n	8003db4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003db0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003db4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003db8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc6:	f043 0202 	orr.w	r2, r3, #2
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff fdfa 	bl	80039c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d136      	bne.n	8003e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	f003 0320 	and.w	r3, r3, #32
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d031      	beq.n	8003e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a07      	ldr	r2, [pc, #28]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d101      	bne.n	8003df6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003df2:	4b07      	ldr	r3, [pc, #28]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003df4:	e001      	b.n	8003dfa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003df6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4902      	ldr	r1, [pc, #8]	@ (8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e02:	428b      	cmp	r3, r1
 8003e04:	d106      	bne.n	8003e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003e06:	4b02      	ldr	r3, [pc, #8]	@ (8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e08:	e006      	b.n	8003e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003e0a:	bf00      	nop
 8003e0c:	40003800 	.word	0x40003800
 8003e10:	40003400 	.word	0x40003400
 8003e14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e18:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e1c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	685a      	ldr	r2, [r3, #4]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e2c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3a:	f043 0204 	orr.w	r2, r3, #4
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7ff fdc0 	bl	80039c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e48:	e000      	b.n	8003e4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e4a:	bf00      	nop
}
 8003e4c:	bf00      	nop
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	1c99      	adds	r1, r3, #2
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	6251      	str	r1, [r2, #36]	@ 0x24
 8003e7a:	881a      	ldrh	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d113      	bne.n	8003ec2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ea8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d106      	bne.n	8003ec2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f7ff ffc9 	bl	8003e54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	1c99      	adds	r1, r3, #2
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	6251      	str	r1, [r2, #36]	@ 0x24
 8003ede:	8819      	ldrh	r1, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f5c <I2SEx_TxISR_I2SExt+0x90>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d101      	bne.n	8003eee <I2SEx_TxISR_I2SExt+0x22>
 8003eea:	4b1d      	ldr	r3, [pc, #116]	@ (8003f60 <I2SEx_TxISR_I2SExt+0x94>)
 8003eec:	e001      	b.n	8003ef2 <I2SEx_TxISR_I2SExt+0x26>
 8003eee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ef2:	460a      	mov	r2, r1
 8003ef4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d121      	bne.n	8003f52 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a12      	ldr	r2, [pc, #72]	@ (8003f5c <I2SEx_TxISR_I2SExt+0x90>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d101      	bne.n	8003f1c <I2SEx_TxISR_I2SExt+0x50>
 8003f18:	4b11      	ldr	r3, [pc, #68]	@ (8003f60 <I2SEx_TxISR_I2SExt+0x94>)
 8003f1a:	e001      	b.n	8003f20 <I2SEx_TxISR_I2SExt+0x54>
 8003f1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	490d      	ldr	r1, [pc, #52]	@ (8003f5c <I2SEx_TxISR_I2SExt+0x90>)
 8003f28:	428b      	cmp	r3, r1
 8003f2a:	d101      	bne.n	8003f30 <I2SEx_TxISR_I2SExt+0x64>
 8003f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f60 <I2SEx_TxISR_I2SExt+0x94>)
 8003f2e:	e001      	b.n	8003f34 <I2SEx_TxISR_I2SExt+0x68>
 8003f30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f34:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f38:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d106      	bne.n	8003f52 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff ff81 	bl	8003e54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f52:	bf00      	nop
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40003800 	.word	0x40003800
 8003f60:	40003400 	.word	0x40003400

08003f64 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68d8      	ldr	r0, [r3, #12]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f76:	1c99      	adds	r1, r3, #2
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003f7c:	b282      	uxth	r2, r0
 8003f7e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	3b01      	subs	r3, #1
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d113      	bne.n	8003fc0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fa6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff ff4a 	bl	8003e54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a20      	ldr	r2, [pc, #128]	@ (8004058 <I2SEx_RxISR_I2SExt+0x90>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d101      	bne.n	8003fde <I2SEx_RxISR_I2SExt+0x16>
 8003fda:	4b20      	ldr	r3, [pc, #128]	@ (800405c <I2SEx_RxISR_I2SExt+0x94>)
 8003fdc:	e001      	b.n	8003fe2 <I2SEx_RxISR_I2SExt+0x1a>
 8003fde:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fe2:	68d8      	ldr	r0, [r3, #12]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	1c99      	adds	r1, r3, #2
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003fee:	b282      	uxth	r2, r0
 8003ff0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d121      	bne.n	800404e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a12      	ldr	r2, [pc, #72]	@ (8004058 <I2SEx_RxISR_I2SExt+0x90>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d101      	bne.n	8004018 <I2SEx_RxISR_I2SExt+0x50>
 8004014:	4b11      	ldr	r3, [pc, #68]	@ (800405c <I2SEx_RxISR_I2SExt+0x94>)
 8004016:	e001      	b.n	800401c <I2SEx_RxISR_I2SExt+0x54>
 8004018:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	490d      	ldr	r1, [pc, #52]	@ (8004058 <I2SEx_RxISR_I2SExt+0x90>)
 8004024:	428b      	cmp	r3, r1
 8004026:	d101      	bne.n	800402c <I2SEx_RxISR_I2SExt+0x64>
 8004028:	4b0c      	ldr	r3, [pc, #48]	@ (800405c <I2SEx_RxISR_I2SExt+0x94>)
 800402a:	e001      	b.n	8004030 <I2SEx_RxISR_I2SExt+0x68>
 800402c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004030:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004034:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403a:	b29b      	uxth	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	d106      	bne.n	800404e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7ff ff03 	bl	8003e54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800404e:	bf00      	nop
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40003800 	.word	0x40003800
 800405c:	40003400 	.word	0x40003400

08004060 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af02      	add	r7, sp, #8
 8004066:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e101      	b.n	8004276 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800407e:	b2db      	uxtb	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	d106      	bne.n	8004092 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f007 fcef 	bl	800ba70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2203      	movs	r2, #3
 8004096:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040a0:	d102      	bne.n	80040a8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f004 f8b4 	bl	800821a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6818      	ldr	r0, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	7c1a      	ldrb	r2, [r3, #16]
 80040ba:	f88d 2000 	strb.w	r2, [sp]
 80040be:	3304      	adds	r3, #4
 80040c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040c2:	f003 ff93 	bl	8007fec <USB_CoreInit>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0ce      	b.n	8004276 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2100      	movs	r1, #0
 80040de:	4618      	mov	r0, r3
 80040e0:	f004 f8ac 	bl	800823c <USB_SetCurrentMode>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d005      	beq.n	80040f6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2202      	movs	r2, #2
 80040ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e0bf      	b.n	8004276 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040f6:	2300      	movs	r3, #0
 80040f8:	73fb      	strb	r3, [r7, #15]
 80040fa:	e04a      	b.n	8004192 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040fc:	7bfa      	ldrb	r2, [r7, #15]
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	3315      	adds	r3, #21
 800410c:	2201      	movs	r2, #1
 800410e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004110:	7bfa      	ldrb	r2, [r7, #15]
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4413      	add	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	3314      	adds	r3, #20
 8004120:	7bfa      	ldrb	r2, [r7, #15]
 8004122:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004124:	7bfa      	ldrb	r2, [r7, #15]
 8004126:	7bfb      	ldrb	r3, [r7, #15]
 8004128:	b298      	uxth	r0, r3
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	4613      	mov	r3, r2
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	332e      	adds	r3, #46	@ 0x2e
 8004138:	4602      	mov	r2, r0
 800413a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800413c:	7bfa      	ldrb	r2, [r7, #15]
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	3318      	adds	r3, #24
 800414c:	2200      	movs	r2, #0
 800414e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004150:	7bfa      	ldrb	r2, [r7, #15]
 8004152:	6879      	ldr	r1, [r7, #4]
 8004154:	4613      	mov	r3, r2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	4413      	add	r3, r2
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	440b      	add	r3, r1
 800415e:	331c      	adds	r3, #28
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004164:	7bfa      	ldrb	r2, [r7, #15]
 8004166:	6879      	ldr	r1, [r7, #4]
 8004168:	4613      	mov	r3, r2
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	4413      	add	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	440b      	add	r3, r1
 8004172:	3320      	adds	r3, #32
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004178:	7bfa      	ldrb	r2, [r7, #15]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	4613      	mov	r3, r2
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	3324      	adds	r3, #36	@ 0x24
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	3301      	adds	r3, #1
 8004190:	73fb      	strb	r3, [r7, #15]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	791b      	ldrb	r3, [r3, #4]
 8004196:	7bfa      	ldrb	r2, [r7, #15]
 8004198:	429a      	cmp	r2, r3
 800419a:	d3af      	bcc.n	80040fc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800419c:	2300      	movs	r3, #0
 800419e:	73fb      	strb	r3, [r7, #15]
 80041a0:	e044      	b.n	800422c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80041a2:	7bfa      	ldrb	r2, [r7, #15]
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	4413      	add	r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	440b      	add	r3, r1
 80041b0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041b8:	7bfa      	ldrb	r2, [r7, #15]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4613      	mov	r3, r2
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	4413      	add	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	440b      	add	r3, r1
 80041c6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80041ca:	7bfa      	ldrb	r2, [r7, #15]
 80041cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041ce:	7bfa      	ldrb	r2, [r7, #15]
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	4613      	mov	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	4413      	add	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	440b      	add	r3, r1
 80041dc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041e0:	2200      	movs	r2, #0
 80041e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041e4:	7bfa      	ldrb	r2, [r7, #15]
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041fa:	7bfa      	ldrb	r2, [r7, #15]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	00db      	lsls	r3, r3, #3
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004210:	7bfa      	ldrb	r2, [r7, #15]
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	4613      	mov	r3, r2
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004226:	7bfb      	ldrb	r3, [r7, #15]
 8004228:	3301      	adds	r3, #1
 800422a:	73fb      	strb	r3, [r7, #15]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	791b      	ldrb	r3, [r3, #4]
 8004230:	7bfa      	ldrb	r2, [r7, #15]
 8004232:	429a      	cmp	r2, r3
 8004234:	d3b5      	bcc.n	80041a2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7c1a      	ldrb	r2, [r3, #16]
 800423e:	f88d 2000 	strb.w	r2, [sp]
 8004242:	3304      	adds	r3, #4
 8004244:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004246:	f004 f845 	bl	80082d4 <USB_DevInit>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e00c      	b.n	8004276 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4618      	mov	r0, r3
 8004270:	f005 f88f 	bl	8009392 <USB_DevDisconnect>

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b084      	sub	sp, #16
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_PCD_Start+0x1c>
 8004296:	2302      	movs	r3, #2
 8004298:	e022      	b.n	80042e0 <HAL_PCD_Start+0x62>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d009      	beq.n	80042c2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d105      	bne.n	80042c2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f003 ff96 	bl	80081f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f005 f83d 	bl	8009350 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3710      	adds	r7, #16
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80042e8:	b590      	push	{r4, r7, lr}
 80042ea:	b08d      	sub	sp, #52	@ 0x34
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4618      	mov	r0, r3
 8004300:	f005 f8fb 	bl	80094fa <USB_GetMode>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	f040 848c 	bne.w	8004c24 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	f005 f85f 	bl	80093d4 <USB_ReadInterrupts>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 8482 	beq.w	8004c22 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	0a1b      	lsrs	r3, r3, #8
 8004328:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4618      	mov	r0, r3
 8004338:	f005 f84c 	bl	80093d4 <USB_ReadInterrupts>
 800433c:	4603      	mov	r3, r0
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b02      	cmp	r3, #2
 8004344:	d107      	bne.n	8004356 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	695a      	ldr	r2, [r3, #20]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f002 0202 	and.w	r2, r2, #2
 8004354:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f005 f83a 	bl	80093d4 <USB_ReadInterrupts>
 8004360:	4603      	mov	r3, r0
 8004362:	f003 0310 	and.w	r3, r3, #16
 8004366:	2b10      	cmp	r3, #16
 8004368:	d161      	bne.n	800442e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	699a      	ldr	r2, [r3, #24]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 0210 	bic.w	r2, r2, #16
 8004378:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	f003 020f 	and.w	r2, r3, #15
 8004386:	4613      	mov	r3, r2
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	4413      	add	r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	4413      	add	r3, r2
 8004396:	3304      	adds	r3, #4
 8004398:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	0c5b      	lsrs	r3, r3, #17
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d124      	bne.n	80043f0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80043ac:	4013      	ands	r3, r2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d035      	beq.n	800441e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	091b      	lsrs	r3, r3, #4
 80043ba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80043bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	461a      	mov	r2, r3
 80043c4:	6a38      	ldr	r0, [r7, #32]
 80043c6:	f004 fe71 	bl	80090ac <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	091b      	lsrs	r3, r3, #4
 80043d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043d6:	441a      	add	r2, r3
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	695a      	ldr	r2, [r3, #20]
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	091b      	lsrs	r3, r3, #4
 80043e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043e8:	441a      	add	r2, r3
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	615a      	str	r2, [r3, #20]
 80043ee:	e016      	b.n	800441e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	0c5b      	lsrs	r3, r3, #17
 80043f4:	f003 030f 	and.w	r3, r3, #15
 80043f8:	2b06      	cmp	r3, #6
 80043fa:	d110      	bne.n	800441e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004402:	2208      	movs	r2, #8
 8004404:	4619      	mov	r1, r3
 8004406:	6a38      	ldr	r0, [r7, #32]
 8004408:	f004 fe50 	bl	80090ac <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	695a      	ldr	r2, [r3, #20]
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	091b      	lsrs	r3, r3, #4
 8004414:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004418:	441a      	add	r2, r3
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	699a      	ldr	r2, [r3, #24]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f042 0210 	orr.w	r2, r2, #16
 800442c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4618      	mov	r0, r3
 8004434:	f004 ffce 	bl	80093d4 <USB_ReadInterrupts>
 8004438:	4603      	mov	r3, r0
 800443a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800443e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004442:	f040 80a7 	bne.w	8004594 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004446:	2300      	movs	r3, #0
 8004448:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f004 ffd3 	bl	80093fa <USB_ReadDevAllOutEpInterrupt>
 8004454:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004456:	e099      	b.n	800458c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 808e 	beq.w	8004580 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	4611      	mov	r1, r2
 800446e:	4618      	mov	r0, r3
 8004470:	f004 fff7 	bl	8009462 <USB_ReadDevOutEPInterrupt>
 8004474:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00c      	beq.n	800449a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	4413      	add	r3, r2
 8004488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800448c:	461a      	mov	r2, r3
 800448e:	2301      	movs	r3, #1
 8004490:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004492:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 fea3 	bl	80051e0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00c      	beq.n	80044be <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	015a      	lsls	r2, r3, #5
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	4413      	add	r3, r2
 80044ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044b0:	461a      	mov	r2, r3
 80044b2:	2308      	movs	r3, #8
 80044b4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80044b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 ff79 	bl	80053b0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f003 0310 	and.w	r3, r3, #16
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d008      	beq.n	80044da <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80044c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044d4:	461a      	mov	r2, r3
 80044d6:	2310      	movs	r3, #16
 80044d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d030      	beq.n	8004546 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ec:	2b80      	cmp	r3, #128	@ 0x80
 80044ee:	d109      	bne.n	8004504 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	69fa      	ldr	r2, [r7, #28]
 80044fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004502:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	4413      	add	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	4413      	add	r3, r2
 8004516:	3304      	adds	r3, #4
 8004518:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	78db      	ldrb	r3, [r3, #3]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d108      	bne.n	8004534 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2200      	movs	r2, #0
 8004526:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452a:	b2db      	uxtb	r3, r3
 800452c:	4619      	mov	r1, r3
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f007 fba4 	bl	800bc7c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	4413      	add	r3, r2
 800453c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004540:	461a      	mov	r2, r3
 8004542:	2302      	movs	r3, #2
 8004544:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	2b00      	cmp	r3, #0
 800454e:	d008      	beq.n	8004562 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004552:	015a      	lsls	r2, r3, #5
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	4413      	add	r3, r2
 8004558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800455c:	461a      	mov	r2, r3
 800455e:	2320      	movs	r3, #32
 8004560:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d009      	beq.n	8004580 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800456c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456e:	015a      	lsls	r2, r3, #5
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	4413      	add	r3, r2
 8004574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004578:	461a      	mov	r2, r3
 800457a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800457e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004582:	3301      	adds	r3, #1
 8004584:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004588:	085b      	lsrs	r3, r3, #1
 800458a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800458c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800458e:	2b00      	cmp	r3, #0
 8004590:	f47f af62 	bne.w	8004458 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4618      	mov	r0, r3
 800459a:	f004 ff1b 	bl	80093d4 <USB_ReadInterrupts>
 800459e:	4603      	mov	r3, r0
 80045a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045a8:	f040 80db 	bne.w	8004762 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f004 ff3c 	bl	800942e <USB_ReadDevAllInEpInterrupt>
 80045b6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80045b8:	2300      	movs	r3, #0
 80045ba:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80045bc:	e0cd      	b.n	800475a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80045be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 80c2 	beq.w	800474e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	4611      	mov	r1, r2
 80045d4:	4618      	mov	r0, r3
 80045d6:	f004 ff62 	bl	800949e <USB_ReadDevInEPInterrupt>
 80045da:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d057      	beq.n	8004696 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80045e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	2201      	movs	r2, #1
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	43db      	mvns	r3, r3
 8004600:	69f9      	ldr	r1, [r7, #28]
 8004602:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004606:	4013      	ands	r3, r2
 8004608:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	015a      	lsls	r2, r3, #5
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	4413      	add	r3, r2
 8004612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004616:	461a      	mov	r2, r3
 8004618:	2301      	movs	r3, #1
 800461a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	799b      	ldrb	r3, [r3, #6]
 8004620:	2b01      	cmp	r3, #1
 8004622:	d132      	bne.n	800468a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004628:	4613      	mov	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	4413      	add	r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	440b      	add	r3, r1
 8004632:	3320      	adds	r3, #32
 8004634:	6819      	ldr	r1, [r3, #0]
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800463a:	4613      	mov	r3, r2
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4413      	add	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4403      	add	r3, r0
 8004644:	331c      	adds	r3, #28
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4419      	add	r1, r3
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800464e:	4613      	mov	r3, r2
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	4413      	add	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4403      	add	r3, r0
 8004658:	3320      	adds	r3, #32
 800465a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800465c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465e:	2b00      	cmp	r3, #0
 8004660:	d113      	bne.n	800468a <HAL_PCD_IRQHandler+0x3a2>
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004666:	4613      	mov	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4413      	add	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	440b      	add	r3, r1
 8004670:	3324      	adds	r3, #36	@ 0x24
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d108      	bne.n	800468a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6818      	ldr	r0, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004682:	461a      	mov	r2, r3
 8004684:	2101      	movs	r1, #1
 8004686:	f004 ff69 	bl	800955c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800468a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468c:	b2db      	uxtb	r3, r3
 800468e:	4619      	mov	r1, r3
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f007 fa6e 	bl	800bb72 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	f003 0308 	and.w	r3, r3, #8
 800469c:	2b00      	cmp	r3, #0
 800469e:	d008      	beq.n	80046b2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80046a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a2:	015a      	lsls	r2, r3, #5
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	4413      	add	r3, r2
 80046a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ac:	461a      	mov	r2, r3
 80046ae:	2308      	movs	r3, #8
 80046b0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d008      	beq.n	80046ce <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046c8:	461a      	mov	r2, r3
 80046ca:	2310      	movs	r3, #16
 80046cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	015a      	lsls	r2, r3, #5
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	4413      	add	r3, r2
 80046e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046e4:	461a      	mov	r2, r3
 80046e6:	2340      	movs	r3, #64	@ 0x40
 80046e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d023      	beq.n	800473c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80046f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046f6:	6a38      	ldr	r0, [r7, #32]
 80046f8:	f003 ff50 	bl	800859c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80046fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046fe:	4613      	mov	r3, r2
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	3310      	adds	r3, #16
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	4413      	add	r3, r2
 800470c:	3304      	adds	r3, #4
 800470e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	78db      	ldrb	r3, [r3, #3]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d108      	bne.n	800472a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2200      	movs	r2, #0
 800471c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800471e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004720:	b2db      	uxtb	r3, r3
 8004722:	4619      	mov	r1, r3
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f007 fabb 	bl	800bca0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800472a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472c:	015a      	lsls	r2, r3, #5
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	4413      	add	r3, r2
 8004732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004736:	461a      	mov	r2, r3
 8004738:	2302      	movs	r3, #2
 800473a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004746:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 fcbd 	bl	80050c8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800474e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004750:	3301      	adds	r3, #1
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004756:	085b      	lsrs	r3, r3, #1
 8004758:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800475a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475c:	2b00      	cmp	r3, #0
 800475e:	f47f af2e 	bne.w	80045be <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f004 fe34 	bl	80093d4 <USB_ReadInterrupts>
 800476c:	4603      	mov	r3, r0
 800476e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004772:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004776:	d122      	bne.n	80047be <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	69fa      	ldr	r2, [r7, #28]
 8004782:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004786:	f023 0301 	bic.w	r3, r3, #1
 800478a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004792:	2b01      	cmp	r3, #1
 8004794:	d108      	bne.n	80047a8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800479e:	2100      	movs	r1, #0
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 fea3 	bl	80054ec <HAL_PCDEx_LPM_Callback>
 80047a6:	e002      	b.n	80047ae <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f007 fa59 	bl	800bc60 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	695a      	ldr	r2, [r3, #20]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80047bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f004 fe06 	bl	80093d4 <USB_ReadInterrupts>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047d2:	d112      	bne.n	80047fa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d102      	bne.n	80047ea <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f007 fa15 	bl	800bc14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695a      	ldr	r2, [r3, #20]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80047f8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f004 fde8 	bl	80093d4 <USB_ReadInterrupts>
 8004804:	4603      	mov	r3, r0
 8004806:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800480a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800480e:	f040 80b7 	bne.w	8004980 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	69fa      	ldr	r2, [r7, #28]
 800481c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004820:	f023 0301 	bic.w	r3, r3, #1
 8004824:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2110      	movs	r1, #16
 800482c:	4618      	mov	r0, r3
 800482e:	f003 feb5 	bl	800859c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004832:	2300      	movs	r3, #0
 8004834:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004836:	e046      	b.n	80048c6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483a:	015a      	lsls	r2, r3, #5
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	4413      	add	r3, r2
 8004840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004844:	461a      	mov	r2, r3
 8004846:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800484a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800484c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	4413      	add	r3, r2
 8004854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800485c:	0151      	lsls	r1, r2, #5
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	440a      	add	r2, r1
 8004862:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004866:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800486a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800486c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	4413      	add	r3, r2
 8004874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004878:	461a      	mov	r2, r3
 800487a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800487e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004882:	015a      	lsls	r2, r3, #5
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	4413      	add	r3, r2
 8004888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004890:	0151      	lsls	r1, r2, #5
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	440a      	add	r2, r1
 8004896:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800489a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800489e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b0:	0151      	lsls	r1, r2, #5
 80048b2:	69fa      	ldr	r2, [r7, #28]
 80048b4:	440a      	add	r2, r1
 80048b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80048be:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c2:	3301      	adds	r3, #1
 80048c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	791b      	ldrb	r3, [r3, #4]
 80048ca:	461a      	mov	r2, r3
 80048cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d3b2      	bcc.n	8004838 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	69fa      	ldr	r2, [r7, #28]
 80048dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048e0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80048e4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	7bdb      	ldrb	r3, [r3, #15]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d016      	beq.n	800491c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f8:	69fa      	ldr	r2, [r7, #28]
 80048fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048fe:	f043 030b 	orr.w	r3, r3, #11
 8004902:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800490c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800490e:	69fa      	ldr	r2, [r7, #28]
 8004910:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004914:	f043 030b 	orr.w	r3, r3, #11
 8004918:	6453      	str	r3, [r2, #68]	@ 0x44
 800491a:	e015      	b.n	8004948 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	69fa      	ldr	r2, [r7, #28]
 8004926:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800492a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800492e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004932:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	69fa      	ldr	r2, [r7, #28]
 800493e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004942:	f043 030b 	orr.w	r3, r3, #11
 8004946:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	69fa      	ldr	r2, [r7, #28]
 8004952:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004956:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800495a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6818      	ldr	r0, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800496a:	461a      	mov	r2, r3
 800496c:	f004 fdf6 	bl	800955c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	695a      	ldr	r2, [r3, #20]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800497e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f004 fd25 	bl	80093d4 <USB_ReadInterrupts>
 800498a:	4603      	mov	r3, r0
 800498c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004990:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004994:	d123      	bne.n	80049de <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4618      	mov	r0, r3
 800499c:	f004 fdbb 	bl	8009516 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f003 fe72 	bl	800868e <USB_GetDevSpeed>
 80049aa:	4603      	mov	r3, r0
 80049ac:	461a      	mov	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681c      	ldr	r4, [r3, #0]
 80049b6:	f001 fa09 	bl	8005dcc <HAL_RCC_GetHCLKFreq>
 80049ba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049c0:	461a      	mov	r2, r3
 80049c2:	4620      	mov	r0, r4
 80049c4:	f003 fb76 	bl	80080b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f007 f8fa 	bl	800bbc2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	695a      	ldr	r2, [r3, #20]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80049dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f004 fcf6 	bl	80093d4 <USB_ReadInterrupts>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f003 0308 	and.w	r3, r3, #8
 80049ee:	2b08      	cmp	r3, #8
 80049f0:	d10a      	bne.n	8004a08 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f007 f8d7 	bl	800bba6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	695a      	ldr	r2, [r3, #20]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f002 0208 	and.w	r2, r2, #8
 8004a06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f004 fce1 	bl	80093d4 <USB_ReadInterrupts>
 8004a12:	4603      	mov	r3, r0
 8004a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a18:	2b80      	cmp	r3, #128	@ 0x80
 8004a1a:	d123      	bne.n	8004a64 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004a1c:	6a3b      	ldr	r3, [r7, #32]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a28:	2301      	movs	r3, #1
 8004a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a2c:	e014      	b.n	8004a58 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004a2e:	6879      	ldr	r1, [r7, #4]
 8004a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a32:	4613      	mov	r3, r2
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	4413      	add	r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	440b      	add	r3, r1
 8004a3c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d105      	bne.n	8004a52 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 fb0a 	bl	8005066 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	3301      	adds	r3, #1
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	791b      	ldrb	r3, [r3, #4]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d3e4      	bcc.n	8004a2e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f004 fcb3 	bl	80093d4 <USB_ReadInterrupts>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a78:	d13c      	bne.n	8004af4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a7e:	e02b      	b.n	8004ad8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a90:	6879      	ldr	r1, [r7, #4]
 8004a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a94:	4613      	mov	r3, r2
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	3318      	adds	r3, #24
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d115      	bne.n	8004ad2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004aa6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	da12      	bge.n	8004ad2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	00db      	lsls	r3, r3, #3
 8004ab4:	4413      	add	r3, r2
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	440b      	add	r3, r1
 8004aba:	3317      	adds	r3, #23
 8004abc:	2201      	movs	r2, #1
 8004abe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	4619      	mov	r1, r3
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 faca 	bl	8005066 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	791b      	ldrb	r3, [r3, #4]
 8004adc:	461a      	mov	r2, r3
 8004ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d3cd      	bcc.n	8004a80 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	695a      	ldr	r2, [r3, #20]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004af2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4618      	mov	r0, r3
 8004afa:	f004 fc6b 	bl	80093d4 <USB_ReadInterrupts>
 8004afe:	4603      	mov	r3, r0
 8004b00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b04:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b08:	d156      	bne.n	8004bb8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b0e:	e045      	b.n	8004b9c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b12:	015a      	lsls	r2, r3, #5
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	4413      	add	r3, r2
 8004b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b20:	6879      	ldr	r1, [r7, #4]
 8004b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b24:	4613      	mov	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	4413      	add	r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d12e      	bne.n	8004b96 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b38:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	da2b      	bge.n	8004b96 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	0c1a      	lsrs	r2, r3, #16
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004b48:	4053      	eors	r3, r2
 8004b4a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d121      	bne.n	8004b96 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b56:	4613      	mov	r3, r2
 8004b58:	00db      	lsls	r3, r3, #3
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	440b      	add	r3, r1
 8004b60:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004b64:	2201      	movs	r2, #1
 8004b66:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b70:	6a3b      	ldr	r3, [r7, #32]
 8004b72:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	695b      	ldr	r3, [r3, #20]
 8004b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d10a      	bne.n	8004b96 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	69fa      	ldr	r2, [r7, #28]
 8004b8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b92:	6053      	str	r3, [r2, #4]
            break;
 8004b94:	e008      	b.n	8004ba8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	3301      	adds	r3, #1
 8004b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	791b      	ldrb	r3, [r3, #4]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d3b3      	bcc.n	8004b10 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	695a      	ldr	r2, [r3, #20]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004bb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f004 fc09 	bl	80093d4 <USB_ReadInterrupts>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bcc:	d10a      	bne.n	8004be4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f007 f878 	bl	800bcc4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695a      	ldr	r2, [r3, #20]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004be2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f004 fbf3 	bl	80093d4 <USB_ReadInterrupts>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d115      	bne.n	8004c24 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d002      	beq.n	8004c10 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f007 f868 	bl	800bce0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6859      	ldr	r1, [r3, #4]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69ba      	ldr	r2, [r7, #24]
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	605a      	str	r2, [r3, #4]
 8004c20:	e000      	b.n	8004c24 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004c22:	bf00      	nop
    }
  }
}
 8004c24:	3734      	adds	r7, #52	@ 0x34
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd90      	pop	{r4, r7, pc}

08004c2a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b082      	sub	sp, #8
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
 8004c32:	460b      	mov	r3, r1
 8004c34:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d101      	bne.n	8004c44 <HAL_PCD_SetAddress+0x1a>
 8004c40:	2302      	movs	r3, #2
 8004c42:	e012      	b.n	8004c6a <HAL_PCD_SetAddress+0x40>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	78fa      	ldrb	r2, [r7, #3]
 8004c50:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	78fa      	ldrb	r2, [r7, #3]
 8004c58:	4611      	mov	r1, r2
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f004 fb52 	bl	8009304 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b084      	sub	sp, #16
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
 8004c7a:	4608      	mov	r0, r1
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	461a      	mov	r2, r3
 8004c80:	4603      	mov	r3, r0
 8004c82:	70fb      	strb	r3, [r7, #3]
 8004c84:	460b      	mov	r3, r1
 8004c86:	803b      	strh	r3, [r7, #0]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	da0f      	bge.n	8004cb8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	f003 020f 	and.w	r2, r3, #15
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	00db      	lsls	r3, r3, #3
 8004ca2:	4413      	add	r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	3310      	adds	r3, #16
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	4413      	add	r3, r2
 8004cac:	3304      	adds	r3, #4
 8004cae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	705a      	strb	r2, [r3, #1]
 8004cb6:	e00f      	b.n	8004cd8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	f003 020f 	and.w	r2, r3, #15
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	4413      	add	r3, r2
 8004cce:	3304      	adds	r3, #4
 8004cd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004cd8:	78fb      	ldrb	r3, [r7, #3]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004ce4:	883b      	ldrh	r3, [r7, #0]
 8004ce6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	78ba      	ldrb	r2, [r7, #2]
 8004cf2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	785b      	ldrb	r3, [r3, #1]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d004      	beq.n	8004d06 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	461a      	mov	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d06:	78bb      	ldrb	r3, [r7, #2]
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d102      	bne.n	8004d12 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d101      	bne.n	8004d20 <HAL_PCD_EP_Open+0xae>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e00e      	b.n	8004d3e <HAL_PCD_EP_Open+0xcc>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68f9      	ldr	r1, [r7, #12]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f003 fcd2 	bl	80086d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004d3c:	7afb      	ldrb	r3, [r7, #11]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b084      	sub	sp, #16
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
 8004d4e:	460b      	mov	r3, r1
 8004d50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d52:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	da0f      	bge.n	8004d7a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d5a:	78fb      	ldrb	r3, [r7, #3]
 8004d5c:	f003 020f 	and.w	r2, r3, #15
 8004d60:	4613      	mov	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	3310      	adds	r3, #16
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	3304      	adds	r3, #4
 8004d70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2201      	movs	r2, #1
 8004d76:	705a      	strb	r2, [r3, #1]
 8004d78:	e00f      	b.n	8004d9a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d7a:	78fb      	ldrb	r3, [r7, #3]
 8004d7c:	f003 020f 	and.w	r2, r3, #15
 8004d80:	4613      	mov	r3, r2
 8004d82:	00db      	lsls	r3, r3, #3
 8004d84:	4413      	add	r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	4413      	add	r3, r2
 8004d90:	3304      	adds	r3, #4
 8004d92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d9a:	78fb      	ldrb	r3, [r7, #3]
 8004d9c:	f003 030f 	and.w	r3, r3, #15
 8004da0:	b2da      	uxtb	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d101      	bne.n	8004db4 <HAL_PCD_EP_Close+0x6e>
 8004db0:	2302      	movs	r3, #2
 8004db2:	e00e      	b.n	8004dd2 <HAL_PCD_EP_Close+0x8c>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68f9      	ldr	r1, [r7, #12]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f003 fd10 	bl	80087e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b086      	sub	sp, #24
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	60f8      	str	r0, [r7, #12]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
 8004de6:	460b      	mov	r3, r1
 8004de8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dea:	7afb      	ldrb	r3, [r7, #11]
 8004dec:	f003 020f 	and.w	r2, r3, #15
 8004df0:	4613      	mov	r3, r2
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	4413      	add	r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	4413      	add	r3, r2
 8004e00:	3304      	adds	r3, #4
 8004e02:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2200      	movs	r2, #0
 8004e14:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e1c:	7afb      	ldrb	r3, [r7, #11]
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	b2da      	uxtb	r2, r3
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	799b      	ldrb	r3, [r3, #6]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d102      	bne.n	8004e36 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6818      	ldr	r0, [r3, #0]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	799b      	ldrb	r3, [r3, #6]
 8004e3e:	461a      	mov	r2, r3
 8004e40:	6979      	ldr	r1, [r7, #20]
 8004e42:	f003 fdad 	bl	80089a0 <USB_EPStartXfer>

  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	f003 020f 	and.w	r2, r3, #15
 8004e62:	6879      	ldr	r1, [r7, #4]
 8004e64:	4613      	mov	r3, r2
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	4413      	add	r3, r2
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	440b      	add	r3, r1
 8004e6e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004e72:	681b      	ldr	r3, [r3, #0]
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	607a      	str	r2, [r7, #4]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e90:	7afb      	ldrb	r3, [r7, #11]
 8004e92:	f003 020f 	and.w	r2, r3, #15
 8004e96:	4613      	mov	r3, r2
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	3310      	adds	r3, #16
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	683a      	ldr	r2, [r7, #0]
 8004eb2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ec0:	7afb      	ldrb	r3, [r7, #11]
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	b2da      	uxtb	r2, r3
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	799b      	ldrb	r3, [r3, #6]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d102      	bne.n	8004eda <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6818      	ldr	r0, [r3, #0]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	799b      	ldrb	r3, [r3, #6]
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	6979      	ldr	r1, [r7, #20]
 8004ee6:	f003 fd5b 	bl	80089a0 <USB_EPStartXfer>

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	460b      	mov	r3, r1
 8004efe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	7912      	ldrb	r2, [r2, #4]
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d901      	bls.n	8004f12 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e04f      	b.n	8004fb2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	da0f      	bge.n	8004f3a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f1a:	78fb      	ldrb	r3, [r7, #3]
 8004f1c:	f003 020f 	and.w	r2, r3, #15
 8004f20:	4613      	mov	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	4413      	add	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	3310      	adds	r3, #16
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	3304      	adds	r3, #4
 8004f30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2201      	movs	r2, #1
 8004f36:	705a      	strb	r2, [r3, #1]
 8004f38:	e00d      	b.n	8004f56 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f3a:	78fa      	ldrb	r2, [r7, #3]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	4413      	add	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	3304      	adds	r3, #4
 8004f4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f5c:	78fb      	ldrb	r3, [r7, #3]
 8004f5e:	f003 030f 	and.w	r3, r3, #15
 8004f62:	b2da      	uxtb	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d101      	bne.n	8004f76 <HAL_PCD_EP_SetStall+0x82>
 8004f72:	2302      	movs	r3, #2
 8004f74:	e01d      	b.n	8004fb2 <HAL_PCD_EP_SetStall+0xbe>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68f9      	ldr	r1, [r7, #12]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f004 f8e9 	bl	800915c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	f003 030f 	and.w	r3, r3, #15
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d109      	bne.n	8004fa8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6818      	ldr	r0, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	7999      	ldrb	r1, [r3, #6]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f004 fada 	bl	800955c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3710      	adds	r7, #16
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b084      	sub	sp, #16
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004fc6:	78fb      	ldrb	r3, [r7, #3]
 8004fc8:	f003 030f 	and.w	r3, r3, #15
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	7912      	ldrb	r2, [r2, #4]
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e042      	b.n	800505e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	da0f      	bge.n	8005000 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fe0:	78fb      	ldrb	r3, [r7, #3]
 8004fe2:	f003 020f 	and.w	r2, r3, #15
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	00db      	lsls	r3, r3, #3
 8004fea:	4413      	add	r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	3310      	adds	r3, #16
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	3304      	adds	r3, #4
 8004ff6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	705a      	strb	r2, [r3, #1]
 8004ffe:	e00f      	b.n	8005020 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005000:	78fb      	ldrb	r3, [r7, #3]
 8005002:	f003 020f 	and.w	r2, r3, #15
 8005006:	4613      	mov	r3, r2
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	4413      	add	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	4413      	add	r3, r2
 8005016:	3304      	adds	r3, #4
 8005018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005026:	78fb      	ldrb	r3, [r7, #3]
 8005028:	f003 030f 	and.w	r3, r3, #15
 800502c:	b2da      	uxtb	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005038:	2b01      	cmp	r3, #1
 800503a:	d101      	bne.n	8005040 <HAL_PCD_EP_ClrStall+0x86>
 800503c:	2302      	movs	r3, #2
 800503e:	e00e      	b.n	800505e <HAL_PCD_EP_ClrStall+0xa4>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68f9      	ldr	r1, [r7, #12]
 800504e:	4618      	mov	r0, r3
 8005050:	f004 f8f2 	bl	8009238 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b084      	sub	sp, #16
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	460b      	mov	r3, r1
 8005070:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005072:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005076:	2b00      	cmp	r3, #0
 8005078:	da0c      	bge.n	8005094 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	f003 020f 	and.w	r2, r3, #15
 8005080:	4613      	mov	r3, r2
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	3310      	adds	r3, #16
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	4413      	add	r3, r2
 800508e:	3304      	adds	r3, #4
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	e00c      	b.n	80050ae <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005094:	78fb      	ldrb	r3, [r7, #3]
 8005096:	f003 020f 	and.w	r2, r3, #15
 800509a:	4613      	mov	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4413      	add	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	4413      	add	r3, r2
 80050aa:	3304      	adds	r3, #4
 80050ac:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68f9      	ldr	r1, [r7, #12]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f003 ff11 	bl	8008edc <USB_EPStopXfer>
 80050ba:	4603      	mov	r3, r0
 80050bc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80050be:	7afb      	ldrb	r3, [r7, #11]
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3710      	adds	r7, #16
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08a      	sub	sp, #40	@ 0x28
 80050cc:	af02      	add	r7, sp, #8
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80050dc:	683a      	ldr	r2, [r7, #0]
 80050de:	4613      	mov	r3, r2
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	4413      	add	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	3310      	adds	r3, #16
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	4413      	add	r3, r2
 80050ec:	3304      	adds	r3, #4
 80050ee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	695a      	ldr	r2, [r3, #20]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d901      	bls.n	8005100 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e06b      	b.n	80051d8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	691a      	ldr	r2, [r3, #16]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	69fa      	ldr	r2, [r7, #28]
 8005112:	429a      	cmp	r2, r3
 8005114:	d902      	bls.n	800511c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	3303      	adds	r3, #3
 8005120:	089b      	lsrs	r3, r3, #2
 8005122:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005124:	e02a      	b.n	800517c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	691a      	ldr	r2, [r3, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	429a      	cmp	r2, r3
 800513a:	d902      	bls.n	8005142 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	3303      	adds	r3, #3
 8005146:	089b      	lsrs	r3, r3, #2
 8005148:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	68d9      	ldr	r1, [r3, #12]
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	b2da      	uxtb	r2, r3
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800515a:	9300      	str	r3, [sp, #0]
 800515c:	4603      	mov	r3, r0
 800515e:	6978      	ldr	r0, [r7, #20]
 8005160:	f003 ff66 	bl	8009030 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	68da      	ldr	r2, [r3, #12]
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	441a      	add	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	695a      	ldr	r2, [r3, #20]
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	441a      	add	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	4413      	add	r3, r2
 8005184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	429a      	cmp	r2, r3
 8005190:	d809      	bhi.n	80051a6 <PCD_WriteEmptyTxFifo+0xde>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	695a      	ldr	r2, [r3, #20]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800519a:	429a      	cmp	r2, r3
 800519c:	d203      	bcs.n	80051a6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1bf      	bne.n	8005126 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d811      	bhi.n	80051d6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	2201      	movs	r2, #1
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	43db      	mvns	r3, r3
 80051cc:	6939      	ldr	r1, [r7, #16]
 80051ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051d2:	4013      	ands	r3, r2
 80051d4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3720      	adds	r7, #32
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b088      	sub	sp, #32
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	333c      	adds	r3, #60	@ 0x3c
 80051f8:	3304      	adds	r3, #4
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	4413      	add	r3, r2
 8005206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	799b      	ldrb	r3, [r3, #6]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d17b      	bne.n	800530e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	f003 0308 	and.w	r3, r3, #8
 800521c:	2b00      	cmp	r3, #0
 800521e:	d015      	beq.n	800524c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	4a61      	ldr	r2, [pc, #388]	@ (80053a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005224:	4293      	cmp	r3, r2
 8005226:	f240 80b9 	bls.w	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005230:	2b00      	cmp	r3, #0
 8005232:	f000 80b3 	beq.w	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	4413      	add	r3, r2
 800523e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005242:	461a      	mov	r2, r3
 8005244:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005248:	6093      	str	r3, [r2, #8]
 800524a:	e0a7      	b.n	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	f003 0320 	and.w	r3, r3, #32
 8005252:	2b00      	cmp	r3, #0
 8005254:	d009      	beq.n	800526a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	4413      	add	r3, r2
 800525e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005262:	461a      	mov	r2, r3
 8005264:	2320      	movs	r3, #32
 8005266:	6093      	str	r3, [r2, #8]
 8005268:	e098      	b.n	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005270:	2b00      	cmp	r3, #0
 8005272:	f040 8093 	bne.w	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	4a4b      	ldr	r2, [pc, #300]	@ (80053a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d90f      	bls.n	800529e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00a      	beq.n	800529e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	015a      	lsls	r2, r3, #5
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	4413      	add	r3, r2
 8005290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005294:	461a      	mov	r2, r3
 8005296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800529a:	6093      	str	r3, [r2, #8]
 800529c:	e07e      	b.n	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	4613      	mov	r3, r2
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	4413      	add	r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	4413      	add	r3, r2
 80052b0:	3304      	adds	r3, #4
 80052b2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6a1a      	ldr	r2, [r3, #32]
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	0159      	lsls	r1, r3, #5
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	440b      	add	r3, r1
 80052c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ca:	1ad2      	subs	r2, r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d114      	bne.n	8005300 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d109      	bne.n	80052f2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6818      	ldr	r0, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052e8:	461a      	mov	r2, r3
 80052ea:	2101      	movs	r1, #1
 80052ec:	f004 f936 	bl	800955c <USB_EP0_OutStart>
 80052f0:	e006      	b.n	8005300 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	441a      	add	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	b2db      	uxtb	r3, r3
 8005304:	4619      	mov	r1, r3
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f006 fc18 	bl	800bb3c <HAL_PCD_DataOutStageCallback>
 800530c:	e046      	b.n	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	4a26      	ldr	r2, [pc, #152]	@ (80053ac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d124      	bne.n	8005360 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00a      	beq.n	8005336 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	4413      	add	r3, r2
 8005328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800532c:	461a      	mov	r2, r3
 800532e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005332:	6093      	str	r3, [r2, #8]
 8005334:	e032      	b.n	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	f003 0320 	and.w	r3, r3, #32
 800533c:	2b00      	cmp	r3, #0
 800533e:	d008      	beq.n	8005352 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	015a      	lsls	r2, r3, #5
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	4413      	add	r3, r2
 8005348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800534c:	461a      	mov	r2, r3
 800534e:	2320      	movs	r3, #32
 8005350:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	b2db      	uxtb	r3, r3
 8005356:	4619      	mov	r1, r3
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f006 fbef 	bl	800bb3c <HAL_PCD_DataOutStageCallback>
 800535e:	e01d      	b.n	800539c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d114      	bne.n	8005390 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005366:	6879      	ldr	r1, [r7, #4]
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	4613      	mov	r3, r2
 800536c:	00db      	lsls	r3, r3, #3
 800536e:	4413      	add	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	440b      	add	r3, r1
 8005374:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d108      	bne.n	8005390 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005388:	461a      	mov	r2, r3
 800538a:	2100      	movs	r1, #0
 800538c:	f004 f8e6 	bl	800955c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	b2db      	uxtb	r3, r3
 8005394:	4619      	mov	r1, r3
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f006 fbd0 	bl	800bb3c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3720      	adds	r7, #32
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	4f54300a 	.word	0x4f54300a
 80053ac:	4f54310a 	.word	0x4f54310a

080053b0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	333c      	adds	r3, #60	@ 0x3c
 80053c8:	3304      	adds	r3, #4
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	015a      	lsls	r2, r3, #5
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	4413      	add	r3, r2
 80053d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4a15      	ldr	r2, [pc, #84]	@ (8005438 <PCD_EP_OutSetupPacket_int+0x88>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d90e      	bls.n	8005404 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d009      	beq.n	8005404 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053fc:	461a      	mov	r2, r3
 80053fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005402:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f006 fb87 	bl	800bb18 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	4a0a      	ldr	r2, [pc, #40]	@ (8005438 <PCD_EP_OutSetupPacket_int+0x88>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d90c      	bls.n	800542c <PCD_EP_OutSetupPacket_int+0x7c>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	799b      	ldrb	r3, [r3, #6]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d108      	bne.n	800542c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005424:	461a      	mov	r2, r3
 8005426:	2101      	movs	r1, #1
 8005428:	f004 f898 	bl	800955c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3718      	adds	r7, #24
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	4f54300a 	.word	0x4f54300a

0800543c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	460b      	mov	r3, r1
 8005446:	70fb      	strb	r3, [r7, #3]
 8005448:	4613      	mov	r3, r2
 800544a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005452:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005454:	78fb      	ldrb	r3, [r7, #3]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d107      	bne.n	800546a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800545a:	883b      	ldrh	r3, [r7, #0]
 800545c:	0419      	lsls	r1, r3, #16
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	430a      	orrs	r2, r1
 8005466:	629a      	str	r2, [r3, #40]	@ 0x28
 8005468:	e028      	b.n	80054bc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005470:	0c1b      	lsrs	r3, r3, #16
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	4413      	add	r3, r2
 8005476:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005478:	2300      	movs	r3, #0
 800547a:	73fb      	strb	r3, [r7, #15]
 800547c:	e00d      	b.n	800549a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	7bfb      	ldrb	r3, [r7, #15]
 8005484:	3340      	adds	r3, #64	@ 0x40
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	0c1b      	lsrs	r3, r3, #16
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	4413      	add	r3, r2
 8005492:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005494:	7bfb      	ldrb	r3, [r7, #15]
 8005496:	3301      	adds	r3, #1
 8005498:	73fb      	strb	r3, [r7, #15]
 800549a:	7bfa      	ldrb	r2, [r7, #15]
 800549c:	78fb      	ldrb	r3, [r7, #3]
 800549e:	3b01      	subs	r3, #1
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d3ec      	bcc.n	800547e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054a4:	883b      	ldrh	r3, [r7, #0]
 80054a6:	0418      	lsls	r0, r3, #16
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6819      	ldr	r1, [r3, #0]
 80054ac:	78fb      	ldrb	r3, [r7, #3]
 80054ae:	3b01      	subs	r3, #1
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	4302      	orrs	r2, r0
 80054b4:	3340      	adds	r3, #64	@ 0x40
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
 80054d2:	460b      	mov	r3, r1
 80054d4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	887a      	ldrh	r2, [r7, #2]
 80054dc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b086      	sub	sp, #24
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e267      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d075      	beq.n	800560e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005522:	4b88      	ldr	r3, [pc, #544]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 030c 	and.w	r3, r3, #12
 800552a:	2b04      	cmp	r3, #4
 800552c:	d00c      	beq.n	8005548 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800552e:	4b85      	ldr	r3, [pc, #532]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005536:	2b08      	cmp	r3, #8
 8005538:	d112      	bne.n	8005560 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800553a:	4b82      	ldr	r3, [pc, #520]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005542:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005546:	d10b      	bne.n	8005560 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005548:	4b7e      	ldr	r3, [pc, #504]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d05b      	beq.n	800560c <HAL_RCC_OscConfig+0x108>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d157      	bne.n	800560c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e242      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005568:	d106      	bne.n	8005578 <HAL_RCC_OscConfig+0x74>
 800556a:	4b76      	ldr	r3, [pc, #472]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a75      	ldr	r2, [pc, #468]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	e01d      	b.n	80055b4 <HAL_RCC_OscConfig+0xb0>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0x98>
 8005582:	4b70      	ldr	r3, [pc, #448]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a6f      	ldr	r2, [pc, #444]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	4b6d      	ldr	r3, [pc, #436]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6c      	ldr	r2, [pc, #432]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005598:	6013      	str	r3, [r2, #0]
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0xb0>
 800559c:	4b69      	ldr	r3, [pc, #420]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a68      	ldr	r2, [pc, #416]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	4b66      	ldr	r3, [pc, #408]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a65      	ldr	r2, [pc, #404]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d013      	beq.n	80055e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055bc:	f7fd fd26 	bl	800300c <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c4:	f7fd fd22 	bl	800300c <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b64      	cmp	r3, #100	@ 0x64
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e207      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0xc0>
 80055e2:	e014      	b.n	800560e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e4:	f7fd fd12 	bl	800300c <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ec:	f7fd fd0e 	bl	800300c <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b64      	cmp	r3, #100	@ 0x64
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e1f3      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055fe:	4b51      	ldr	r3, [pc, #324]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0xe8>
 800560a:	e000      	b.n	800560e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800560c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d063      	beq.n	80056e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800561a:	4b4a      	ldr	r3, [pc, #296]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005626:	4b47      	ldr	r3, [pc, #284]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800562e:	2b08      	cmp	r3, #8
 8005630:	d11c      	bne.n	800566c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005632:	4b44      	ldr	r3, [pc, #272]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d116      	bne.n	800566c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563e:	4b41      	ldr	r3, [pc, #260]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_RCC_OscConfig+0x152>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d001      	beq.n	8005656 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e1c7      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005656:	4b3b      	ldr	r3, [pc, #236]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	4937      	ldr	r1, [pc, #220]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005666:	4313      	orrs	r3, r2
 8005668:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566a:	e03a      	b.n	80056e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d020      	beq.n	80056b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005674:	4b34      	ldr	r3, [pc, #208]	@ (8005748 <HAL_RCC_OscConfig+0x244>)
 8005676:	2201      	movs	r2, #1
 8005678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567a:	f7fd fcc7 	bl	800300c <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005682:	f7fd fcc3 	bl	800300c <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e1a8      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005694:	4b2b      	ldr	r3, [pc, #172]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a0:	4b28      	ldr	r3, [pc, #160]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4925      	ldr	r1, [pc, #148]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	600b      	str	r3, [r1, #0]
 80056b4:	e015      	b.n	80056e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056b6:	4b24      	ldr	r3, [pc, #144]	@ (8005748 <HAL_RCC_OscConfig+0x244>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fd fca6 	bl	800300c <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c4:	f7fd fca2 	bl	800300c <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e187      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d036      	beq.n	800575c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d016      	beq.n	8005724 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f6:	4b15      	ldr	r3, [pc, #84]	@ (800574c <HAL_RCC_OscConfig+0x248>)
 80056f8:	2201      	movs	r2, #1
 80056fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056fc:	f7fd fc86 	bl	800300c <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005704:	f7fd fc82 	bl	800300c <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e167      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005716:	4b0b      	ldr	r3, [pc, #44]	@ (8005744 <HAL_RCC_OscConfig+0x240>)
 8005718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x200>
 8005722:	e01b      	b.n	800575c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005724:	4b09      	ldr	r3, [pc, #36]	@ (800574c <HAL_RCC_OscConfig+0x248>)
 8005726:	2200      	movs	r2, #0
 8005728:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800572a:	f7fd fc6f 	bl	800300c <HAL_GetTick>
 800572e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005730:	e00e      	b.n	8005750 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005732:	f7fd fc6b 	bl	800300c <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	2b02      	cmp	r3, #2
 800573e:	d907      	bls.n	8005750 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e150      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
 8005744:	40023800 	.word	0x40023800
 8005748:	42470000 	.word	0x42470000
 800574c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005750:	4b88      	ldr	r3, [pc, #544]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005752:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1ea      	bne.n	8005732 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0304 	and.w	r3, r3, #4
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 8097 	beq.w	8005898 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800576a:	2300      	movs	r3, #0
 800576c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800576e:	4b81      	ldr	r3, [pc, #516]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10f      	bne.n	800579a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800577a:	2300      	movs	r3, #0
 800577c:	60bb      	str	r3, [r7, #8]
 800577e:	4b7d      	ldr	r3, [pc, #500]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005782:	4a7c      	ldr	r2, [pc, #496]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005788:	6413      	str	r3, [r2, #64]	@ 0x40
 800578a:	4b7a      	ldr	r3, [pc, #488]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800578c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005792:	60bb      	str	r3, [r7, #8]
 8005794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005796:	2301      	movs	r3, #1
 8005798:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800579a:	4b77      	ldr	r3, [pc, #476]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d118      	bne.n	80057d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057a6:	4b74      	ldr	r3, [pc, #464]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a73      	ldr	r2, [pc, #460]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 80057ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057b2:	f7fd fc2b 	bl	800300c <HAL_GetTick>
 80057b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b8:	e008      	b.n	80057cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ba:	f7fd fc27 	bl	800300c <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d901      	bls.n	80057cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e10c      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057cc:	4b6a      	ldr	r3, [pc, #424]	@ (8005978 <HAL_RCC_OscConfig+0x474>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0f0      	beq.n	80057ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d106      	bne.n	80057ee <HAL_RCC_OscConfig+0x2ea>
 80057e0:	4b64      	ldr	r3, [pc, #400]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e4:	4a63      	ldr	r2, [pc, #396]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057e6:	f043 0301 	orr.w	r3, r3, #1
 80057ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ec:	e01c      	b.n	8005828 <HAL_RCC_OscConfig+0x324>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	2b05      	cmp	r3, #5
 80057f4:	d10c      	bne.n	8005810 <HAL_RCC_OscConfig+0x30c>
 80057f6:	4b5f      	ldr	r3, [pc, #380]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057fa:	4a5e      	ldr	r2, [pc, #376]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80057fc:	f043 0304 	orr.w	r3, r3, #4
 8005800:	6713      	str	r3, [r2, #112]	@ 0x70
 8005802:	4b5c      	ldr	r3, [pc, #368]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005806:	4a5b      	ldr	r2, [pc, #364]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005808:	f043 0301 	orr.w	r3, r3, #1
 800580c:	6713      	str	r3, [r2, #112]	@ 0x70
 800580e:	e00b      	b.n	8005828 <HAL_RCC_OscConfig+0x324>
 8005810:	4b58      	ldr	r3, [pc, #352]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005814:	4a57      	ldr	r2, [pc, #348]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005816:	f023 0301 	bic.w	r3, r3, #1
 800581a:	6713      	str	r3, [r2, #112]	@ 0x70
 800581c:	4b55      	ldr	r3, [pc, #340]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800581e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005820:	4a54      	ldr	r2, [pc, #336]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005822:	f023 0304 	bic.w	r3, r3, #4
 8005826:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d015      	beq.n	800585c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005830:	f7fd fbec 	bl	800300c <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005836:	e00a      	b.n	800584e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005838:	f7fd fbe8 	bl	800300c <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e0cb      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584e:	4b49      	ldr	r3, [pc, #292]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0ee      	beq.n	8005838 <HAL_RCC_OscConfig+0x334>
 800585a:	e014      	b.n	8005886 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800585c:	f7fd fbd6 	bl	800300c <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005862:	e00a      	b.n	800587a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005864:	f7fd fbd2 	bl	800300c <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005872:	4293      	cmp	r3, r2
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e0b5      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800587a:	4b3e      	ldr	r3, [pc, #248]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1ee      	bne.n	8005864 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005886:	7dfb      	ldrb	r3, [r7, #23]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d105      	bne.n	8005898 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800588c:	4b39      	ldr	r3, [pc, #228]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800588e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005890:	4a38      	ldr	r2, [pc, #224]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005892:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005896:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 80a1 	beq.w	80059e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058a2:	4b34      	ldr	r3, [pc, #208]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 030c 	and.w	r3, r3, #12
 80058aa:	2b08      	cmp	r3, #8
 80058ac:	d05c      	beq.n	8005968 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d141      	bne.n	800593a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058b6:	4b31      	ldr	r3, [pc, #196]	@ (800597c <HAL_RCC_OscConfig+0x478>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058bc:	f7fd fba6 	bl	800300c <HAL_GetTick>
 80058c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058c2:	e008      	b.n	80058d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058c4:	f7fd fba2 	bl	800300c <HAL_GetTick>
 80058c8:	4602      	mov	r2, r0
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	1ad3      	subs	r3, r2, r3
 80058ce:	2b02      	cmp	r3, #2
 80058d0:	d901      	bls.n	80058d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e087      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058d6:	4b27      	ldr	r3, [pc, #156]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1f0      	bne.n	80058c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69da      	ldr	r2, [r3, #28]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f0:	019b      	lsls	r3, r3, #6
 80058f2:	431a      	orrs	r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	3b01      	subs	r3, #1
 80058fc:	041b      	lsls	r3, r3, #16
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	061b      	lsls	r3, r3, #24
 8005906:	491b      	ldr	r1, [pc, #108]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 8005908:	4313      	orrs	r3, r2
 800590a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800590c:	4b1b      	ldr	r3, [pc, #108]	@ (800597c <HAL_RCC_OscConfig+0x478>)
 800590e:	2201      	movs	r2, #1
 8005910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005912:	f7fd fb7b 	bl	800300c <HAL_GetTick>
 8005916:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005918:	e008      	b.n	800592c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800591a:	f7fd fb77 	bl	800300c <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d901      	bls.n	800592c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e05c      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800592c:	4b11      	ldr	r3, [pc, #68]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d0f0      	beq.n	800591a <HAL_RCC_OscConfig+0x416>
 8005938:	e054      	b.n	80059e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800593a:	4b10      	ldr	r3, [pc, #64]	@ (800597c <HAL_RCC_OscConfig+0x478>)
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005940:	f7fd fb64 	bl	800300c <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005948:	f7fd fb60 	bl	800300c <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e045      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800595a:	4b06      	ldr	r3, [pc, #24]	@ (8005974 <HAL_RCC_OscConfig+0x470>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x444>
 8005966:	e03d      	b.n	80059e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d107      	bne.n	8005980 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e038      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
 8005974:	40023800 	.word	0x40023800
 8005978:	40007000 	.word	0x40007000
 800597c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005980:	4b1b      	ldr	r3, [pc, #108]	@ (80059f0 <HAL_RCC_OscConfig+0x4ec>)
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d028      	beq.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005998:	429a      	cmp	r2, r3
 800599a:	d121      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d11a      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80059b0:	4013      	ands	r3, r2
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d111      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c6:	085b      	lsrs	r3, r3, #1
 80059c8:	3b01      	subs	r3, #1
 80059ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d107      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059dc:	429a      	cmp	r2, r3
 80059de:	d001      	beq.n	80059e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e000      	b.n	80059e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	40023800 	.word	0x40023800

080059f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e0cc      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a08:	4b68      	ldr	r3, [pc, #416]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0307 	and.w	r3, r3, #7
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d90c      	bls.n	8005a30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a16:	4b65      	ldr	r3, [pc, #404]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	b2d2      	uxtb	r2, r2
 8005a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a1e:	4b63      	ldr	r3, [pc, #396]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0307 	and.w	r3, r3, #7
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d001      	beq.n	8005a30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e0b8      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0302 	and.w	r3, r3, #2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d020      	beq.n	8005a7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0304 	and.w	r3, r3, #4
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a48:	4b59      	ldr	r3, [pc, #356]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	4a58      	ldr	r2, [pc, #352]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a60:	4b53      	ldr	r3, [pc, #332]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	4a52      	ldr	r2, [pc, #328]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a6c:	4b50      	ldr	r3, [pc, #320]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	494d      	ldr	r1, [pc, #308]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d044      	beq.n	8005b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d107      	bne.n	8005aa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a92:	4b47      	ldr	r3, [pc, #284]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d119      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e07f      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d003      	beq.n	8005ab2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d107      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d109      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e06f      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e067      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ad2:	4b37      	ldr	r3, [pc, #220]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f023 0203 	bic.w	r2, r3, #3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	4934      	ldr	r1, [pc, #208]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ae4:	f7fd fa92 	bl	800300c <HAL_GetTick>
 8005ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aea:	e00a      	b.n	8005b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aec:	f7fd fa8e 	bl	800300c <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d901      	bls.n	8005b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e04f      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b02:	4b2b      	ldr	r3, [pc, #172]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f003 020c 	and.w	r2, r3, #12
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d1eb      	bne.n	8005aec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b14:	4b25      	ldr	r3, [pc, #148]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0307 	and.w	r3, r3, #7
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d20c      	bcs.n	8005b3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b22:	4b22      	ldr	r3, [pc, #136]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005b24:	683a      	ldr	r2, [r7, #0]
 8005b26:	b2d2      	uxtb	r2, r2
 8005b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b2a:	4b20      	ldr	r3, [pc, #128]	@ (8005bac <HAL_RCC_ClockConfig+0x1b8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 0307 	and.w	r3, r3, #7
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d001      	beq.n	8005b3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e032      	b.n	8005ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d008      	beq.n	8005b5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b48:	4b19      	ldr	r3, [pc, #100]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	4916      	ldr	r1, [pc, #88]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d009      	beq.n	8005b7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b66:	4b12      	ldr	r3, [pc, #72]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	490e      	ldr	r1, [pc, #56]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b7a:	f000 f821 	bl	8005bc0 <HAL_RCC_GetSysClockFreq>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	091b      	lsrs	r3, r3, #4
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	490a      	ldr	r1, [pc, #40]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b8c:	5ccb      	ldrb	r3, [r1, r3]
 8005b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b92:	4a09      	ldr	r2, [pc, #36]	@ (8005bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005b96:	4b09      	ldr	r3, [pc, #36]	@ (8005bbc <HAL_RCC_ClockConfig+0x1c8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fd f9f2 	bl	8002f84 <HAL_InitTick>

  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	40023c00 	.word	0x40023c00
 8005bb0:	40023800 	.word	0x40023800
 8005bb4:	0800ccd4 	.word	0x0800ccd4
 8005bb8:	20000000 	.word	0x20000000
 8005bbc:	20000004 	.word	0x20000004

08005bc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bc4:	b094      	sub	sp, #80	@ 0x50
 8005bc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bd8:	4b79      	ldr	r3, [pc, #484]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 030c 	and.w	r3, r3, #12
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d00d      	beq.n	8005c00 <HAL_RCC_GetSysClockFreq+0x40>
 8005be4:	2b08      	cmp	r3, #8
 8005be6:	f200 80e1 	bhi.w	8005dac <HAL_RCC_GetSysClockFreq+0x1ec>
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_RCC_GetSysClockFreq+0x34>
 8005bee:	2b04      	cmp	r3, #4
 8005bf0:	d003      	beq.n	8005bfa <HAL_RCC_GetSysClockFreq+0x3a>
 8005bf2:	e0db      	b.n	8005dac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005bf4:	4b73      	ldr	r3, [pc, #460]	@ (8005dc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bf8:	e0db      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005bfa:	4b73      	ldr	r3, [pc, #460]	@ (8005dc8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bfe:	e0d8      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c00:	4b6f      	ldr	r3, [pc, #444]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d063      	beq.n	8005cde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c16:	4b6a      	ldr	r3, [pc, #424]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	099b      	lsrs	r3, r3, #6
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c28:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005c32:	4622      	mov	r2, r4
 8005c34:	462b      	mov	r3, r5
 8005c36:	f04f 0000 	mov.w	r0, #0
 8005c3a:	f04f 0100 	mov.w	r1, #0
 8005c3e:	0159      	lsls	r1, r3, #5
 8005c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c44:	0150      	lsls	r0, r2, #5
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	1a51      	subs	r1, r2, r1
 8005c4e:	6139      	str	r1, [r7, #16]
 8005c50:	4629      	mov	r1, r5
 8005c52:	eb63 0301 	sbc.w	r3, r3, r1
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	f04f 0200 	mov.w	r2, #0
 8005c5c:	f04f 0300 	mov.w	r3, #0
 8005c60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c64:	4659      	mov	r1, fp
 8005c66:	018b      	lsls	r3, r1, #6
 8005c68:	4651      	mov	r1, sl
 8005c6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c6e:	4651      	mov	r1, sl
 8005c70:	018a      	lsls	r2, r1, #6
 8005c72:	4651      	mov	r1, sl
 8005c74:	ebb2 0801 	subs.w	r8, r2, r1
 8005c78:	4659      	mov	r1, fp
 8005c7a:	eb63 0901 	sbc.w	r9, r3, r1
 8005c7e:	f04f 0200 	mov.w	r2, #0
 8005c82:	f04f 0300 	mov.w	r3, #0
 8005c86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c92:	4690      	mov	r8, r2
 8005c94:	4699      	mov	r9, r3
 8005c96:	4623      	mov	r3, r4
 8005c98:	eb18 0303 	adds.w	r3, r8, r3
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	462b      	mov	r3, r5
 8005ca0:	eb49 0303 	adc.w	r3, r9, r3
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	f04f 0200 	mov.w	r2, #0
 8005caa:	f04f 0300 	mov.w	r3, #0
 8005cae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005cb2:	4629      	mov	r1, r5
 8005cb4:	024b      	lsls	r3, r1, #9
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005cbc:	4621      	mov	r1, r4
 8005cbe:	024a      	lsls	r2, r1, #9
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ccc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cd0:	f7fa fad6 	bl	8000280 <__aeabi_uldivmod>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4613      	mov	r3, r2
 8005cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cdc:	e058      	b.n	8005d90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cde:	4b38      	ldr	r3, [pc, #224]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	099b      	lsrs	r3, r3, #6
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	4611      	mov	r1, r2
 8005cea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005cee:	623b      	str	r3, [r7, #32]
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005cf8:	4642      	mov	r2, r8
 8005cfa:	464b      	mov	r3, r9
 8005cfc:	f04f 0000 	mov.w	r0, #0
 8005d00:	f04f 0100 	mov.w	r1, #0
 8005d04:	0159      	lsls	r1, r3, #5
 8005d06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d0a:	0150      	lsls	r0, r2, #5
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	4641      	mov	r1, r8
 8005d12:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d16:	4649      	mov	r1, r9
 8005d18:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d1c:	f04f 0200 	mov.w	r2, #0
 8005d20:	f04f 0300 	mov.w	r3, #0
 8005d24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d30:	ebb2 040a 	subs.w	r4, r2, sl
 8005d34:	eb63 050b 	sbc.w	r5, r3, fp
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	00eb      	lsls	r3, r5, #3
 8005d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d46:	00e2      	lsls	r2, r4, #3
 8005d48:	4614      	mov	r4, r2
 8005d4a:	461d      	mov	r5, r3
 8005d4c:	4643      	mov	r3, r8
 8005d4e:	18e3      	adds	r3, r4, r3
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	464b      	mov	r3, r9
 8005d54:	eb45 0303 	adc.w	r3, r5, r3
 8005d58:	607b      	str	r3, [r7, #4]
 8005d5a:	f04f 0200 	mov.w	r2, #0
 8005d5e:	f04f 0300 	mov.w	r3, #0
 8005d62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d66:	4629      	mov	r1, r5
 8005d68:	028b      	lsls	r3, r1, #10
 8005d6a:	4621      	mov	r1, r4
 8005d6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d70:	4621      	mov	r1, r4
 8005d72:	028a      	lsls	r2, r1, #10
 8005d74:	4610      	mov	r0, r2
 8005d76:	4619      	mov	r1, r3
 8005d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	61bb      	str	r3, [r7, #24]
 8005d7e:	61fa      	str	r2, [r7, #28]
 8005d80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d84:	f7fa fa7c 	bl	8000280 <__aeabi_uldivmod>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	460b      	mov	r3, r1
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d90:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	0c1b      	lsrs	r3, r3, #16
 8005d96:	f003 0303 	and.w	r3, r3, #3
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005da0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005daa:	e002      	b.n	8005db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005dac:	4b05      	ldr	r3, [pc, #20]	@ (8005dc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005dae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005db0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3750      	adds	r7, #80	@ 0x50
 8005db8:	46bd      	mov	sp, r7
 8005dba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40023800 	.word	0x40023800
 8005dc4:	00f42400 	.word	0x00f42400
 8005dc8:	007a1200 	.word	0x007a1200

08005dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dd0:	4b03      	ldr	r3, [pc, #12]	@ (8005de0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	20000000 	.word	0x20000000

08005de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005de8:	f7ff fff0 	bl	8005dcc <HAL_RCC_GetHCLKFreq>
 8005dec:	4602      	mov	r2, r0
 8005dee:	4b05      	ldr	r3, [pc, #20]	@ (8005e04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	0a9b      	lsrs	r3, r3, #10
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	4903      	ldr	r1, [pc, #12]	@ (8005e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dfa:	5ccb      	ldrb	r3, [r1, r3]
 8005dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40023800 	.word	0x40023800
 8005e08:	0800cce4 	.word	0x0800cce4

08005e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e10:	f7ff ffdc 	bl	8005dcc <HAL_RCC_GetHCLKFreq>
 8005e14:	4602      	mov	r2, r0
 8005e16:	4b05      	ldr	r3, [pc, #20]	@ (8005e2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	0b5b      	lsrs	r3, r3, #13
 8005e1c:	f003 0307 	and.w	r3, r3, #7
 8005e20:	4903      	ldr	r1, [pc, #12]	@ (8005e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e22:	5ccb      	ldrb	r3, [r1, r3]
 8005e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40023800 	.word	0x40023800
 8005e30:	0800cce4 	.word	0x0800cce4

08005e34 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b086      	sub	sp, #24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0301 	and.w	r3, r3, #1
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d105      	bne.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d035      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e5c:	4b62      	ldr	r3, [pc, #392]	@ (8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005e5e:	2200      	movs	r2, #0
 8005e60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e62:	f7fd f8d3 	bl	800300c <HAL_GetTick>
 8005e66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e68:	e008      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e6a:	f7fd f8cf 	bl	800300c <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d901      	bls.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e0b0      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e7c:	4b5b      	ldr	r3, [pc, #364]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1f0      	bne.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	019a      	lsls	r2, r3, #6
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	071b      	lsls	r3, r3, #28
 8005e94:	4955      	ldr	r1, [pc, #340]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e9c:	4b52      	ldr	r3, [pc, #328]	@ (8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ea2:	f7fd f8b3 	bl	800300c <HAL_GetTick>
 8005ea6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ea8:	e008      	b.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005eaa:	f7fd f8af 	bl	800300c <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d901      	bls.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e090      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0f0      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	f000 8083 	beq.w	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60fb      	str	r3, [r7, #12]
 8005eda:	4b44      	ldr	r3, [pc, #272]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ede:	4a43      	ldr	r2, [pc, #268]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ee6:	4b41      	ldr	r3, [pc, #260]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eee:	60fb      	str	r3, [r7, #12]
 8005ef0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005efc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005efe:	f7fd f885 	bl	800300c <HAL_GetTick>
 8005f02:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f04:	e008      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f06:	f7fd f881 	bl	800300c <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e062      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f18:	4b35      	ldr	r3, [pc, #212]	@ (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d0f0      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f24:	4b31      	ldr	r3, [pc, #196]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f2c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d02f      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d028      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f42:	4b2a      	ldr	r3, [pc, #168]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f4a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f4c:	4b29      	ldr	r3, [pc, #164]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f52:	4b28      	ldr	r3, [pc, #160]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f58:	4a24      	ldr	r2, [pc, #144]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f5e:	4b23      	ldr	r3, [pc, #140]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f62:	f003 0301 	and.w	r3, r3, #1
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d114      	bne.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005f6a:	f7fd f84f 	bl	800300c <HAL_GetTick>
 8005f6e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f70:	e00a      	b.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f72:	f7fd f84b 	bl	800300c <HAL_GetTick>
 8005f76:	4602      	mov	r2, r0
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e02a      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f88:	4b18      	ldr	r3, [pc, #96]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f8c:	f003 0302 	and.w	r3, r3, #2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d0ee      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fa0:	d10d      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005fa2:	4b12      	ldr	r3, [pc, #72]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005fb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fb6:	490d      	ldr	r1, [pc, #52]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	608b      	str	r3, [r1, #8]
 8005fbc:	e005      	b.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fc4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005fc8:	6093      	str	r3, [r2, #8]
 8005fca:	4b08      	ldr	r3, [pc, #32]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fd6:	4905      	ldr	r1, [pc, #20]	@ (8005fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3718      	adds	r7, #24
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	42470068 	.word	0x42470068
 8005fec:	40023800 	.word	0x40023800
 8005ff0:	40007000 	.word	0x40007000
 8005ff4:	42470e40 	.word	0x42470e40

08005ff8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006000:	2300      	movs	r3, #0
 8006002:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006008:	2300      	movs	r3, #0
 800600a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800600c:	2300      	movs	r3, #0
 800600e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d13f      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006016:	4b24      	ldr	r3, [pc, #144]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800601e:	60fb      	str	r3, [r7, #12]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d006      	beq.n	8006034 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800602c:	d12f      	bne.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800602e:	4b1f      	ldr	r3, [pc, #124]	@ (80060ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006030:	617b      	str	r3, [r7, #20]
          break;
 8006032:	e02f      	b.n	8006094 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006034:	4b1c      	ldr	r3, [pc, #112]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800603c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006040:	d108      	bne.n	8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006042:	4b19      	ldr	r3, [pc, #100]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800604a:	4a19      	ldr	r2, [pc, #100]	@ (80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800604c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006050:	613b      	str	r3, [r7, #16]
 8006052:	e007      	b.n	8006064 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006054:	4b14      	ldr	r3, [pc, #80]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800605c:	4a15      	ldr	r2, [pc, #84]	@ (80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800605e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006062:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006064:	4b10      	ldr	r3, [pc, #64]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800606a:	099b      	lsrs	r3, r3, #6
 800606c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	fb02 f303 	mul.w	r3, r2, r3
 8006076:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006078:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800607a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800607e:	0f1b      	lsrs	r3, r3, #28
 8006080:	f003 0307 	and.w	r3, r3, #7
 8006084:	68ba      	ldr	r2, [r7, #8]
 8006086:	fbb2 f3f3 	udiv	r3, r2, r3
 800608a:	617b      	str	r3, [r7, #20]
          break;
 800608c:	e002      	b.n	8006094 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800608e:	2300      	movs	r3, #0
 8006090:	617b      	str	r3, [r7, #20]
          break;
 8006092:	bf00      	nop
        }
      }
      break;
 8006094:	e000      	b.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8006096:	bf00      	nop
    }
  }
  return frequency;
 8006098:	697b      	ldr	r3, [r7, #20]
}
 800609a:	4618      	mov	r0, r3
 800609c:	371c      	adds	r7, #28
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	40023800 	.word	0x40023800
 80060ac:	00bb8000 	.word	0x00bb8000
 80060b0:	007a1200 	.word	0x007a1200
 80060b4:	00f42400 	.word	0x00f42400

080060b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e07b      	b.n	80061c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d108      	bne.n	80060e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060da:	d009      	beq.n	80060f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	61da      	str	r2, [r3, #28]
 80060e2:	e005      	b.n	80060f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d106      	bne.n	8006110 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fc f8d2 	bl	80022b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006126:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006138:	431a      	orrs	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006142:	431a      	orrs	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	431a      	orrs	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	431a      	orrs	r2, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006160:	431a      	orrs	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006174:	ea42 0103 	orr.w	r1, r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	0c1b      	lsrs	r3, r3, #16
 800618e:	f003 0104 	and.w	r1, r3, #4
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006196:	f003 0210 	and.w	r2, r3, #16
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	69da      	ldr	r2, [r3, #28]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80061c0:	2300      	movs	r3, #0
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3708      	adds	r7, #8
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}

080061ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061ca:	b580      	push	{r7, lr}
 80061cc:	b082      	sub	sp, #8
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e041      	b.n	8006260 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d106      	bne.n	80061f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f7fc fc7d 	bl	8002af0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2202      	movs	r2, #2
 80061fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	3304      	adds	r3, #4
 8006206:	4619      	mov	r1, r3
 8006208:	4610      	mov	r0, r2
 800620a:	f000 fac5 	bl	8006798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2201      	movs	r2, #1
 8006242:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3708      	adds	r7, #8
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e041      	b.n	80062fe <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b00      	cmp	r3, #0
 8006284:	d106      	bne.n	8006294 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 f839 	bl	8006306 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2202      	movs	r2, #2
 8006298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	3304      	adds	r3, #4
 80062a4:	4619      	mov	r1, r3
 80062a6:	4610      	mov	r0, r2
 80062a8:	f000 fa76 	bl	8006798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006306:	b480      	push	{r7}
 8006308:	b083      	sub	sp, #12
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800630e:	bf00      	nop
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b082      	sub	sp, #8
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d101      	bne.n	800632c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e041      	b.n	80063b0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	d106      	bne.n	8006346 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 f839 	bl	80063b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2202      	movs	r2, #2
 800634a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	3304      	adds	r3, #4
 8006356:	4619      	mov	r1, r3
 8006358:	4610      	mov	r0, r2
 800635a:	f000 fa1d 	bl	8006798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3708      	adds	r7, #8
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b086      	sub	sp, #24
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063d8:	2300      	movs	r3, #0
 80063da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d101      	bne.n	80063ea <HAL_TIM_OC_ConfigChannel+0x1e>
 80063e6:	2302      	movs	r3, #2
 80063e8:	e048      	b.n	800647c <HAL_TIM_OC_ConfigChannel+0xb0>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2b0c      	cmp	r3, #12
 80063f6:	d839      	bhi.n	800646c <HAL_TIM_OC_ConfigChannel+0xa0>
 80063f8:	a201      	add	r2, pc, #4	@ (adr r2, 8006400 <HAL_TIM_OC_ConfigChannel+0x34>)
 80063fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fe:	bf00      	nop
 8006400:	08006435 	.word	0x08006435
 8006404:	0800646d 	.word	0x0800646d
 8006408:	0800646d 	.word	0x0800646d
 800640c:	0800646d 	.word	0x0800646d
 8006410:	08006443 	.word	0x08006443
 8006414:	0800646d 	.word	0x0800646d
 8006418:	0800646d 	.word	0x0800646d
 800641c:	0800646d 	.word	0x0800646d
 8006420:	08006451 	.word	0x08006451
 8006424:	0800646d 	.word	0x0800646d
 8006428:	0800646d 	.word	0x0800646d
 800642c:	0800646d 	.word	0x0800646d
 8006430:	0800645f 	.word	0x0800645f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	4618      	mov	r0, r3
 800643c:	f000 fa52 	bl	80068e4 <TIM_OC1_SetConfig>
      break;
 8006440:	e017      	b.n	8006472 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68b9      	ldr	r1, [r7, #8]
 8006448:	4618      	mov	r0, r3
 800644a:	f000 fabb 	bl	80069c4 <TIM_OC2_SetConfig>
      break;
 800644e:	e010      	b.n	8006472 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68b9      	ldr	r1, [r7, #8]
 8006456:	4618      	mov	r0, r3
 8006458:	f000 fb2a 	bl	8006ab0 <TIM_OC3_SetConfig>
      break;
 800645c:	e009      	b.n	8006472 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	4618      	mov	r0, r3
 8006466:	f000 fb97 	bl	8006b98 <TIM_OC4_SetConfig>
      break;
 800646a:	e002      	b.n	8006472 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	75fb      	strb	r3, [r7, #23]
      break;
 8006470:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800647a:	7dfb      	ldrb	r3, [r7, #23]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006490:	2300      	movs	r3, #0
 8006492:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800649a:	2b01      	cmp	r3, #1
 800649c:	d101      	bne.n	80064a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800649e:	2302      	movs	r3, #2
 80064a0:	e0ae      	b.n	8006600 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b0c      	cmp	r3, #12
 80064ae:	f200 809f 	bhi.w	80065f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80064b2:	a201      	add	r2, pc, #4	@ (adr r2, 80064b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b8:	080064ed 	.word	0x080064ed
 80064bc:	080065f1 	.word	0x080065f1
 80064c0:	080065f1 	.word	0x080065f1
 80064c4:	080065f1 	.word	0x080065f1
 80064c8:	0800652d 	.word	0x0800652d
 80064cc:	080065f1 	.word	0x080065f1
 80064d0:	080065f1 	.word	0x080065f1
 80064d4:	080065f1 	.word	0x080065f1
 80064d8:	0800656f 	.word	0x0800656f
 80064dc:	080065f1 	.word	0x080065f1
 80064e0:	080065f1 	.word	0x080065f1
 80064e4:	080065f1 	.word	0x080065f1
 80064e8:	080065af 	.word	0x080065af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68b9      	ldr	r1, [r7, #8]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f9f6 	bl	80068e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699a      	ldr	r2, [r3, #24]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f042 0208 	orr.w	r2, r2, #8
 8006506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f022 0204 	bic.w	r2, r2, #4
 8006516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6999      	ldr	r1, [r3, #24]
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	691a      	ldr	r2, [r3, #16]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	430a      	orrs	r2, r1
 8006528:	619a      	str	r2, [r3, #24]
      break;
 800652a:	e064      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68b9      	ldr	r1, [r7, #8]
 8006532:	4618      	mov	r0, r3
 8006534:	f000 fa46 	bl	80069c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	699a      	ldr	r2, [r3, #24]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6999      	ldr	r1, [r3, #24]
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	021a      	lsls	r2, r3, #8
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	619a      	str	r2, [r3, #24]
      break;
 800656c:	e043      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68b9      	ldr	r1, [r7, #8]
 8006574:	4618      	mov	r0, r3
 8006576:	f000 fa9b 	bl	8006ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	69da      	ldr	r2, [r3, #28]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f042 0208 	orr.w	r2, r2, #8
 8006588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0204 	bic.w	r2, r2, #4
 8006598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69d9      	ldr	r1, [r3, #28]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	691a      	ldr	r2, [r3, #16]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	61da      	str	r2, [r3, #28]
      break;
 80065ac:	e023      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68b9      	ldr	r1, [r7, #8]
 80065b4:	4618      	mov	r0, r3
 80065b6:	f000 faef 	bl	8006b98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	69da      	ldr	r2, [r3, #28]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	69da      	ldr	r2, [r3, #28]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	69d9      	ldr	r1, [r3, #28]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	021a      	lsls	r2, r3, #8
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	430a      	orrs	r2, r1
 80065ec:	61da      	str	r2, [r3, #28]
      break;
 80065ee:	e002      	b.n	80065f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	75fb      	strb	r3, [r7, #23]
      break;
 80065f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80065fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006612:	2300      	movs	r3, #0
 8006614:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800661c:	2b01      	cmp	r3, #1
 800661e:	d101      	bne.n	8006624 <HAL_TIM_ConfigClockSource+0x1c>
 8006620:	2302      	movs	r3, #2
 8006622:	e0b4      	b.n	800678e <HAL_TIM_ConfigClockSource+0x186>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2202      	movs	r2, #2
 8006630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800664a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68ba      	ldr	r2, [r7, #8]
 8006652:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800665c:	d03e      	beq.n	80066dc <HAL_TIM_ConfigClockSource+0xd4>
 800665e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006662:	f200 8087 	bhi.w	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 8006666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800666a:	f000 8086 	beq.w	800677a <HAL_TIM_ConfigClockSource+0x172>
 800666e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006672:	d87f      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 8006674:	2b70      	cmp	r3, #112	@ 0x70
 8006676:	d01a      	beq.n	80066ae <HAL_TIM_ConfigClockSource+0xa6>
 8006678:	2b70      	cmp	r3, #112	@ 0x70
 800667a:	d87b      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 800667c:	2b60      	cmp	r3, #96	@ 0x60
 800667e:	d050      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x11a>
 8006680:	2b60      	cmp	r3, #96	@ 0x60
 8006682:	d877      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 8006684:	2b50      	cmp	r3, #80	@ 0x50
 8006686:	d03c      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0xfa>
 8006688:	2b50      	cmp	r3, #80	@ 0x50
 800668a:	d873      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 800668c:	2b40      	cmp	r3, #64	@ 0x40
 800668e:	d058      	beq.n	8006742 <HAL_TIM_ConfigClockSource+0x13a>
 8006690:	2b40      	cmp	r3, #64	@ 0x40
 8006692:	d86f      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 8006694:	2b30      	cmp	r3, #48	@ 0x30
 8006696:	d064      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0x15a>
 8006698:	2b30      	cmp	r3, #48	@ 0x30
 800669a:	d86b      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 800669c:	2b20      	cmp	r3, #32
 800669e:	d060      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0x15a>
 80066a0:	2b20      	cmp	r3, #32
 80066a2:	d867      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d05c      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0x15a>
 80066a8:	2b10      	cmp	r3, #16
 80066aa:	d05a      	beq.n	8006762 <HAL_TIM_ConfigClockSource+0x15a>
 80066ac:	e062      	b.n	8006774 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066be:	f000 fb3b 	bl	8006d38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	609a      	str	r2, [r3, #8]
      break;
 80066da:	e04f      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066ec:	f000 fb24 	bl	8006d38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689a      	ldr	r2, [r3, #8]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066fe:	609a      	str	r2, [r3, #8]
      break;
 8006700:	e03c      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800670e:	461a      	mov	r2, r3
 8006710:	f000 fa98 	bl	8006c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2150      	movs	r1, #80	@ 0x50
 800671a:	4618      	mov	r0, r3
 800671c:	f000 faf1 	bl	8006d02 <TIM_ITRx_SetConfig>
      break;
 8006720:	e02c      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800672e:	461a      	mov	r2, r3
 8006730:	f000 fab7 	bl	8006ca2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2160      	movs	r1, #96	@ 0x60
 800673a:	4618      	mov	r0, r3
 800673c:	f000 fae1 	bl	8006d02 <TIM_ITRx_SetConfig>
      break;
 8006740:	e01c      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800674e:	461a      	mov	r2, r3
 8006750:	f000 fa78 	bl	8006c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2140      	movs	r1, #64	@ 0x40
 800675a:	4618      	mov	r0, r3
 800675c:	f000 fad1 	bl	8006d02 <TIM_ITRx_SetConfig>
      break;
 8006760:	e00c      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4619      	mov	r1, r3
 800676c:	4610      	mov	r0, r2
 800676e:	f000 fac8 	bl	8006d02 <TIM_ITRx_SetConfig>
      break;
 8006772:	e003      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	73fb      	strb	r3, [r7, #15]
      break;
 8006778:	e000      	b.n	800677c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800677a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800678c:	7bfb      	ldrb	r3, [r7, #15]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
	...

08006798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a43      	ldr	r2, [pc, #268]	@ (80068b8 <TIM_Base_SetConfig+0x120>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d013      	beq.n	80067d8 <TIM_Base_SetConfig+0x40>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067b6:	d00f      	beq.n	80067d8 <TIM_Base_SetConfig+0x40>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a40      	ldr	r2, [pc, #256]	@ (80068bc <TIM_Base_SetConfig+0x124>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d00b      	beq.n	80067d8 <TIM_Base_SetConfig+0x40>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a3f      	ldr	r2, [pc, #252]	@ (80068c0 <TIM_Base_SetConfig+0x128>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d007      	beq.n	80067d8 <TIM_Base_SetConfig+0x40>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a3e      	ldr	r2, [pc, #248]	@ (80068c4 <TIM_Base_SetConfig+0x12c>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d003      	beq.n	80067d8 <TIM_Base_SetConfig+0x40>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a3d      	ldr	r2, [pc, #244]	@ (80068c8 <TIM_Base_SetConfig+0x130>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d108      	bne.n	80067ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a32      	ldr	r2, [pc, #200]	@ (80068b8 <TIM_Base_SetConfig+0x120>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d02b      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067f8:	d027      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a2f      	ldr	r2, [pc, #188]	@ (80068bc <TIM_Base_SetConfig+0x124>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d023      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a2e      	ldr	r2, [pc, #184]	@ (80068c0 <TIM_Base_SetConfig+0x128>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d01f      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a2d      	ldr	r2, [pc, #180]	@ (80068c4 <TIM_Base_SetConfig+0x12c>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d01b      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a2c      	ldr	r2, [pc, #176]	@ (80068c8 <TIM_Base_SetConfig+0x130>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d017      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a2b      	ldr	r2, [pc, #172]	@ (80068cc <TIM_Base_SetConfig+0x134>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d013      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a2a      	ldr	r2, [pc, #168]	@ (80068d0 <TIM_Base_SetConfig+0x138>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00f      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a29      	ldr	r2, [pc, #164]	@ (80068d4 <TIM_Base_SetConfig+0x13c>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d00b      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a28      	ldr	r2, [pc, #160]	@ (80068d8 <TIM_Base_SetConfig+0x140>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d007      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a27      	ldr	r2, [pc, #156]	@ (80068dc <TIM_Base_SetConfig+0x144>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d003      	beq.n	800684a <TIM_Base_SetConfig+0xb2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a26      	ldr	r2, [pc, #152]	@ (80068e0 <TIM_Base_SetConfig+0x148>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d108      	bne.n	800685c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	4313      	orrs	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	695b      	ldr	r3, [r3, #20]
 8006866:	4313      	orrs	r3, r2
 8006868:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	689a      	ldr	r2, [r3, #8]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a0e      	ldr	r2, [pc, #56]	@ (80068b8 <TIM_Base_SetConfig+0x120>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d003      	beq.n	800688a <TIM_Base_SetConfig+0xf2>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a10      	ldr	r2, [pc, #64]	@ (80068c8 <TIM_Base_SetConfig+0x130>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d103      	bne.n	8006892 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	691a      	ldr	r2, [r3, #16]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f043 0204 	orr.w	r2, r3, #4
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	601a      	str	r2, [r3, #0]
}
 80068aa:	bf00      	nop
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	40010000 	.word	0x40010000
 80068bc:	40000400 	.word	0x40000400
 80068c0:	40000800 	.word	0x40000800
 80068c4:	40000c00 	.word	0x40000c00
 80068c8:	40010400 	.word	0x40010400
 80068cc:	40014000 	.word	0x40014000
 80068d0:	40014400 	.word	0x40014400
 80068d4:	40014800 	.word	0x40014800
 80068d8:	40001800 	.word	0x40001800
 80068dc:	40001c00 	.word	0x40001c00
 80068e0:	40002000 	.word	0x40002000

080068e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b087      	sub	sp, #28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a1b      	ldr	r3, [r3, #32]
 80068f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6a1b      	ldr	r3, [r3, #32]
 80068f8:	f023 0201 	bic.w	r2, r3, #1
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f023 0303 	bic.w	r3, r3, #3
 800691a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	4313      	orrs	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f023 0302 	bic.w	r3, r3, #2
 800692c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	4313      	orrs	r3, r2
 8006936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a20      	ldr	r2, [pc, #128]	@ (80069bc <TIM_OC1_SetConfig+0xd8>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d003      	beq.n	8006948 <TIM_OC1_SetConfig+0x64>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a1f      	ldr	r2, [pc, #124]	@ (80069c0 <TIM_OC1_SetConfig+0xdc>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d10c      	bne.n	8006962 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	f023 0308 	bic.w	r3, r3, #8
 800694e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	4313      	orrs	r3, r2
 8006958:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f023 0304 	bic.w	r3, r3, #4
 8006960:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a15      	ldr	r2, [pc, #84]	@ (80069bc <TIM_OC1_SetConfig+0xd8>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d003      	beq.n	8006972 <TIM_OC1_SetConfig+0x8e>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a14      	ldr	r2, [pc, #80]	@ (80069c0 <TIM_OC1_SetConfig+0xdc>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d111      	bne.n	8006996 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	695b      	ldr	r3, [r3, #20]
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	4313      	orrs	r3, r2
 800698a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	699b      	ldr	r3, [r3, #24]
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	697a      	ldr	r2, [r7, #20]
 80069ae:	621a      	str	r2, [r3, #32]
}
 80069b0:	bf00      	nop
 80069b2:	371c      	adds	r7, #28
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr
 80069bc:	40010000 	.word	0x40010000
 80069c0:	40010400 	.word	0x40010400

080069c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	f023 0210 	bic.w	r2, r3, #16
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	021b      	lsls	r3, r3, #8
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f023 0320 	bic.w	r3, r3, #32
 8006a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a22      	ldr	r2, [pc, #136]	@ (8006aa8 <TIM_OC2_SetConfig+0xe4>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d003      	beq.n	8006a2c <TIM_OC2_SetConfig+0x68>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a21      	ldr	r2, [pc, #132]	@ (8006aac <TIM_OC2_SetConfig+0xe8>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d10d      	bne.n	8006a48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	011b      	lsls	r3, r3, #4
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a17      	ldr	r2, [pc, #92]	@ (8006aa8 <TIM_OC2_SetConfig+0xe4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d003      	beq.n	8006a58 <TIM_OC2_SetConfig+0x94>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a16      	ldr	r2, [pc, #88]	@ (8006aac <TIM_OC2_SetConfig+0xe8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d113      	bne.n	8006a80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	693a      	ldr	r2, [r7, #16]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	693a      	ldr	r2, [r7, #16]
 8006a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	621a      	str	r2, [r3, #32]
}
 8006a9a:	bf00      	nop
 8006a9c:	371c      	adds	r7, #28
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	40010000 	.word	0x40010000
 8006aac:	40010400 	.word	0x40010400

08006ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0303 	bic.w	r3, r3, #3
 8006ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	021b      	lsls	r3, r3, #8
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a21      	ldr	r2, [pc, #132]	@ (8006b90 <TIM_OC3_SetConfig+0xe0>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d003      	beq.n	8006b16 <TIM_OC3_SetConfig+0x66>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a20      	ldr	r2, [pc, #128]	@ (8006b94 <TIM_OC3_SetConfig+0xe4>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d10d      	bne.n	8006b32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	021b      	lsls	r3, r3, #8
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a16      	ldr	r2, [pc, #88]	@ (8006b90 <TIM_OC3_SetConfig+0xe0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d003      	beq.n	8006b42 <TIM_OC3_SetConfig+0x92>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a15      	ldr	r2, [pc, #84]	@ (8006b94 <TIM_OC3_SetConfig+0xe4>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d113      	bne.n	8006b6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685a      	ldr	r2, [r3, #4]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	697a      	ldr	r2, [r7, #20]
 8006b82:	621a      	str	r2, [r3, #32]
}
 8006b84:	bf00      	nop
 8006b86:	371c      	adds	r7, #28
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40010400 	.word	0x40010400

08006b98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a1b      	ldr	r3, [r3, #32]
 8006bac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	021b      	lsls	r3, r3, #8
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	031b      	lsls	r3, r3, #12
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a12      	ldr	r2, [pc, #72]	@ (8006c3c <TIM_OC4_SetConfig+0xa4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d003      	beq.n	8006c00 <TIM_OC4_SetConfig+0x68>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a11      	ldr	r2, [pc, #68]	@ (8006c40 <TIM_OC4_SetConfig+0xa8>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d109      	bne.n	8006c14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	019b      	lsls	r3, r3, #6
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	693a      	ldr	r2, [r7, #16]
 8006c2c:	621a      	str	r2, [r3, #32]
}
 8006c2e:	bf00      	nop
 8006c30:	371c      	adds	r7, #28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr
 8006c3a:	bf00      	nop
 8006c3c:	40010000 	.word	0x40010000
 8006c40:	40010400 	.word	0x40010400

08006c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b087      	sub	sp, #28
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	f023 0201 	bic.w	r2, r3, #1
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	f023 030a 	bic.w	r3, r3, #10
 8006c80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	621a      	str	r2, [r3, #32]
}
 8006c96:	bf00      	nop
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b087      	sub	sp, #28
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	60f8      	str	r0, [r7, #12]
 8006caa:	60b9      	str	r1, [r7, #8]
 8006cac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	f023 0210 	bic.w	r2, r3, #16
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	031b      	lsls	r3, r3, #12
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006cde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	011b      	lsls	r3, r3, #4
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	621a      	str	r2, [r3, #32]
}
 8006cf6:	bf00      	nop
 8006cf8:	371c      	adds	r7, #28
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr

08006d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d02:	b480      	push	{r7}
 8006d04:	b085      	sub	sp, #20
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
 8006d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d1a:	683a      	ldr	r2, [r7, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f043 0307 	orr.w	r3, r3, #7
 8006d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	609a      	str	r2, [r3, #8]
}
 8006d2c:	bf00      	nop
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
 8006d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	021a      	lsls	r2, r3, #8
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	697a      	ldr	r2, [r7, #20]
 8006d62:	4313      	orrs	r3, r2
 8006d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	609a      	str	r2, [r3, #8]
}
 8006d6c:	bf00      	nop
 8006d6e:	371c      	adds	r7, #28
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d101      	bne.n	8006d90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	e05a      	b.n	8006e46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a21      	ldr	r2, [pc, #132]	@ (8006e54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d022      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ddc:	d01d      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d018      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a1b      	ldr	r2, [pc, #108]	@ (8006e5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d013      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a1a      	ldr	r2, [pc, #104]	@ (8006e60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d00e      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a18      	ldr	r2, [pc, #96]	@ (8006e64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d009      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a17      	ldr	r2, [pc, #92]	@ (8006e68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d004      	beq.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a15      	ldr	r2, [pc, #84]	@ (8006e6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d10c      	bne.n	8006e34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68ba      	ldr	r2, [r7, #8]
 8006e32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3714      	adds	r7, #20
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40010000 	.word	0x40010000
 8006e58:	40000400 	.word	0x40000400
 8006e5c:	40000800 	.word	0x40000800
 8006e60:	40000c00 	.word	0x40000c00
 8006e64:	40010400 	.word	0x40010400
 8006e68:	40014000 	.word	0x40014000
 8006e6c:	40001800 	.word	0x40001800

08006e70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b085      	sub	sp, #20
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d101      	bne.n	8006e8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	e03d      	b.n	8006f08 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	695b      	ldr	r3, [r3, #20]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	69db      	ldr	r3, [r3, #28]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3714      	adds	r7, #20
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e042      	b.n	8006fac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d106      	bne.n	8006f40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fb ff86 	bl	8002e4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2224      	movs	r2, #36	@ 0x24
 8006f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68da      	ldr	r2, [r3, #12]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006f56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 fdd3 	bl	8007b04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	691a      	ldr	r2, [r3, #16]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	695a      	ldr	r2, [r3, #20]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68da      	ldr	r2, [r3, #12]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006f8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2220      	movs	r2, #32
 8006f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2220      	movs	r2, #32
 8006fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006faa:	2300      	movs	r3, #0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3708      	adds	r7, #8
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08a      	sub	sp, #40	@ 0x28
 8006fb8:	af02      	add	r7, sp, #8
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	603b      	str	r3, [r7, #0]
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b20      	cmp	r3, #32
 8006fd2:	d175      	bne.n	80070c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <HAL_UART_Transmit+0x2c>
 8006fda:	88fb      	ldrh	r3, [r7, #6]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e06e      	b.n	80070c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2221      	movs	r2, #33	@ 0x21
 8006fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ff2:	f7fc f80b 	bl	800300c <HAL_GetTick>
 8006ff6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	88fa      	ldrh	r2, [r7, #6]
 8006ffc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	88fa      	ldrh	r2, [r7, #6]
 8007002:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800700c:	d108      	bne.n	8007020 <HAL_UART_Transmit+0x6c>
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d104      	bne.n	8007020 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007016:	2300      	movs	r3, #0
 8007018:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	61bb      	str	r3, [r7, #24]
 800701e:	e003      	b.n	8007028 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007024:	2300      	movs	r3, #0
 8007026:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007028:	e02e      	b.n	8007088 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	9300      	str	r3, [sp, #0]
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2200      	movs	r2, #0
 8007032:	2180      	movs	r1, #128	@ 0x80
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f000 fb37 	bl	80076a8 <UART_WaitOnFlagUntilTimeout>
 800703a:	4603      	mov	r3, r0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d005      	beq.n	800704c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2220      	movs	r2, #32
 8007044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e03a      	b.n	80070c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10b      	bne.n	800706a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007060:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	3302      	adds	r3, #2
 8007066:	61bb      	str	r3, [r7, #24]
 8007068:	e007      	b.n	800707a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	781a      	ldrb	r2, [r3, #0]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	3301      	adds	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800707e:	b29b      	uxth	r3, r3
 8007080:	3b01      	subs	r3, #1
 8007082:	b29a      	uxth	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800708c:	b29b      	uxth	r3, r3
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1cb      	bne.n	800702a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	2200      	movs	r2, #0
 800709a:	2140      	movs	r1, #64	@ 0x40
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 fb03 	bl	80076a8 <UART_WaitOnFlagUntilTimeout>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2220      	movs	r2, #32
 80070ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e006      	b.n	80070c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2220      	movs	r2, #32
 80070b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80070bc:	2300      	movs	r3, #0
 80070be:	e000      	b.n	80070c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80070c0:	2302      	movs	r3, #2
  }
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3720      	adds	r7, #32
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}

080070ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070ca:	b580      	push	{r7, lr}
 80070cc:	b084      	sub	sp, #16
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	60f8      	str	r0, [r7, #12]
 80070d2:	60b9      	str	r1, [r7, #8]
 80070d4:	4613      	mov	r3, r2
 80070d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b20      	cmp	r3, #32
 80070e2:	d112      	bne.n	800710a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d002      	beq.n	80070f0 <HAL_UART_Receive_IT+0x26>
 80070ea:	88fb      	ldrh	r3, [r7, #6]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d101      	bne.n	80070f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e00b      	b.n	800710c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80070fa:	88fb      	ldrh	r3, [r7, #6]
 80070fc:	461a      	mov	r2, r3
 80070fe:	68b9      	ldr	r1, [r7, #8]
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 fb2a 	bl	800775a <UART_Start_Receive_IT>
 8007106:	4603      	mov	r3, r0
 8007108:	e000      	b.n	800710c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800710a:	2302      	movs	r3, #2
  }
}
 800710c:	4618      	mov	r0, r3
 800710e:	3710      	adds	r7, #16
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b0ba      	sub	sp, #232	@ 0xe8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800713a:	2300      	movs	r3, #0
 800713c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007140:	2300      	movs	r3, #0
 8007142:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800714a:	f003 030f 	and.w	r3, r3, #15
 800714e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007152:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10f      	bne.n	800717a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800715a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d009      	beq.n	800717a <HAL_UART_IRQHandler+0x66>
 8007166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800716a:	f003 0320 	and.w	r3, r3, #32
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 fc07 	bl	8007986 <UART_Receive_IT>
      return;
 8007178:	e273      	b.n	8007662 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800717a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800717e:	2b00      	cmp	r3, #0
 8007180:	f000 80de 	beq.w	8007340 <HAL_UART_IRQHandler+0x22c>
 8007184:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	2b00      	cmp	r3, #0
 800718e:	d106      	bne.n	800719e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007194:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 80d1 	beq.w	8007340 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800719e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00b      	beq.n	80071c2 <HAL_UART_IRQHandler+0xae>
 80071aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d005      	beq.n	80071c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ba:	f043 0201 	orr.w	r2, r3, #1
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071c6:	f003 0304 	and.w	r3, r3, #4
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00b      	beq.n	80071e6 <HAL_UART_IRQHandler+0xd2>
 80071ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d005      	beq.n	80071e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071de:	f043 0202 	orr.w	r2, r3, #2
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00b      	beq.n	800720a <HAL_UART_IRQHandler+0xf6>
 80071f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d005      	beq.n	800720a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007202:	f043 0204 	orr.w	r2, r3, #4
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800720a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800720e:	f003 0308 	and.w	r3, r3, #8
 8007212:	2b00      	cmp	r3, #0
 8007214:	d011      	beq.n	800723a <HAL_UART_IRQHandler+0x126>
 8007216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800721a:	f003 0320 	and.w	r3, r3, #32
 800721e:	2b00      	cmp	r3, #0
 8007220:	d105      	bne.n	800722e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007226:	f003 0301 	and.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	d005      	beq.n	800723a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007232:	f043 0208 	orr.w	r2, r3, #8
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800723e:	2b00      	cmp	r3, #0
 8007240:	f000 820a 	beq.w	8007658 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007248:	f003 0320 	and.w	r3, r3, #32
 800724c:	2b00      	cmp	r3, #0
 800724e:	d008      	beq.n	8007262 <HAL_UART_IRQHandler+0x14e>
 8007250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007254:	f003 0320 	and.w	r3, r3, #32
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 fb92 	bl	8007986 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	695b      	ldr	r3, [r3, #20]
 8007268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726c:	2b40      	cmp	r3, #64	@ 0x40
 800726e:	bf0c      	ite	eq
 8007270:	2301      	moveq	r3, #1
 8007272:	2300      	movne	r3, #0
 8007274:	b2db      	uxtb	r3, r3
 8007276:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800727e:	f003 0308 	and.w	r3, r3, #8
 8007282:	2b00      	cmp	r3, #0
 8007284:	d103      	bne.n	800728e <HAL_UART_IRQHandler+0x17a>
 8007286:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800728a:	2b00      	cmp	r3, #0
 800728c:	d04f      	beq.n	800732e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 fa9d 	bl	80077ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800729e:	2b40      	cmp	r3, #64	@ 0x40
 80072a0:	d141      	bne.n	8007326 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	3314      	adds	r3, #20
 80072a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80072b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80072bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	3314      	adds	r3, #20
 80072ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80072ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80072d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80072da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80072e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1d9      	bne.n	80072a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d013      	beq.n	800731e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072fa:	4a8a      	ldr	r2, [pc, #552]	@ (8007524 <HAL_UART_IRQHandler+0x410>)
 80072fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007302:	4618      	mov	r0, r3
 8007304:	f7fc f833 	bl	800336e <HAL_DMA_Abort_IT>
 8007308:	4603      	mov	r3, r0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d016      	beq.n	800733c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007318:	4610      	mov	r0, r2
 800731a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800731c:	e00e      	b.n	800733c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f9ac 	bl	800767c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007324:	e00a      	b.n	800733c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f9a8 	bl	800767c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800732c:	e006      	b.n	800733c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f9a4 	bl	800767c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800733a:	e18d      	b.n	8007658 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800733c:	bf00      	nop
    return;
 800733e:	e18b      	b.n	8007658 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007344:	2b01      	cmp	r3, #1
 8007346:	f040 8167 	bne.w	8007618 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800734a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734e:	f003 0310 	and.w	r3, r3, #16
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 8160 	beq.w	8007618 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800735c:	f003 0310 	and.w	r3, r3, #16
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 8159 	beq.w	8007618 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007366:	2300      	movs	r3, #0
 8007368:	60bb      	str	r3, [r7, #8]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	60bb      	str	r3, [r7, #8]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	60bb      	str	r3, [r7, #8]
 800737a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	695b      	ldr	r3, [r3, #20]
 8007382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007386:	2b40      	cmp	r3, #64	@ 0x40
 8007388:	f040 80ce 	bne.w	8007528 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007398:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 80a9 	beq.w	80074f4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80073a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073aa:	429a      	cmp	r2, r3
 80073ac:	f080 80a2 	bcs.w	80074f4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073bc:	69db      	ldr	r3, [r3, #28]
 80073be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073c2:	f000 8088 	beq.w	80074d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	330c      	adds	r3, #12
 80073cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80073dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	330c      	adds	r3, #12
 80073ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80073f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80073f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80073fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800740a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1d9      	bne.n	80073c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3314      	adds	r3, #20
 8007418:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800741c:	e853 3f00 	ldrex	r3, [r3]
 8007420:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007422:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007424:	f023 0301 	bic.w	r3, r3, #1
 8007428:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3314      	adds	r3, #20
 8007432:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007436:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800743a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800743e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007448:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1e1      	bne.n	8007412 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3314      	adds	r3, #20
 8007454:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007456:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007458:	e853 3f00 	ldrex	r3, [r3]
 800745c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800745e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007460:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007464:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3314      	adds	r3, #20
 800746e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007472:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007474:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007476:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007478:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800747a:	e841 2300 	strex	r3, r2, [r1]
 800747e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007480:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1e3      	bne.n	800744e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2220      	movs	r2, #32
 800748a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	330c      	adds	r3, #12
 800749a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800749e:	e853 3f00 	ldrex	r3, [r3]
 80074a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80074a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074a6:	f023 0310 	bic.w	r3, r3, #16
 80074aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	330c      	adds	r3, #12
 80074b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80074b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80074ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80074c0:	e841 2300 	strex	r3, r2, [r1]
 80074c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80074c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1e3      	bne.n	8007494 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074d0:	4618      	mov	r0, r3
 80074d2:	f7fb fedc 	bl	800328e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2202      	movs	r2, #2
 80074da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	4619      	mov	r1, r3
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f8cf 	bl	8007690 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80074f2:	e0b3      	b.n	800765c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074fc:	429a      	cmp	r2, r3
 80074fe:	f040 80ad 	bne.w	800765c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800750c:	f040 80a6 	bne.w	800765c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800751a:	4619      	mov	r1, r3
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 f8b7 	bl	8007690 <HAL_UARTEx_RxEventCallback>
      return;
 8007522:	e09b      	b.n	800765c <HAL_UART_IRQHandler+0x548>
 8007524:	08007895 	.word	0x08007895
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007530:	b29b      	uxth	r3, r3
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800753c:	b29b      	uxth	r3, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 808e 	beq.w	8007660 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007544:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 8089 	beq.w	8007660 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	330c      	adds	r3, #12
 8007554:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007558:	e853 3f00 	ldrex	r3, [r3]
 800755c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800755e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007560:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007564:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	330c      	adds	r3, #12
 800756e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007572:	647a      	str	r2, [r7, #68]	@ 0x44
 8007574:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007576:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007578:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800757a:	e841 2300 	strex	r3, r2, [r1]
 800757e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1e3      	bne.n	800754e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3314      	adds	r3, #20
 800758c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	623b      	str	r3, [r7, #32]
   return(result);
 8007596:	6a3b      	ldr	r3, [r7, #32]
 8007598:	f023 0301 	bic.w	r3, r3, #1
 800759c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3314      	adds	r3, #20
 80075a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80075aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80075ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075b2:	e841 2300 	strex	r3, r2, [r1]
 80075b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1e3      	bne.n	8007586 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	330c      	adds	r3, #12
 80075d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	e853 3f00 	ldrex	r3, [r3]
 80075da:	60fb      	str	r3, [r7, #12]
   return(result);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f023 0310 	bic.w	r3, r3, #16
 80075e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	330c      	adds	r3, #12
 80075ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80075f0:	61fa      	str	r2, [r7, #28]
 80075f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f4:	69b9      	ldr	r1, [r7, #24]
 80075f6:	69fa      	ldr	r2, [r7, #28]
 80075f8:	e841 2300 	strex	r3, r2, [r1]
 80075fc:	617b      	str	r3, [r7, #20]
   return(result);
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1e3      	bne.n	80075cc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800760a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800760e:	4619      	mov	r1, r3
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 f83d 	bl	8007690 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007616:	e023      	b.n	8007660 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800761c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007620:	2b00      	cmp	r3, #0
 8007622:	d009      	beq.n	8007638 <HAL_UART_IRQHandler+0x524>
 8007624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007628:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800762c:	2b00      	cmp	r3, #0
 800762e:	d003      	beq.n	8007638 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f940 	bl	80078b6 <UART_Transmit_IT>
    return;
 8007636:	e014      	b.n	8007662 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800763c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00e      	beq.n	8007662 <HAL_UART_IRQHandler+0x54e>
 8007644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800764c:	2b00      	cmp	r3, #0
 800764e:	d008      	beq.n	8007662 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f980 	bl	8007956 <UART_EndTransmit_IT>
    return;
 8007656:	e004      	b.n	8007662 <HAL_UART_IRQHandler+0x54e>
    return;
 8007658:	bf00      	nop
 800765a:	e002      	b.n	8007662 <HAL_UART_IRQHandler+0x54e>
      return;
 800765c:	bf00      	nop
 800765e:	e000      	b.n	8007662 <HAL_UART_IRQHandler+0x54e>
      return;
 8007660:	bf00      	nop
  }
}
 8007662:	37e8      	adds	r7, #232	@ 0xe8
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007668:	b480      	push	{r7}
 800766a:	b083      	sub	sp, #12
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b086      	sub	sp, #24
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076b8:	e03b      	b.n	8007732 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ba:	6a3b      	ldr	r3, [r7, #32]
 80076bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076c0:	d037      	beq.n	8007732 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076c2:	f7fb fca3 	bl	800300c <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	6a3a      	ldr	r2, [r7, #32]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d302      	bcc.n	80076d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80076d2:	6a3b      	ldr	r3, [r7, #32]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d101      	bne.n	80076dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e03a      	b.n	8007752 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	f003 0304 	and.w	r3, r3, #4
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d023      	beq.n	8007732 <UART_WaitOnFlagUntilTimeout+0x8a>
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	2b80      	cmp	r3, #128	@ 0x80
 80076ee:	d020      	beq.n	8007732 <UART_WaitOnFlagUntilTimeout+0x8a>
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2b40      	cmp	r3, #64	@ 0x40
 80076f4:	d01d      	beq.n	8007732 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f003 0308 	and.w	r3, r3, #8
 8007700:	2b08      	cmp	r3, #8
 8007702:	d116      	bne.n	8007732 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007704:	2300      	movs	r3, #0
 8007706:	617b      	str	r3, [r7, #20]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	617b      	str	r3, [r7, #20]
 8007718:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f000 f857 	bl	80077ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2208      	movs	r2, #8
 8007724:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e00f      	b.n	8007752 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	4013      	ands	r3, r2
 800773c:	68ba      	ldr	r2, [r7, #8]
 800773e:	429a      	cmp	r2, r3
 8007740:	bf0c      	ite	eq
 8007742:	2301      	moveq	r3, #1
 8007744:	2300      	movne	r3, #0
 8007746:	b2db      	uxtb	r3, r3
 8007748:	461a      	mov	r2, r3
 800774a:	79fb      	ldrb	r3, [r7, #7]
 800774c:	429a      	cmp	r2, r3
 800774e:	d0b4      	beq.n	80076ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3718      	adds	r7, #24
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800775a:	b480      	push	{r7}
 800775c:	b085      	sub	sp, #20
 800775e:	af00      	add	r7, sp, #0
 8007760:	60f8      	str	r0, [r7, #12]
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	4613      	mov	r3, r2
 8007766:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	88fa      	ldrh	r2, [r7, #6]
 8007772:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	88fa      	ldrh	r2, [r7, #6]
 8007778:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2222      	movs	r2, #34	@ 0x22
 8007784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d007      	beq.n	80077a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68da      	ldr	r2, [r3, #12]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800779e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	695a      	ldr	r2, [r3, #20]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f042 0201 	orr.w	r2, r2, #1
 80077ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68da      	ldr	r2, [r3, #12]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0220 	orr.w	r2, r2, #32
 80077be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077ce:	b480      	push	{r7}
 80077d0:	b095      	sub	sp, #84	@ 0x54
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	330c      	adds	r3, #12
 80077dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e0:	e853 3f00 	ldrex	r3, [r3]
 80077e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	330c      	adds	r3, #12
 80077f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80077f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077fe:	e841 2300 	strex	r3, r2, [r1]
 8007802:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1e5      	bne.n	80077d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	3314      	adds	r3, #20
 8007810:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007812:	6a3b      	ldr	r3, [r7, #32]
 8007814:	e853 3f00 	ldrex	r3, [r3]
 8007818:	61fb      	str	r3, [r7, #28]
   return(result);
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	f023 0301 	bic.w	r3, r3, #1
 8007820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3314      	adds	r3, #20
 8007828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800782a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800782c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007832:	e841 2300 	strex	r3, r2, [r1]
 8007836:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1e5      	bne.n	800780a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007842:	2b01      	cmp	r3, #1
 8007844:	d119      	bne.n	800787a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	330c      	adds	r3, #12
 800784c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	e853 3f00 	ldrex	r3, [r3]
 8007854:	60bb      	str	r3, [r7, #8]
   return(result);
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	f023 0310 	bic.w	r3, r3, #16
 800785c:	647b      	str	r3, [r7, #68]	@ 0x44
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	330c      	adds	r3, #12
 8007864:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007866:	61ba      	str	r2, [r7, #24]
 8007868:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800786a:	6979      	ldr	r1, [r7, #20]
 800786c:	69ba      	ldr	r2, [r7, #24]
 800786e:	e841 2300 	strex	r3, r2, [r1]
 8007872:	613b      	str	r3, [r7, #16]
   return(result);
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1e5      	bne.n	8007846 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2220      	movs	r2, #32
 800787e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2200      	movs	r2, #0
 8007886:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007888:	bf00      	nop
 800788a:	3754      	adds	r7, #84	@ 0x54
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2200      	movs	r2, #0
 80078a6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f7ff fee7 	bl	800767c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078ae:	bf00      	nop
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b085      	sub	sp, #20
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	2b21      	cmp	r3, #33	@ 0x21
 80078c8:	d13e      	bne.n	8007948 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078d2:	d114      	bne.n	80078fe <UART_Transmit_IT+0x48>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d110      	bne.n	80078fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6a1b      	ldr	r3, [r3, #32]
 80078e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	881b      	ldrh	r3, [r3, #0]
 80078e6:	461a      	mov	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a1b      	ldr	r3, [r3, #32]
 80078f6:	1c9a      	adds	r2, r3, #2
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	621a      	str	r2, [r3, #32]
 80078fc:	e008      	b.n	8007910 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	1c59      	adds	r1, r3, #1
 8007904:	687a      	ldr	r2, [r7, #4]
 8007906:	6211      	str	r1, [r2, #32]
 8007908:	781a      	ldrb	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007914:	b29b      	uxth	r3, r3
 8007916:	3b01      	subs	r3, #1
 8007918:	b29b      	uxth	r3, r3
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	4619      	mov	r1, r3
 800791e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10f      	bne.n	8007944 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68da      	ldr	r2, [r3, #12]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007932:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68da      	ldr	r2, [r3, #12]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007942:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007944:	2300      	movs	r3, #0
 8007946:	e000      	b.n	800794a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007948:	2302      	movs	r3, #2
  }
}
 800794a:	4618      	mov	r0, r3
 800794c:	3714      	adds	r7, #20
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b082      	sub	sp, #8
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68da      	ldr	r2, [r3, #12]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800796c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2220      	movs	r2, #32
 8007972:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f7ff fe76 	bl	8007668 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b08c      	sub	sp, #48	@ 0x30
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800798e:	2300      	movs	r3, #0
 8007990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007992:	2300      	movs	r3, #0
 8007994:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b22      	cmp	r3, #34	@ 0x22
 80079a0:	f040 80aa 	bne.w	8007af8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079ac:	d115      	bne.n	80079da <UART_Receive_IT+0x54>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d111      	bne.n	80079da <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d2:	1c9a      	adds	r2, r3, #2
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80079d8:	e024      	b.n	8007a24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079de:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079e8:	d007      	beq.n	80079fa <UART_Receive_IT+0x74>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d10a      	bne.n	8007a08 <UART_Receive_IT+0x82>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d106      	bne.n	8007a08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a04:	701a      	strb	r2, [r3, #0]
 8007a06:	e008      	b.n	8007a1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a14:	b2da      	uxtb	r2, r3
 8007a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	4619      	mov	r1, r3
 8007a32:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d15d      	bne.n	8007af4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68da      	ldr	r2, [r3, #12]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f022 0220 	bic.w	r2, r2, #32
 8007a46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68da      	ldr	r2, [r3, #12]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	695a      	ldr	r2, [r3, #20]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f022 0201 	bic.w	r2, r2, #1
 8007a66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2220      	movs	r2, #32
 8007a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d135      	bne.n	8007aea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	330c      	adds	r3, #12
 8007a8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	e853 3f00 	ldrex	r3, [r3]
 8007a92:	613b      	str	r3, [r7, #16]
   return(result);
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	f023 0310 	bic.w	r3, r3, #16
 8007a9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	330c      	adds	r3, #12
 8007aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007aa4:	623a      	str	r2, [r7, #32]
 8007aa6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa8:	69f9      	ldr	r1, [r7, #28]
 8007aaa:	6a3a      	ldr	r2, [r7, #32]
 8007aac:	e841 2300 	strex	r3, r2, [r1]
 8007ab0:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d1e5      	bne.n	8007a84 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f003 0310 	and.w	r3, r3, #16
 8007ac2:	2b10      	cmp	r3, #16
 8007ac4:	d10a      	bne.n	8007adc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	60fb      	str	r3, [r7, #12]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	60fb      	str	r3, [r7, #12]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	60fb      	str	r3, [r7, #12]
 8007ada:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7ff fdd4 	bl	8007690 <HAL_UARTEx_RxEventCallback>
 8007ae8:	e002      	b.n	8007af0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7f9 fc14 	bl	8001318 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007af0:	2300      	movs	r3, #0
 8007af2:	e002      	b.n	8007afa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007af4:	2300      	movs	r3, #0
 8007af6:	e000      	b.n	8007afa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007af8:	2302      	movs	r3, #2
  }
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3730      	adds	r7, #48	@ 0x30
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
	...

08007b04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b08:	b0c0      	sub	sp, #256	@ 0x100
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	691b      	ldr	r3, [r3, #16]
 8007b18:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b20:	68d9      	ldr	r1, [r3, #12]
 8007b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	ea40 0301 	orr.w	r3, r0, r1
 8007b2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b32:	689a      	ldr	r2, [r3, #8]
 8007b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	431a      	orrs	r2, r3
 8007b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	431a      	orrs	r2, r3
 8007b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b48:	69db      	ldr	r3, [r3, #28]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007b5c:	f021 010c 	bic.w	r1, r1, #12
 8007b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b6a:	430b      	orrs	r3, r1
 8007b6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	695b      	ldr	r3, [r3, #20]
 8007b76:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b7e:	6999      	ldr	r1, [r3, #24]
 8007b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	ea40 0301 	orr.w	r3, r0, r1
 8007b8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	4b8f      	ldr	r3, [pc, #572]	@ (8007dd0 <UART_SetConfig+0x2cc>)
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d005      	beq.n	8007ba4 <UART_SetConfig+0xa0>
 8007b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	4b8d      	ldr	r3, [pc, #564]	@ (8007dd4 <UART_SetConfig+0x2d0>)
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d104      	bne.n	8007bae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ba4:	f7fe f932 	bl	8005e0c <HAL_RCC_GetPCLK2Freq>
 8007ba8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007bac:	e003      	b.n	8007bb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007bae:	f7fe f919 	bl	8005de4 <HAL_RCC_GetPCLK1Freq>
 8007bb2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bba:	69db      	ldr	r3, [r3, #28]
 8007bbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bc0:	f040 810c 	bne.w	8007ddc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007bc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007bce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007bd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007bd6:	4622      	mov	r2, r4
 8007bd8:	462b      	mov	r3, r5
 8007bda:	1891      	adds	r1, r2, r2
 8007bdc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007bde:	415b      	adcs	r3, r3
 8007be0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007be2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007be6:	4621      	mov	r1, r4
 8007be8:	eb12 0801 	adds.w	r8, r2, r1
 8007bec:	4629      	mov	r1, r5
 8007bee:	eb43 0901 	adc.w	r9, r3, r1
 8007bf2:	f04f 0200 	mov.w	r2, #0
 8007bf6:	f04f 0300 	mov.w	r3, #0
 8007bfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007bfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c06:	4690      	mov	r8, r2
 8007c08:	4699      	mov	r9, r3
 8007c0a:	4623      	mov	r3, r4
 8007c0c:	eb18 0303 	adds.w	r3, r8, r3
 8007c10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007c14:	462b      	mov	r3, r5
 8007c16:	eb49 0303 	adc.w	r3, r9, r3
 8007c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007c2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007c32:	460b      	mov	r3, r1
 8007c34:	18db      	adds	r3, r3, r3
 8007c36:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c38:	4613      	mov	r3, r2
 8007c3a:	eb42 0303 	adc.w	r3, r2, r3
 8007c3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007c44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007c48:	f7f8 fb1a 	bl	8000280 <__aeabi_uldivmod>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	460b      	mov	r3, r1
 8007c50:	4b61      	ldr	r3, [pc, #388]	@ (8007dd8 <UART_SetConfig+0x2d4>)
 8007c52:	fba3 2302 	umull	r2, r3, r3, r2
 8007c56:	095b      	lsrs	r3, r3, #5
 8007c58:	011c      	lsls	r4, r3, #4
 8007c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c64:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007c68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	464b      	mov	r3, r9
 8007c70:	1891      	adds	r1, r2, r2
 8007c72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007c74:	415b      	adcs	r3, r3
 8007c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c7c:	4641      	mov	r1, r8
 8007c7e:	eb12 0a01 	adds.w	sl, r2, r1
 8007c82:	4649      	mov	r1, r9
 8007c84:	eb43 0b01 	adc.w	fp, r3, r1
 8007c88:	f04f 0200 	mov.w	r2, #0
 8007c8c:	f04f 0300 	mov.w	r3, #0
 8007c90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007c94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007c98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c9c:	4692      	mov	sl, r2
 8007c9e:	469b      	mov	fp, r3
 8007ca0:	4643      	mov	r3, r8
 8007ca2:	eb1a 0303 	adds.w	r3, sl, r3
 8007ca6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007caa:	464b      	mov	r3, r9
 8007cac:	eb4b 0303 	adc.w	r3, fp, r3
 8007cb0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007cc0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007cc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007cc8:	460b      	mov	r3, r1
 8007cca:	18db      	adds	r3, r3, r3
 8007ccc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cce:	4613      	mov	r3, r2
 8007cd0:	eb42 0303 	adc.w	r3, r2, r3
 8007cd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007cda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007cde:	f7f8 facf 	bl	8000280 <__aeabi_uldivmod>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	4611      	mov	r1, r2
 8007ce8:	4b3b      	ldr	r3, [pc, #236]	@ (8007dd8 <UART_SetConfig+0x2d4>)
 8007cea:	fba3 2301 	umull	r2, r3, r3, r1
 8007cee:	095b      	lsrs	r3, r3, #5
 8007cf0:	2264      	movs	r2, #100	@ 0x64
 8007cf2:	fb02 f303 	mul.w	r3, r2, r3
 8007cf6:	1acb      	subs	r3, r1, r3
 8007cf8:	00db      	lsls	r3, r3, #3
 8007cfa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007cfe:	4b36      	ldr	r3, [pc, #216]	@ (8007dd8 <UART_SetConfig+0x2d4>)
 8007d00:	fba3 2302 	umull	r2, r3, r3, r2
 8007d04:	095b      	lsrs	r3, r3, #5
 8007d06:	005b      	lsls	r3, r3, #1
 8007d08:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007d0c:	441c      	add	r4, r3
 8007d0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d12:	2200      	movs	r2, #0
 8007d14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d18:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007d1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007d20:	4642      	mov	r2, r8
 8007d22:	464b      	mov	r3, r9
 8007d24:	1891      	adds	r1, r2, r2
 8007d26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007d28:	415b      	adcs	r3, r3
 8007d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007d30:	4641      	mov	r1, r8
 8007d32:	1851      	adds	r1, r2, r1
 8007d34:	6339      	str	r1, [r7, #48]	@ 0x30
 8007d36:	4649      	mov	r1, r9
 8007d38:	414b      	adcs	r3, r1
 8007d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d3c:	f04f 0200 	mov.w	r2, #0
 8007d40:	f04f 0300 	mov.w	r3, #0
 8007d44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007d48:	4659      	mov	r1, fp
 8007d4a:	00cb      	lsls	r3, r1, #3
 8007d4c:	4651      	mov	r1, sl
 8007d4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d52:	4651      	mov	r1, sl
 8007d54:	00ca      	lsls	r2, r1, #3
 8007d56:	4610      	mov	r0, r2
 8007d58:	4619      	mov	r1, r3
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	189b      	adds	r3, r3, r2
 8007d60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d64:	464b      	mov	r3, r9
 8007d66:	460a      	mov	r2, r1
 8007d68:	eb42 0303 	adc.w	r3, r2, r3
 8007d6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d7c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007d80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d84:	460b      	mov	r3, r1
 8007d86:	18db      	adds	r3, r3, r3
 8007d88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d8a:	4613      	mov	r3, r2
 8007d8c:	eb42 0303 	adc.w	r3, r2, r3
 8007d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007d96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007d9a:	f7f8 fa71 	bl	8000280 <__aeabi_uldivmod>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	460b      	mov	r3, r1
 8007da2:	4b0d      	ldr	r3, [pc, #52]	@ (8007dd8 <UART_SetConfig+0x2d4>)
 8007da4:	fba3 1302 	umull	r1, r3, r3, r2
 8007da8:	095b      	lsrs	r3, r3, #5
 8007daa:	2164      	movs	r1, #100	@ 0x64
 8007dac:	fb01 f303 	mul.w	r3, r1, r3
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	3332      	adds	r3, #50	@ 0x32
 8007db6:	4a08      	ldr	r2, [pc, #32]	@ (8007dd8 <UART_SetConfig+0x2d4>)
 8007db8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dbc:	095b      	lsrs	r3, r3, #5
 8007dbe:	f003 0207 	and.w	r2, r3, #7
 8007dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4422      	add	r2, r4
 8007dca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007dcc:	e106      	b.n	8007fdc <UART_SetConfig+0x4d8>
 8007dce:	bf00      	nop
 8007dd0:	40011000 	.word	0x40011000
 8007dd4:	40011400 	.word	0x40011400
 8007dd8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ddc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007de0:	2200      	movs	r2, #0
 8007de2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007de6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007dea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007dee:	4642      	mov	r2, r8
 8007df0:	464b      	mov	r3, r9
 8007df2:	1891      	adds	r1, r2, r2
 8007df4:	6239      	str	r1, [r7, #32]
 8007df6:	415b      	adcs	r3, r3
 8007df8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007dfa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007dfe:	4641      	mov	r1, r8
 8007e00:	1854      	adds	r4, r2, r1
 8007e02:	4649      	mov	r1, r9
 8007e04:	eb43 0501 	adc.w	r5, r3, r1
 8007e08:	f04f 0200 	mov.w	r2, #0
 8007e0c:	f04f 0300 	mov.w	r3, #0
 8007e10:	00eb      	lsls	r3, r5, #3
 8007e12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e16:	00e2      	lsls	r2, r4, #3
 8007e18:	4614      	mov	r4, r2
 8007e1a:	461d      	mov	r5, r3
 8007e1c:	4643      	mov	r3, r8
 8007e1e:	18e3      	adds	r3, r4, r3
 8007e20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e24:	464b      	mov	r3, r9
 8007e26:	eb45 0303 	adc.w	r3, r5, r3
 8007e2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007e3e:	f04f 0200 	mov.w	r2, #0
 8007e42:	f04f 0300 	mov.w	r3, #0
 8007e46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007e4a:	4629      	mov	r1, r5
 8007e4c:	008b      	lsls	r3, r1, #2
 8007e4e:	4621      	mov	r1, r4
 8007e50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e54:	4621      	mov	r1, r4
 8007e56:	008a      	lsls	r2, r1, #2
 8007e58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007e5c:	f7f8 fa10 	bl	8000280 <__aeabi_uldivmod>
 8007e60:	4602      	mov	r2, r0
 8007e62:	460b      	mov	r3, r1
 8007e64:	4b60      	ldr	r3, [pc, #384]	@ (8007fe8 <UART_SetConfig+0x4e4>)
 8007e66:	fba3 2302 	umull	r2, r3, r3, r2
 8007e6a:	095b      	lsrs	r3, r3, #5
 8007e6c:	011c      	lsls	r4, r3, #4
 8007e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e72:	2200      	movs	r2, #0
 8007e74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007e7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007e80:	4642      	mov	r2, r8
 8007e82:	464b      	mov	r3, r9
 8007e84:	1891      	adds	r1, r2, r2
 8007e86:	61b9      	str	r1, [r7, #24]
 8007e88:	415b      	adcs	r3, r3
 8007e8a:	61fb      	str	r3, [r7, #28]
 8007e8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e90:	4641      	mov	r1, r8
 8007e92:	1851      	adds	r1, r2, r1
 8007e94:	6139      	str	r1, [r7, #16]
 8007e96:	4649      	mov	r1, r9
 8007e98:	414b      	adcs	r3, r1
 8007e9a:	617b      	str	r3, [r7, #20]
 8007e9c:	f04f 0200 	mov.w	r2, #0
 8007ea0:	f04f 0300 	mov.w	r3, #0
 8007ea4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ea8:	4659      	mov	r1, fp
 8007eaa:	00cb      	lsls	r3, r1, #3
 8007eac:	4651      	mov	r1, sl
 8007eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007eb2:	4651      	mov	r1, sl
 8007eb4:	00ca      	lsls	r2, r1, #3
 8007eb6:	4610      	mov	r0, r2
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4603      	mov	r3, r0
 8007ebc:	4642      	mov	r2, r8
 8007ebe:	189b      	adds	r3, r3, r2
 8007ec0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ec4:	464b      	mov	r3, r9
 8007ec6:	460a      	mov	r2, r1
 8007ec8:	eb42 0303 	adc.w	r3, r2, r3
 8007ecc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007eda:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007edc:	f04f 0200 	mov.w	r2, #0
 8007ee0:	f04f 0300 	mov.w	r3, #0
 8007ee4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007ee8:	4649      	mov	r1, r9
 8007eea:	008b      	lsls	r3, r1, #2
 8007eec:	4641      	mov	r1, r8
 8007eee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ef2:	4641      	mov	r1, r8
 8007ef4:	008a      	lsls	r2, r1, #2
 8007ef6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007efa:	f7f8 f9c1 	bl	8000280 <__aeabi_uldivmod>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	4611      	mov	r1, r2
 8007f04:	4b38      	ldr	r3, [pc, #224]	@ (8007fe8 <UART_SetConfig+0x4e4>)
 8007f06:	fba3 2301 	umull	r2, r3, r3, r1
 8007f0a:	095b      	lsrs	r3, r3, #5
 8007f0c:	2264      	movs	r2, #100	@ 0x64
 8007f0e:	fb02 f303 	mul.w	r3, r2, r3
 8007f12:	1acb      	subs	r3, r1, r3
 8007f14:	011b      	lsls	r3, r3, #4
 8007f16:	3332      	adds	r3, #50	@ 0x32
 8007f18:	4a33      	ldr	r2, [pc, #204]	@ (8007fe8 <UART_SetConfig+0x4e4>)
 8007f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f1e:	095b      	lsrs	r3, r3, #5
 8007f20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007f24:	441c      	add	r4, r3
 8007f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f2e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007f30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007f34:	4642      	mov	r2, r8
 8007f36:	464b      	mov	r3, r9
 8007f38:	1891      	adds	r1, r2, r2
 8007f3a:	60b9      	str	r1, [r7, #8]
 8007f3c:	415b      	adcs	r3, r3
 8007f3e:	60fb      	str	r3, [r7, #12]
 8007f40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f44:	4641      	mov	r1, r8
 8007f46:	1851      	adds	r1, r2, r1
 8007f48:	6039      	str	r1, [r7, #0]
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	414b      	adcs	r3, r1
 8007f4e:	607b      	str	r3, [r7, #4]
 8007f50:	f04f 0200 	mov.w	r2, #0
 8007f54:	f04f 0300 	mov.w	r3, #0
 8007f58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007f5c:	4659      	mov	r1, fp
 8007f5e:	00cb      	lsls	r3, r1, #3
 8007f60:	4651      	mov	r1, sl
 8007f62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f66:	4651      	mov	r1, sl
 8007f68:	00ca      	lsls	r2, r1, #3
 8007f6a:	4610      	mov	r0, r2
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	4603      	mov	r3, r0
 8007f70:	4642      	mov	r2, r8
 8007f72:	189b      	adds	r3, r3, r2
 8007f74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f76:	464b      	mov	r3, r9
 8007f78:	460a      	mov	r2, r1
 8007f7a:	eb42 0303 	adc.w	r3, r2, r3
 8007f7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f84:	685b      	ldr	r3, [r3, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f8a:	667a      	str	r2, [r7, #100]	@ 0x64
 8007f8c:	f04f 0200 	mov.w	r2, #0
 8007f90:	f04f 0300 	mov.w	r3, #0
 8007f94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007f98:	4649      	mov	r1, r9
 8007f9a:	008b      	lsls	r3, r1, #2
 8007f9c:	4641      	mov	r1, r8
 8007f9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007fa2:	4641      	mov	r1, r8
 8007fa4:	008a      	lsls	r2, r1, #2
 8007fa6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007faa:	f7f8 f969 	bl	8000280 <__aeabi_uldivmod>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe8 <UART_SetConfig+0x4e4>)
 8007fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8007fb8:	095b      	lsrs	r3, r3, #5
 8007fba:	2164      	movs	r1, #100	@ 0x64
 8007fbc:	fb01 f303 	mul.w	r3, r1, r3
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	011b      	lsls	r3, r3, #4
 8007fc4:	3332      	adds	r3, #50	@ 0x32
 8007fc6:	4a08      	ldr	r2, [pc, #32]	@ (8007fe8 <UART_SetConfig+0x4e4>)
 8007fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8007fcc:	095b      	lsrs	r3, r3, #5
 8007fce:	f003 020f 	and.w	r2, r3, #15
 8007fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4422      	add	r2, r4
 8007fda:	609a      	str	r2, [r3, #8]
}
 8007fdc:	bf00      	nop
 8007fde:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fe8:	51eb851f 	.word	0x51eb851f

08007fec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007fec:	b084      	sub	sp, #16
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b084      	sub	sp, #16
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
 8007ff6:	f107 001c 	add.w	r0, r7, #28
 8007ffa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ffe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008002:	2b01      	cmp	r3, #1
 8008004:	d123      	bne.n	800804e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800800a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800801a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800802e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008032:	2b01      	cmp	r3, #1
 8008034:	d105      	bne.n	8008042 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f001 fae8 	bl	8009618 <USB_CoreReset>
 8008048:	4603      	mov	r3, r0
 800804a:	73fb      	strb	r3, [r7, #15]
 800804c:	e01b      	b.n	8008086 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f001 fadc 	bl	8009618 <USB_CoreReset>
 8008060:	4603      	mov	r3, r0
 8008062:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008064:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008068:	2b00      	cmp	r3, #0
 800806a:	d106      	bne.n	800807a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008070:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	639a      	str	r2, [r3, #56]	@ 0x38
 8008078:	e005      	b.n	8008086 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008086:	7fbb      	ldrb	r3, [r7, #30]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d10b      	bne.n	80080a4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	f043 0206 	orr.w	r2, r3, #6
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f043 0220 	orr.w	r2, r3, #32
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80080a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3710      	adds	r7, #16
 80080aa:	46bd      	mov	sp, r7
 80080ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80080b0:	b004      	add	sp, #16
 80080b2:	4770      	bx	lr

080080b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b087      	sub	sp, #28
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	4613      	mov	r3, r2
 80080c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80080c2:	79fb      	ldrb	r3, [r7, #7]
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d165      	bne.n	8008194 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	4a41      	ldr	r2, [pc, #260]	@ (80081d0 <USB_SetTurnaroundTime+0x11c>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d906      	bls.n	80080de <USB_SetTurnaroundTime+0x2a>
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	4a40      	ldr	r2, [pc, #256]	@ (80081d4 <USB_SetTurnaroundTime+0x120>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d202      	bcs.n	80080de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80080d8:	230f      	movs	r3, #15
 80080da:	617b      	str	r3, [r7, #20]
 80080dc:	e062      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	4a3c      	ldr	r2, [pc, #240]	@ (80081d4 <USB_SetTurnaroundTime+0x120>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d306      	bcc.n	80080f4 <USB_SetTurnaroundTime+0x40>
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	4a3b      	ldr	r2, [pc, #236]	@ (80081d8 <USB_SetTurnaroundTime+0x124>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d202      	bcs.n	80080f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80080ee:	230e      	movs	r3, #14
 80080f0:	617b      	str	r3, [r7, #20]
 80080f2:	e057      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	4a38      	ldr	r2, [pc, #224]	@ (80081d8 <USB_SetTurnaroundTime+0x124>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d306      	bcc.n	800810a <USB_SetTurnaroundTime+0x56>
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	4a37      	ldr	r2, [pc, #220]	@ (80081dc <USB_SetTurnaroundTime+0x128>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d202      	bcs.n	800810a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008104:	230d      	movs	r3, #13
 8008106:	617b      	str	r3, [r7, #20]
 8008108:	e04c      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	4a33      	ldr	r2, [pc, #204]	@ (80081dc <USB_SetTurnaroundTime+0x128>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d306      	bcc.n	8008120 <USB_SetTurnaroundTime+0x6c>
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	4a32      	ldr	r2, [pc, #200]	@ (80081e0 <USB_SetTurnaroundTime+0x12c>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d802      	bhi.n	8008120 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800811a:	230c      	movs	r3, #12
 800811c:	617b      	str	r3, [r7, #20]
 800811e:	e041      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	4a2f      	ldr	r2, [pc, #188]	@ (80081e0 <USB_SetTurnaroundTime+0x12c>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d906      	bls.n	8008136 <USB_SetTurnaroundTime+0x82>
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	4a2e      	ldr	r2, [pc, #184]	@ (80081e4 <USB_SetTurnaroundTime+0x130>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d802      	bhi.n	8008136 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008130:	230b      	movs	r3, #11
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	e036      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	4a2a      	ldr	r2, [pc, #168]	@ (80081e4 <USB_SetTurnaroundTime+0x130>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d906      	bls.n	800814c <USB_SetTurnaroundTime+0x98>
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	4a29      	ldr	r2, [pc, #164]	@ (80081e8 <USB_SetTurnaroundTime+0x134>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d802      	bhi.n	800814c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008146:	230a      	movs	r3, #10
 8008148:	617b      	str	r3, [r7, #20]
 800814a:	e02b      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	4a26      	ldr	r2, [pc, #152]	@ (80081e8 <USB_SetTurnaroundTime+0x134>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d906      	bls.n	8008162 <USB_SetTurnaroundTime+0xae>
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	4a25      	ldr	r2, [pc, #148]	@ (80081ec <USB_SetTurnaroundTime+0x138>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d202      	bcs.n	8008162 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800815c:	2309      	movs	r3, #9
 800815e:	617b      	str	r3, [r7, #20]
 8008160:	e020      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	4a21      	ldr	r2, [pc, #132]	@ (80081ec <USB_SetTurnaroundTime+0x138>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d306      	bcc.n	8008178 <USB_SetTurnaroundTime+0xc4>
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	4a20      	ldr	r2, [pc, #128]	@ (80081f0 <USB_SetTurnaroundTime+0x13c>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d802      	bhi.n	8008178 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008172:	2308      	movs	r3, #8
 8008174:	617b      	str	r3, [r7, #20]
 8008176:	e015      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	4a1d      	ldr	r2, [pc, #116]	@ (80081f0 <USB_SetTurnaroundTime+0x13c>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d906      	bls.n	800818e <USB_SetTurnaroundTime+0xda>
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	4a1c      	ldr	r2, [pc, #112]	@ (80081f4 <USB_SetTurnaroundTime+0x140>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d202      	bcs.n	800818e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008188:	2307      	movs	r3, #7
 800818a:	617b      	str	r3, [r7, #20]
 800818c:	e00a      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800818e:	2306      	movs	r3, #6
 8008190:	617b      	str	r3, [r7, #20]
 8008192:	e007      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008194:	79fb      	ldrb	r3, [r7, #7]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d102      	bne.n	80081a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800819a:	2309      	movs	r3, #9
 800819c:	617b      	str	r3, [r7, #20]
 800819e:	e001      	b.n	80081a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80081a0:	2309      	movs	r3, #9
 80081a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	68da      	ldr	r2, [r3, #12]
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	029b      	lsls	r3, r3, #10
 80081b8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80081bc:	431a      	orrs	r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	371c      	adds	r7, #28
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr
 80081d0:	00d8acbf 	.word	0x00d8acbf
 80081d4:	00e4e1c0 	.word	0x00e4e1c0
 80081d8:	00f42400 	.word	0x00f42400
 80081dc:	01067380 	.word	0x01067380
 80081e0:	011a499f 	.word	0x011a499f
 80081e4:	01312cff 	.word	0x01312cff
 80081e8:	014ca43f 	.word	0x014ca43f
 80081ec:	016e3600 	.word	0x016e3600
 80081f0:	01a6ab1f 	.word	0x01a6ab1f
 80081f4:	01e84800 	.word	0x01e84800

080081f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	f043 0201 	orr.w	r2, r3, #1
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	370c      	adds	r7, #12
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800821a:	b480      	push	{r7}
 800821c:	b083      	sub	sp, #12
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	f023 0201 	bic.w	r2, r3, #1
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008248:	2300      	movs	r3, #0
 800824a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008258:	78fb      	ldrb	r3, [r7, #3]
 800825a:	2b01      	cmp	r3, #1
 800825c:	d115      	bne.n	800828a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	68db      	ldr	r3, [r3, #12]
 8008262:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800826a:	200a      	movs	r0, #10
 800826c:	f7fa feda 	bl	8003024 <HAL_Delay>
      ms += 10U;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	330a      	adds	r3, #10
 8008274:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f001 f93f 	bl	80094fa <USB_GetMode>
 800827c:	4603      	mov	r3, r0
 800827e:	2b01      	cmp	r3, #1
 8008280:	d01e      	beq.n	80082c0 <USB_SetCurrentMode+0x84>
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2bc7      	cmp	r3, #199	@ 0xc7
 8008286:	d9f0      	bls.n	800826a <USB_SetCurrentMode+0x2e>
 8008288:	e01a      	b.n	80082c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800828a:	78fb      	ldrb	r3, [r7, #3]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d115      	bne.n	80082bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800829c:	200a      	movs	r0, #10
 800829e:	f7fa fec1 	bl	8003024 <HAL_Delay>
      ms += 10U;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	330a      	adds	r3, #10
 80082a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f001 f926 	bl	80094fa <USB_GetMode>
 80082ae:	4603      	mov	r3, r0
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d005      	beq.n	80082c0 <USB_SetCurrentMode+0x84>
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2bc7      	cmp	r3, #199	@ 0xc7
 80082b8:	d9f0      	bls.n	800829c <USB_SetCurrentMode+0x60>
 80082ba:	e001      	b.n	80082c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	e005      	b.n	80082cc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2bc8      	cmp	r3, #200	@ 0xc8
 80082c4:	d101      	bne.n	80082ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	e000      	b.n	80082cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80082ca:	2300      	movs	r3, #0
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082d4:	b084      	sub	sp, #16
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b086      	sub	sp, #24
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80082e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80082e6:	2300      	movs	r3, #0
 80082e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80082ee:	2300      	movs	r3, #0
 80082f0:	613b      	str	r3, [r7, #16]
 80082f2:	e009      	b.n	8008308 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	3340      	adds	r3, #64	@ 0x40
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	4413      	add	r3, r2
 80082fe:	2200      	movs	r2, #0
 8008300:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	3301      	adds	r3, #1
 8008306:	613b      	str	r3, [r7, #16]
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	2b0e      	cmp	r3, #14
 800830c:	d9f2      	bls.n	80082f4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800830e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008312:	2b00      	cmp	r3, #0
 8008314:	d11c      	bne.n	8008350 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008324:	f043 0302 	orr.w	r3, r3, #2
 8008328:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800833a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008346:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	639a      	str	r2, [r3, #56]	@ 0x38
 800834e:	e00b      	b.n	8008368 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008354:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008360:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800836e:	461a      	mov	r2, r3
 8008370:	2300      	movs	r3, #0
 8008372:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008374:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008378:	2b01      	cmp	r3, #1
 800837a:	d10d      	bne.n	8008398 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800837c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008380:	2b00      	cmp	r3, #0
 8008382:	d104      	bne.n	800838e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008384:	2100      	movs	r1, #0
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 f968 	bl	800865c <USB_SetDevSpeed>
 800838c:	e008      	b.n	80083a0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800838e:	2101      	movs	r1, #1
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f963 	bl	800865c <USB_SetDevSpeed>
 8008396:	e003      	b.n	80083a0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008398:	2103      	movs	r1, #3
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f95e 	bl	800865c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80083a0:	2110      	movs	r1, #16
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 f8fa 	bl	800859c <USB_FlushTxFifo>
 80083a8:	4603      	mov	r3, r0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d001      	beq.n	80083b2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f924 	bl	8008600 <USB_FlushRxFifo>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d001      	beq.n	80083c2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083c8:	461a      	mov	r2, r3
 80083ca:	2300      	movs	r3, #0
 80083cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d4:	461a      	mov	r2, r3
 80083d6:	2300      	movs	r3, #0
 80083d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083e0:	461a      	mov	r2, r3
 80083e2:	2300      	movs	r3, #0
 80083e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083e6:	2300      	movs	r3, #0
 80083e8:	613b      	str	r3, [r7, #16]
 80083ea:	e043      	b.n	8008474 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008402:	d118      	bne.n	8008436 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d10a      	bne.n	8008420 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	015a      	lsls	r2, r3, #5
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	4413      	add	r3, r2
 8008412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008416:	461a      	mov	r2, r3
 8008418:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800841c:	6013      	str	r3, [r2, #0]
 800841e:	e013      	b.n	8008448 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	015a      	lsls	r2, r3, #5
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	4413      	add	r3, r2
 8008428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800842c:	461a      	mov	r2, r3
 800842e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008432:	6013      	str	r3, [r2, #0]
 8008434:	e008      	b.n	8008448 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	015a      	lsls	r2, r3, #5
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	4413      	add	r3, r2
 800843e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008442:	461a      	mov	r2, r3
 8008444:	2300      	movs	r3, #0
 8008446:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	015a      	lsls	r2, r3, #5
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	4413      	add	r3, r2
 8008450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008454:	461a      	mov	r2, r3
 8008456:	2300      	movs	r3, #0
 8008458:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	4413      	add	r3, r2
 8008462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008466:	461a      	mov	r2, r3
 8008468:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800846c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	3301      	adds	r3, #1
 8008472:	613b      	str	r3, [r7, #16]
 8008474:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008478:	461a      	mov	r2, r3
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	4293      	cmp	r3, r2
 800847e:	d3b5      	bcc.n	80083ec <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008480:	2300      	movs	r3, #0
 8008482:	613b      	str	r3, [r7, #16]
 8008484:	e043      	b.n	800850e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008498:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800849c:	d118      	bne.n	80084d0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d10a      	bne.n	80084ba <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b0:	461a      	mov	r2, r3
 80084b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80084b6:	6013      	str	r3, [r2, #0]
 80084b8:	e013      	b.n	80084e2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084c6:	461a      	mov	r2, r3
 80084c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80084cc:	6013      	str	r3, [r2, #0]
 80084ce:	e008      	b.n	80084e2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	015a      	lsls	r2, r3, #5
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	4413      	add	r3, r2
 80084d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084dc:	461a      	mov	r2, r3
 80084de:	2300      	movs	r3, #0
 80084e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	015a      	lsls	r2, r3, #5
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	4413      	add	r3, r2
 80084ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084ee:	461a      	mov	r2, r3
 80084f0:	2300      	movs	r3, #0
 80084f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	015a      	lsls	r2, r3, #5
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	4413      	add	r3, r2
 80084fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008500:	461a      	mov	r2, r3
 8008502:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008506:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	3301      	adds	r3, #1
 800850c:	613b      	str	r3, [r7, #16]
 800850e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008512:	461a      	mov	r2, r3
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	4293      	cmp	r3, r2
 8008518:	d3b5      	bcc.n	8008486 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800852c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800853a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800853c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008540:	2b00      	cmp	r3, #0
 8008542:	d105      	bne.n	8008550 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	f043 0210 	orr.w	r2, r3, #16
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	699a      	ldr	r2, [r3, #24]
 8008554:	4b10      	ldr	r3, [pc, #64]	@ (8008598 <USB_DevInit+0x2c4>)
 8008556:	4313      	orrs	r3, r2
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800855c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008560:	2b00      	cmp	r3, #0
 8008562:	d005      	beq.n	8008570 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	f043 0208 	orr.w	r2, r3, #8
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008570:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008574:	2b01      	cmp	r3, #1
 8008576:	d107      	bne.n	8008588 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	699b      	ldr	r3, [r3, #24]
 800857c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008580:	f043 0304 	orr.w	r3, r3, #4
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008588:	7dfb      	ldrb	r3, [r7, #23]
}
 800858a:	4618      	mov	r0, r3
 800858c:	3718      	adds	r7, #24
 800858e:	46bd      	mov	sp, r7
 8008590:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008594:	b004      	add	sp, #16
 8008596:	4770      	bx	lr
 8008598:	803c3800 	.word	0x803c3800

0800859c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80085a6:	2300      	movs	r3, #0
 80085a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3301      	adds	r3, #1
 80085ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085b6:	d901      	bls.n	80085bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e01b      	b.n	80085f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	691b      	ldr	r3, [r3, #16]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	daf2      	bge.n	80085aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80085c4:	2300      	movs	r3, #0
 80085c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	019b      	lsls	r3, r3, #6
 80085cc:	f043 0220 	orr.w	r2, r3, #32
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	3301      	adds	r3, #1
 80085d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085e0:	d901      	bls.n	80085e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e006      	b.n	80085f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	691b      	ldr	r3, [r3, #16]
 80085ea:	f003 0320 	and.w	r3, r3, #32
 80085ee:	2b20      	cmp	r3, #32
 80085f0:	d0f0      	beq.n	80085d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3714      	adds	r7, #20
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008600:	b480      	push	{r7}
 8008602:	b085      	sub	sp, #20
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008608:	2300      	movs	r3, #0
 800860a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3301      	adds	r3, #1
 8008610:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008618:	d901      	bls.n	800861e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800861a:	2303      	movs	r3, #3
 800861c:	e018      	b.n	8008650 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	2b00      	cmp	r3, #0
 8008624:	daf2      	bge.n	800860c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008626:	2300      	movs	r3, #0
 8008628:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2210      	movs	r2, #16
 800862e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	3301      	adds	r3, #1
 8008634:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800863c:	d901      	bls.n	8008642 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e006      	b.n	8008650 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	f003 0310 	and.w	r3, r3, #16
 800864a:	2b10      	cmp	r3, #16
 800864c:	d0f0      	beq.n	8008630 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	460b      	mov	r3, r1
 8008666:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008672:	681a      	ldr	r2, [r3, #0]
 8008674:	78fb      	ldrb	r3, [r7, #3]
 8008676:	68f9      	ldr	r1, [r7, #12]
 8008678:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800867c:	4313      	orrs	r3, r2
 800867e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr

0800868e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800868e:	b480      	push	{r7}
 8008690:	b087      	sub	sp, #28
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f003 0306 	and.w	r3, r3, #6
 80086a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d102      	bne.n	80086b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80086ae:	2300      	movs	r3, #0
 80086b0:	75fb      	strb	r3, [r7, #23]
 80086b2:	e00a      	b.n	80086ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d002      	beq.n	80086c0 <USB_GetDevSpeed+0x32>
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2b06      	cmp	r3, #6
 80086be:	d102      	bne.n	80086c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80086c0:	2302      	movs	r3, #2
 80086c2:	75fb      	strb	r3, [r7, #23]
 80086c4:	e001      	b.n	80086ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80086c6:	230f      	movs	r3, #15
 80086c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80086ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	371c      	adds	r7, #28
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	785b      	ldrb	r3, [r3, #1]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d13a      	bne.n	800876a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086fa:	69da      	ldr	r2, [r3, #28]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	f003 030f 	and.w	r3, r3, #15
 8008704:	2101      	movs	r1, #1
 8008706:	fa01 f303 	lsl.w	r3, r1, r3
 800870a:	b29b      	uxth	r3, r3
 800870c:	68f9      	ldr	r1, [r7, #12]
 800870e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008712:	4313      	orrs	r3, r2
 8008714:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	4413      	add	r3, r2
 800871e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008728:	2b00      	cmp	r3, #0
 800872a:	d155      	bne.n	80087d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	791b      	ldrb	r3, [r3, #4]
 8008746:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008748:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	059b      	lsls	r3, r3, #22
 800874e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008750:	4313      	orrs	r3, r2
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	0151      	lsls	r1, r2, #5
 8008756:	68fa      	ldr	r2, [r7, #12]
 8008758:	440a      	add	r2, r1
 800875a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800875e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008762:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	e036      	b.n	80087d8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008770:	69da      	ldr	r2, [r3, #28]
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	f003 030f 	and.w	r3, r3, #15
 800877a:	2101      	movs	r1, #1
 800877c:	fa01 f303 	lsl.w	r3, r1, r3
 8008780:	041b      	lsls	r3, r3, #16
 8008782:	68f9      	ldr	r1, [r7, #12]
 8008784:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008788:	4313      	orrs	r3, r2
 800878a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	015a      	lsls	r2, r3, #5
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	4413      	add	r3, r2
 8008794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d11a      	bne.n	80087d8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	015a      	lsls	r2, r3, #5
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	4413      	add	r3, r2
 80087aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	791b      	ldrb	r3, [r3, #4]
 80087bc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80087be:	430b      	orrs	r3, r1
 80087c0:	4313      	orrs	r3, r2
 80087c2:	68ba      	ldr	r2, [r7, #8]
 80087c4:	0151      	lsls	r1, r2, #5
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	440a      	add	r2, r1
 80087ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087d6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3714      	adds	r7, #20
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr
	...

080087e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b085      	sub	sp, #20
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	785b      	ldrb	r3, [r3, #1]
 8008800:	2b01      	cmp	r3, #1
 8008802:	d161      	bne.n	80088c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	015a      	lsls	r2, r3, #5
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	4413      	add	r3, r2
 800880c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008816:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800881a:	d11f      	bne.n	800885c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	015a      	lsls	r2, r3, #5
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	4413      	add	r3, r2
 8008824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	0151      	lsls	r1, r2, #5
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	440a      	add	r2, r1
 8008832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008836:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800883a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	015a      	lsls	r2, r3, #5
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	4413      	add	r3, r2
 8008844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68ba      	ldr	r2, [r7, #8]
 800884c:	0151      	lsls	r1, r2, #5
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	440a      	add	r2, r1
 8008852:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008856:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800885a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008862:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	f003 030f 	and.w	r3, r3, #15
 800886c:	2101      	movs	r1, #1
 800886e:	fa01 f303 	lsl.w	r3, r1, r3
 8008872:	b29b      	uxth	r3, r3
 8008874:	43db      	mvns	r3, r3
 8008876:	68f9      	ldr	r1, [r7, #12]
 8008878:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800887c:	4013      	ands	r3, r2
 800887e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008886:	69da      	ldr	r2, [r3, #28]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	f003 030f 	and.w	r3, r3, #15
 8008890:	2101      	movs	r1, #1
 8008892:	fa01 f303 	lsl.w	r3, r1, r3
 8008896:	b29b      	uxth	r3, r3
 8008898:	43db      	mvns	r3, r3
 800889a:	68f9      	ldr	r1, [r7, #12]
 800889c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80088a0:	4013      	ands	r3, r2
 80088a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	015a      	lsls	r2, r3, #5
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	4413      	add	r3, r2
 80088ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	0159      	lsls	r1, r3, #5
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	440b      	add	r3, r1
 80088ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088be:	4619      	mov	r1, r3
 80088c0:	4b35      	ldr	r3, [pc, #212]	@ (8008998 <USB_DeactivateEndpoint+0x1b0>)
 80088c2:	4013      	ands	r3, r2
 80088c4:	600b      	str	r3, [r1, #0]
 80088c6:	e060      	b.n	800898a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	015a      	lsls	r2, r3, #5
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	4413      	add	r3, r2
 80088d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80088da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088de:	d11f      	bne.n	8008920 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80088fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80088fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4413      	add	r3, r2
 8008908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	0151      	lsls	r1, r2, #5
 8008912:	68fa      	ldr	r2, [r7, #12]
 8008914:	440a      	add	r2, r1
 8008916:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800891a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800891e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008926:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	f003 030f 	and.w	r3, r3, #15
 8008930:	2101      	movs	r1, #1
 8008932:	fa01 f303 	lsl.w	r3, r1, r3
 8008936:	041b      	lsls	r3, r3, #16
 8008938:	43db      	mvns	r3, r3
 800893a:	68f9      	ldr	r1, [r7, #12]
 800893c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008940:	4013      	ands	r3, r2
 8008942:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800894a:	69da      	ldr	r2, [r3, #28]
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	f003 030f 	and.w	r3, r3, #15
 8008954:	2101      	movs	r1, #1
 8008956:	fa01 f303 	lsl.w	r3, r1, r3
 800895a:	041b      	lsls	r3, r3, #16
 800895c:	43db      	mvns	r3, r3
 800895e:	68f9      	ldr	r1, [r7, #12]
 8008960:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008964:	4013      	ands	r3, r2
 8008966:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	015a      	lsls	r2, r3, #5
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	4413      	add	r3, r2
 8008970:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	0159      	lsls	r1, r3, #5
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	440b      	add	r3, r1
 800897e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008982:	4619      	mov	r1, r3
 8008984:	4b05      	ldr	r3, [pc, #20]	@ (800899c <USB_DeactivateEndpoint+0x1b4>)
 8008986:	4013      	ands	r3, r2
 8008988:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr
 8008998:	ec337800 	.word	0xec337800
 800899c:	eff37800 	.word	0xeff37800

080089a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b08a      	sub	sp, #40	@ 0x28
 80089a4:	af02      	add	r7, sp, #8
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	60b9      	str	r1, [r7, #8]
 80089aa:	4613      	mov	r3, r2
 80089ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	785b      	ldrb	r3, [r3, #1]
 80089bc:	2b01      	cmp	r3, #1
 80089be:	f040 817f 	bne.w	8008cc0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d132      	bne.n	8008a30 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	015a      	lsls	r2, r3, #5
 80089ce:	69fb      	ldr	r3, [r7, #28]
 80089d0:	4413      	add	r3, r2
 80089d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	69ba      	ldr	r2, [r7, #24]
 80089da:	0151      	lsls	r1, r2, #5
 80089dc:	69fa      	ldr	r2, [r7, #28]
 80089de:	440a      	add	r2, r1
 80089e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089e4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80089e8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80089ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089fa:	691b      	ldr	r3, [r3, #16]
 80089fc:	69ba      	ldr	r2, [r7, #24]
 80089fe:	0151      	lsls	r1, r2, #5
 8008a00:	69fa      	ldr	r2, [r7, #28]
 8008a02:	440a      	add	r2, r1
 8008a04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a08:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a0c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a1a:	691b      	ldr	r3, [r3, #16]
 8008a1c:	69ba      	ldr	r2, [r7, #24]
 8008a1e:	0151      	lsls	r1, r2, #5
 8008a20:	69fa      	ldr	r2, [r7, #28]
 8008a22:	440a      	add	r2, r1
 8008a24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a28:	0cdb      	lsrs	r3, r3, #19
 8008a2a:	04db      	lsls	r3, r3, #19
 8008a2c:	6113      	str	r3, [r2, #16]
 8008a2e:	e097      	b.n	8008b60 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	015a      	lsls	r2, r3, #5
 8008a34:	69fb      	ldr	r3, [r7, #28]
 8008a36:	4413      	add	r3, r2
 8008a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	69ba      	ldr	r2, [r7, #24]
 8008a40:	0151      	lsls	r1, r2, #5
 8008a42:	69fa      	ldr	r2, [r7, #28]
 8008a44:	440a      	add	r2, r1
 8008a46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a4a:	0cdb      	lsrs	r3, r3, #19
 8008a4c:	04db      	lsls	r3, r3, #19
 8008a4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	015a      	lsls	r2, r3, #5
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	4413      	add	r3, r2
 8008a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	69ba      	ldr	r2, [r7, #24]
 8008a60:	0151      	lsls	r1, r2, #5
 8008a62:	69fa      	ldr	r2, [r7, #28]
 8008a64:	440a      	add	r2, r1
 8008a66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a6a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008a6e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008a72:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008a74:	69bb      	ldr	r3, [r7, #24]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d11a      	bne.n	8008ab0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	691a      	ldr	r2, [r3, #16]
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d903      	bls.n	8008a8e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	689a      	ldr	r2, [r3, #8]
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	015a      	lsls	r2, r3, #5
 8008a92:	69fb      	ldr	r3, [r7, #28]
 8008a94:	4413      	add	r3, r2
 8008a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	69ba      	ldr	r2, [r7, #24]
 8008a9e:	0151      	lsls	r1, r2, #5
 8008aa0:	69fa      	ldr	r2, [r7, #28]
 8008aa2:	440a      	add	r2, r1
 8008aa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008aa8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008aac:	6113      	str	r3, [r2, #16]
 8008aae:	e044      	b.n	8008b3a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	691a      	ldr	r2, [r3, #16]
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	4413      	add	r3, r2
 8008aba:	1e5a      	subs	r2, r3, #1
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	689b      	ldr	r3, [r3, #8]
 8008ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ac4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	015a      	lsls	r2, r3, #5
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	4413      	add	r3, r2
 8008ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ad2:	691a      	ldr	r2, [r3, #16]
 8008ad4:	8afb      	ldrh	r3, [r7, #22]
 8008ad6:	04d9      	lsls	r1, r3, #19
 8008ad8:	4ba4      	ldr	r3, [pc, #656]	@ (8008d6c <USB_EPStartXfer+0x3cc>)
 8008ada:	400b      	ands	r3, r1
 8008adc:	69b9      	ldr	r1, [r7, #24]
 8008ade:	0148      	lsls	r0, r1, #5
 8008ae0:	69f9      	ldr	r1, [r7, #28]
 8008ae2:	4401      	add	r1, r0
 8008ae4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	791b      	ldrb	r3, [r3, #4]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d122      	bne.n	8008b3a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008af4:	69bb      	ldr	r3, [r7, #24]
 8008af6:	015a      	lsls	r2, r3, #5
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	4413      	add	r3, r2
 8008afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b00:	691b      	ldr	r3, [r3, #16]
 8008b02:	69ba      	ldr	r2, [r7, #24]
 8008b04:	0151      	lsls	r1, r2, #5
 8008b06:	69fa      	ldr	r2, [r7, #28]
 8008b08:	440a      	add	r2, r1
 8008b0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008b0e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008b12:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	015a      	lsls	r2, r3, #5
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b20:	691a      	ldr	r2, [r3, #16]
 8008b22:	8afb      	ldrh	r3, [r7, #22]
 8008b24:	075b      	lsls	r3, r3, #29
 8008b26:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008b2a:	69b9      	ldr	r1, [r7, #24]
 8008b2c:	0148      	lsls	r0, r1, #5
 8008b2e:	69f9      	ldr	r1, [r7, #28]
 8008b30:	4401      	add	r1, r0
 8008b32:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008b36:	4313      	orrs	r3, r2
 8008b38:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008b3a:	69bb      	ldr	r3, [r7, #24]
 8008b3c:	015a      	lsls	r2, r3, #5
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b46:	691a      	ldr	r2, [r3, #16]
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b50:	69b9      	ldr	r1, [r7, #24]
 8008b52:	0148      	lsls	r0, r1, #5
 8008b54:	69f9      	ldr	r1, [r7, #28]
 8008b56:	4401      	add	r1, r0
 8008b58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008b60:	79fb      	ldrb	r3, [r7, #7]
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d14b      	bne.n	8008bfe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	69db      	ldr	r3, [r3, #28]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d009      	beq.n	8008b82 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	015a      	lsls	r2, r3, #5
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	4413      	add	r3, r2
 8008b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	69db      	ldr	r3, [r3, #28]
 8008b80:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	791b      	ldrb	r3, [r3, #4]
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d128      	bne.n	8008bdc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d110      	bne.n	8008bbc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	015a      	lsls	r2, r3, #5
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	0151      	lsls	r1, r2, #5
 8008bac:	69fa      	ldr	r2, [r7, #28]
 8008bae:	440a      	add	r2, r1
 8008bb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008bb8:	6013      	str	r3, [r2, #0]
 8008bba:	e00f      	b.n	8008bdc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	69fb      	ldr	r3, [r7, #28]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	69ba      	ldr	r2, [r7, #24]
 8008bcc:	0151      	lsls	r1, r2, #5
 8008bce:	69fa      	ldr	r2, [r7, #28]
 8008bd0:	440a      	add	r2, r1
 8008bd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bda:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	0151      	lsls	r1, r2, #5
 8008bee:	69fa      	ldr	r2, [r7, #28]
 8008bf0:	440a      	add	r2, r1
 8008bf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bf6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008bfa:	6013      	str	r3, [r2, #0]
 8008bfc:	e166      	b.n	8008ecc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	0151      	lsls	r1, r2, #5
 8008c10:	69fa      	ldr	r2, [r7, #28]
 8008c12:	440a      	add	r2, r1
 8008c14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c18:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008c1c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	791b      	ldrb	r3, [r3, #4]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d015      	beq.n	8008c52 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	f000 814e 	beq.w	8008ecc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	f003 030f 	and.w	r3, r3, #15
 8008c40:	2101      	movs	r1, #1
 8008c42:	fa01 f303 	lsl.w	r3, r1, r3
 8008c46:	69f9      	ldr	r1, [r7, #28]
 8008c48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	634b      	str	r3, [r1, #52]	@ 0x34
 8008c50:	e13c      	b.n	8008ecc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d110      	bne.n	8008c84 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	015a      	lsls	r2, r3, #5
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	4413      	add	r3, r2
 8008c6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	69ba      	ldr	r2, [r7, #24]
 8008c72:	0151      	lsls	r1, r2, #5
 8008c74:	69fa      	ldr	r2, [r7, #28]
 8008c76:	440a      	add	r2, r1
 8008c78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008c80:	6013      	str	r3, [r2, #0]
 8008c82:	e00f      	b.n	8008ca4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008c84:	69bb      	ldr	r3, [r7, #24]
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	69ba      	ldr	r2, [r7, #24]
 8008c94:	0151      	lsls	r1, r2, #5
 8008c96:	69fa      	ldr	r2, [r7, #28]
 8008c98:	440a      	add	r2, r1
 8008c9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ca2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	68d9      	ldr	r1, [r3, #12]
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	781a      	ldrb	r2, [r3, #0]
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	b298      	uxth	r0, r3
 8008cb2:	79fb      	ldrb	r3, [r7, #7]
 8008cb4:	9300      	str	r3, [sp, #0]
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 f9b9 	bl	8009030 <USB_WritePacket>
 8008cbe:	e105      	b.n	8008ecc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	69fb      	ldr	r3, [r7, #28]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	69ba      	ldr	r2, [r7, #24]
 8008cd0:	0151      	lsls	r1, r2, #5
 8008cd2:	69fa      	ldr	r2, [r7, #28]
 8008cd4:	440a      	add	r2, r1
 8008cd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cda:	0cdb      	lsrs	r3, r3, #19
 8008cdc:	04db      	lsls	r3, r3, #19
 8008cde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	015a      	lsls	r2, r3, #5
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	69ba      	ldr	r2, [r7, #24]
 8008cf0:	0151      	lsls	r1, r2, #5
 8008cf2:	69fa      	ldr	r2, [r7, #28]
 8008cf4:	440a      	add	r2, r1
 8008cf6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008cfa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008cfe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008d02:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d132      	bne.n	8008d70 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	691b      	ldr	r3, [r3, #16]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d003      	beq.n	8008d1a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	689a      	ldr	r2, [r3, #8]
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	689a      	ldr	r2, [r3, #8]
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	015a      	lsls	r2, r3, #5
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	4413      	add	r3, r2
 8008d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d2e:	691a      	ldr	r2, [r3, #16]
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	6a1b      	ldr	r3, [r3, #32]
 8008d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d38:	69b9      	ldr	r1, [r7, #24]
 8008d3a:	0148      	lsls	r0, r1, #5
 8008d3c:	69f9      	ldr	r1, [r7, #28]
 8008d3e:	4401      	add	r1, r0
 8008d40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008d44:	4313      	orrs	r3, r2
 8008d46:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	0151      	lsls	r1, r2, #5
 8008d5a:	69fa      	ldr	r2, [r7, #28]
 8008d5c:	440a      	add	r2, r1
 8008d5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008d66:	6113      	str	r3, [r2, #16]
 8008d68:	e062      	b.n	8008e30 <USB_EPStartXfer+0x490>
 8008d6a:	bf00      	nop
 8008d6c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d123      	bne.n	8008dc0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	015a      	lsls	r2, r3, #5
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d84:	691a      	ldr	r2, [r3, #16]
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	689b      	ldr	r3, [r3, #8]
 8008d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d8e:	69b9      	ldr	r1, [r7, #24]
 8008d90:	0148      	lsls	r0, r1, #5
 8008d92:	69f9      	ldr	r1, [r7, #28]
 8008d94:	4401      	add	r1, r0
 8008d96:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	015a      	lsls	r2, r3, #5
 8008da2:	69fb      	ldr	r3, [r7, #28]
 8008da4:	4413      	add	r3, r2
 8008da6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	69ba      	ldr	r2, [r7, #24]
 8008dae:	0151      	lsls	r1, r2, #5
 8008db0:	69fa      	ldr	r2, [r7, #28]
 8008db2:	440a      	add	r2, r1
 8008db4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008db8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008dbc:	6113      	str	r3, [r2, #16]
 8008dbe:	e037      	b.n	8008e30 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	691a      	ldr	r2, [r3, #16]
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	4413      	add	r3, r2
 8008dca:	1e5a      	subs	r2, r3, #1
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dd4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	8afa      	ldrh	r2, [r7, #22]
 8008ddc:	fb03 f202 	mul.w	r2, r3, r2
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	015a      	lsls	r2, r3, #5
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	4413      	add	r3, r2
 8008dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008df0:	691a      	ldr	r2, [r3, #16]
 8008df2:	8afb      	ldrh	r3, [r7, #22]
 8008df4:	04d9      	lsls	r1, r3, #19
 8008df6:	4b38      	ldr	r3, [pc, #224]	@ (8008ed8 <USB_EPStartXfer+0x538>)
 8008df8:	400b      	ands	r3, r1
 8008dfa:	69b9      	ldr	r1, [r7, #24]
 8008dfc:	0148      	lsls	r0, r1, #5
 8008dfe:	69f9      	ldr	r1, [r7, #28]
 8008e00:	4401      	add	r1, r0
 8008e02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e06:	4313      	orrs	r3, r2
 8008e08:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	015a      	lsls	r2, r3, #5
 8008e0e:	69fb      	ldr	r3, [r7, #28]
 8008e10:	4413      	add	r3, r2
 8008e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e16:	691a      	ldr	r2, [r3, #16]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	6a1b      	ldr	r3, [r3, #32]
 8008e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e20:	69b9      	ldr	r1, [r7, #24]
 8008e22:	0148      	lsls	r0, r1, #5
 8008e24:	69f9      	ldr	r1, [r7, #28]
 8008e26:	4401      	add	r1, r0
 8008e28:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008e30:	79fb      	ldrb	r3, [r7, #7]
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d10d      	bne.n	8008e52 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	68db      	ldr	r3, [r3, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d009      	beq.n	8008e52 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	68d9      	ldr	r1, [r3, #12]
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	015a      	lsls	r2, r3, #5
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	4413      	add	r3, r2
 8008e4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e4e:	460a      	mov	r2, r1
 8008e50:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	791b      	ldrb	r3, [r3, #4]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d128      	bne.n	8008eac <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e60:	689b      	ldr	r3, [r3, #8]
 8008e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d110      	bne.n	8008e8c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	015a      	lsls	r2, r3, #5
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	4413      	add	r3, r2
 8008e72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	69ba      	ldr	r2, [r7, #24]
 8008e7a:	0151      	lsls	r1, r2, #5
 8008e7c:	69fa      	ldr	r2, [r7, #28]
 8008e7e:	440a      	add	r2, r1
 8008e80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e84:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008e88:	6013      	str	r3, [r2, #0]
 8008e8a:	e00f      	b.n	8008eac <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008e8c:	69bb      	ldr	r3, [r7, #24]
 8008e8e:	015a      	lsls	r2, r3, #5
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	4413      	add	r3, r2
 8008e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	69ba      	ldr	r2, [r7, #24]
 8008e9c:	0151      	lsls	r1, r2, #5
 8008e9e:	69fa      	ldr	r2, [r7, #28]
 8008ea0:	440a      	add	r2, r1
 8008ea2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ea6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008eaa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008eac:	69bb      	ldr	r3, [r7, #24]
 8008eae:	015a      	lsls	r2, r3, #5
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	4413      	add	r3, r2
 8008eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	69ba      	ldr	r2, [r7, #24]
 8008ebc:	0151      	lsls	r1, r2, #5
 8008ebe:	69fa      	ldr	r2, [r7, #28]
 8008ec0:	440a      	add	r2, r1
 8008ec2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ec6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008eca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3720      	adds	r7, #32
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	1ff80000 	.word	0x1ff80000

08008edc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b087      	sub	sp, #28
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008eea:	2300      	movs	r3, #0
 8008eec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	785b      	ldrb	r3, [r3, #1]
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d14a      	bne.n	8008f90 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	015a      	lsls	r2, r3, #5
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	4413      	add	r3, r2
 8008f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f12:	f040 8086 	bne.w	8009022 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	015a      	lsls	r2, r3, #5
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	4413      	add	r3, r2
 8008f20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	7812      	ldrb	r2, [r2, #0]
 8008f2a:	0151      	lsls	r1, r2, #5
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	440a      	add	r2, r1
 8008f30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f34:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008f38:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	015a      	lsls	r2, r3, #5
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	4413      	add	r3, r2
 8008f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	683a      	ldr	r2, [r7, #0]
 8008f4c:	7812      	ldrb	r2, [r2, #0]
 8008f4e:	0151      	lsls	r1, r2, #5
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	440a      	add	r2, r1
 8008f54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f5c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	3301      	adds	r3, #1
 8008f62:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d902      	bls.n	8008f74 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	75fb      	strb	r3, [r7, #23]
          break;
 8008f72:	e056      	b.n	8009022 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	015a      	lsls	r2, r3, #5
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f8c:	d0e7      	beq.n	8008f5e <USB_EPStopXfer+0x82>
 8008f8e:	e048      	b.n	8009022 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	781b      	ldrb	r3, [r3, #0]
 8008f94:	015a      	lsls	r2, r3, #5
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	4413      	add	r3, r2
 8008f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fa8:	d13b      	bne.n	8009022 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	015a      	lsls	r2, r3, #5
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	7812      	ldrb	r2, [r2, #0]
 8008fbe:	0151      	lsls	r1, r2, #5
 8008fc0:	693a      	ldr	r2, [r7, #16]
 8008fc2:	440a      	add	r2, r1
 8008fc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fc8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008fcc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	015a      	lsls	r2, r3, #5
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	683a      	ldr	r2, [r7, #0]
 8008fe0:	7812      	ldrb	r2, [r2, #0]
 8008fe2:	0151      	lsls	r1, r2, #5
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	440a      	add	r2, r1
 8008fe8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ff0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d902      	bls.n	8009008 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009002:	2301      	movs	r3, #1
 8009004:	75fb      	strb	r3, [r7, #23]
          break;
 8009006:	e00c      	b.n	8009022 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	015a      	lsls	r2, r3, #5
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	4413      	add	r3, r2
 8009012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800901c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009020:	d0e7      	beq.n	8008ff2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009022:	7dfb      	ldrb	r3, [r7, #23]
}
 8009024:	4618      	mov	r0, r3
 8009026:	371c      	adds	r7, #28
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009030:	b480      	push	{r7}
 8009032:	b089      	sub	sp, #36	@ 0x24
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	4611      	mov	r1, r2
 800903c:	461a      	mov	r2, r3
 800903e:	460b      	mov	r3, r1
 8009040:	71fb      	strb	r3, [r7, #7]
 8009042:	4613      	mov	r3, r2
 8009044:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800904e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009052:	2b00      	cmp	r3, #0
 8009054:	d123      	bne.n	800909e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009056:	88bb      	ldrh	r3, [r7, #4]
 8009058:	3303      	adds	r3, #3
 800905a:	089b      	lsrs	r3, r3, #2
 800905c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800905e:	2300      	movs	r3, #0
 8009060:	61bb      	str	r3, [r7, #24]
 8009062:	e018      	b.n	8009096 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009064:	79fb      	ldrb	r3, [r7, #7]
 8009066:	031a      	lsls	r2, r3, #12
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	4413      	add	r3, r2
 800906c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009070:	461a      	mov	r2, r3
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	3301      	adds	r3, #1
 800907c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	3301      	adds	r3, #1
 8009082:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009084:	69fb      	ldr	r3, [r7, #28]
 8009086:	3301      	adds	r3, #1
 8009088:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	3301      	adds	r3, #1
 800908e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	3301      	adds	r3, #1
 8009094:	61bb      	str	r3, [r7, #24]
 8009096:	69ba      	ldr	r2, [r7, #24]
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	429a      	cmp	r2, r3
 800909c:	d3e2      	bcc.n	8009064 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3724      	adds	r7, #36	@ 0x24
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr

080090ac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b08b      	sub	sp, #44	@ 0x2c
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	60b9      	str	r1, [r7, #8]
 80090b6:	4613      	mov	r3, r2
 80090b8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80090c2:	88fb      	ldrh	r3, [r7, #6]
 80090c4:	089b      	lsrs	r3, r3, #2
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80090ca:	88fb      	ldrh	r3, [r7, #6]
 80090cc:	f003 0303 	and.w	r3, r3, #3
 80090d0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80090d2:	2300      	movs	r3, #0
 80090d4:	623b      	str	r3, [r7, #32]
 80090d6:	e014      	b.n	8009102 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80090d8:	69bb      	ldr	r3, [r7, #24]
 80090da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e2:	601a      	str	r2, [r3, #0]
    pDest++;
 80090e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e6:	3301      	adds	r3, #1
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80090ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ec:	3301      	adds	r3, #1
 80090ee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80090f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f2:	3301      	adds	r3, #1
 80090f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80090f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f8:	3301      	adds	r3, #1
 80090fa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80090fc:	6a3b      	ldr	r3, [r7, #32]
 80090fe:	3301      	adds	r3, #1
 8009100:	623b      	str	r3, [r7, #32]
 8009102:	6a3a      	ldr	r2, [r7, #32]
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	429a      	cmp	r2, r3
 8009108:	d3e6      	bcc.n	80090d8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800910a:	8bfb      	ldrh	r3, [r7, #30]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d01e      	beq.n	800914e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009110:	2300      	movs	r3, #0
 8009112:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009114:	69bb      	ldr	r3, [r7, #24]
 8009116:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800911a:	461a      	mov	r2, r3
 800911c:	f107 0310 	add.w	r3, r7, #16
 8009120:	6812      	ldr	r2, [r2, #0]
 8009122:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009124:	693a      	ldr	r2, [r7, #16]
 8009126:	6a3b      	ldr	r3, [r7, #32]
 8009128:	b2db      	uxtb	r3, r3
 800912a:	00db      	lsls	r3, r3, #3
 800912c:	fa22 f303 	lsr.w	r3, r2, r3
 8009130:	b2da      	uxtb	r2, r3
 8009132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009134:	701a      	strb	r2, [r3, #0]
      i++;
 8009136:	6a3b      	ldr	r3, [r7, #32]
 8009138:	3301      	adds	r3, #1
 800913a:	623b      	str	r3, [r7, #32]
      pDest++;
 800913c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800913e:	3301      	adds	r3, #1
 8009140:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009142:	8bfb      	ldrh	r3, [r7, #30]
 8009144:	3b01      	subs	r3, #1
 8009146:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009148:	8bfb      	ldrh	r3, [r7, #30]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d1ea      	bne.n	8009124 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800914e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009150:	4618      	mov	r0, r3
 8009152:	372c      	adds	r7, #44	@ 0x2c
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800915c:	b480      	push	{r7}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	785b      	ldrb	r3, [r3, #1]
 8009174:	2b01      	cmp	r3, #1
 8009176:	d12c      	bne.n	80091d2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	015a      	lsls	r2, r3, #5
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	4413      	add	r3, r2
 8009180:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	2b00      	cmp	r3, #0
 8009188:	db12      	blt.n	80091b0 <USB_EPSetStall+0x54>
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00f      	beq.n	80091b0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	015a      	lsls	r2, r3, #5
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	4413      	add	r3, r2
 8009198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	0151      	lsls	r1, r2, #5
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	440a      	add	r2, r1
 80091a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80091ae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	015a      	lsls	r2, r3, #5
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	0151      	lsls	r1, r2, #5
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	440a      	add	r2, r1
 80091c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80091ce:	6013      	str	r3, [r2, #0]
 80091d0:	e02b      	b.n	800922a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	015a      	lsls	r2, r3, #5
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	4413      	add	r3, r2
 80091da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	db12      	blt.n	800920a <USB_EPSetStall+0xae>
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00f      	beq.n	800920a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	015a      	lsls	r2, r3, #5
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	4413      	add	r3, r2
 80091f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68ba      	ldr	r2, [r7, #8]
 80091fa:	0151      	lsls	r1, r2, #5
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	440a      	add	r2, r1
 8009200:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009204:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009208:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	015a      	lsls	r2, r3, #5
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	4413      	add	r3, r2
 8009212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	68ba      	ldr	r2, [r7, #8]
 800921a:	0151      	lsls	r1, r2, #5
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	440a      	add	r2, r1
 8009220:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009224:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009228:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3714      	adds	r7, #20
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009238:	b480      	push	{r7}
 800923a:	b085      	sub	sp, #20
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
 8009240:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	785b      	ldrb	r3, [r3, #1]
 8009250:	2b01      	cmp	r3, #1
 8009252:	d128      	bne.n	80092a6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	015a      	lsls	r2, r3, #5
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4413      	add	r3, r2
 800925c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	68ba      	ldr	r2, [r7, #8]
 8009264:	0151      	lsls	r1, r2, #5
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	440a      	add	r2, r1
 800926a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800926e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009272:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	791b      	ldrb	r3, [r3, #4]
 8009278:	2b03      	cmp	r3, #3
 800927a:	d003      	beq.n	8009284 <USB_EPClearStall+0x4c>
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	791b      	ldrb	r3, [r3, #4]
 8009280:	2b02      	cmp	r3, #2
 8009282:	d138      	bne.n	80092f6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	4413      	add	r3, r2
 800928c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	0151      	lsls	r1, r2, #5
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	440a      	add	r2, r1
 800929a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800929e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	e027      	b.n	80092f6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	015a      	lsls	r2, r3, #5
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	4413      	add	r3, r2
 80092ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68ba      	ldr	r2, [r7, #8]
 80092b6:	0151      	lsls	r1, r2, #5
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	440a      	add	r2, r1
 80092bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80092c4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	791b      	ldrb	r3, [r3, #4]
 80092ca:	2b03      	cmp	r3, #3
 80092cc:	d003      	beq.n	80092d6 <USB_EPClearStall+0x9e>
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	791b      	ldrb	r3, [r3, #4]
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	d10f      	bne.n	80092f6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	015a      	lsls	r2, r3, #5
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	4413      	add	r3, r2
 80092de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68ba      	ldr	r2, [r7, #8]
 80092e6:	0151      	lsls	r1, r2, #5
 80092e8:	68fa      	ldr	r2, [r7, #12]
 80092ea:	440a      	add	r2, r1
 80092ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092f4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80092f6:	2300      	movs	r3, #0
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3714      	adds	r7, #20
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	460b      	mov	r3, r1
 800930e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009322:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009326:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	78fb      	ldrb	r3, [r7, #3]
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009338:	68f9      	ldr	r1, [r7, #12]
 800933a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800933e:	4313      	orrs	r3, r2
 8009340:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3714      	adds	r7, #20
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009350:	b480      	push	{r7}
 8009352:	b085      	sub	sp, #20
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800936a:	f023 0303 	bic.w	r3, r3, #3
 800936e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800937e:	f023 0302 	bic.w	r3, r3, #2
 8009382:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	3714      	adds	r7, #20
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr

08009392 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009392:	b480      	push	{r7}
 8009394:	b085      	sub	sp, #20
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	68fa      	ldr	r2, [r7, #12]
 80093a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80093ac:	f023 0303 	bic.w	r3, r3, #3
 80093b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	68fa      	ldr	r2, [r7, #12]
 80093bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093c0:	f043 0302 	orr.w	r3, r3, #2
 80093c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3714      	adds	r7, #20
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	695b      	ldr	r3, [r3, #20]
 80093e0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	699b      	ldr	r3, [r3, #24]
 80093e6:	68fa      	ldr	r2, [r7, #12]
 80093e8:	4013      	ands	r3, r2
 80093ea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80093ec:	68fb      	ldr	r3, [r7, #12]
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3714      	adds	r7, #20
 80093f2:	46bd      	mov	sp, r7
 80093f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f8:	4770      	bx	lr

080093fa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80093fa:	b480      	push	{r7}
 80093fc:	b085      	sub	sp, #20
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800940c:	699b      	ldr	r3, [r3, #24]
 800940e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009416:	69db      	ldr	r3, [r3, #28]
 8009418:	68ba      	ldr	r2, [r7, #8]
 800941a:	4013      	ands	r3, r2
 800941c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	0c1b      	lsrs	r3, r3, #16
}
 8009422:	4618      	mov	r0, r3
 8009424:	3714      	adds	r7, #20
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800942e:	b480      	push	{r7}
 8009430:	b085      	sub	sp, #20
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009440:	699b      	ldr	r3, [r3, #24]
 8009442:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800944a:	69db      	ldr	r3, [r3, #28]
 800944c:	68ba      	ldr	r2, [r7, #8]
 800944e:	4013      	ands	r3, r2
 8009450:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	b29b      	uxth	r3, r3
}
 8009456:	4618      	mov	r0, r3
 8009458:	3714      	adds	r7, #20
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr

08009462 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009462:	b480      	push	{r7}
 8009464:	b085      	sub	sp, #20
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
 800946a:	460b      	mov	r3, r1
 800946c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	015a      	lsls	r2, r3, #5
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	4413      	add	r3, r2
 800947a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800947e:	689b      	ldr	r3, [r3, #8]
 8009480:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009488:	695b      	ldr	r3, [r3, #20]
 800948a:	68ba      	ldr	r2, [r7, #8]
 800948c:	4013      	ands	r3, r2
 800948e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009490:	68bb      	ldr	r3, [r7, #8]
}
 8009492:	4618      	mov	r0, r3
 8009494:	3714      	adds	r7, #20
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr

0800949e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800949e:	b480      	push	{r7}
 80094a0:	b087      	sub	sp, #28
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
 80094a6:	460b      	mov	r3, r1
 80094a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094b4:	691b      	ldr	r3, [r3, #16]
 80094b6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094c0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80094c2:	78fb      	ldrb	r3, [r7, #3]
 80094c4:	f003 030f 	and.w	r3, r3, #15
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	fa22 f303 	lsr.w	r3, r2, r3
 80094ce:	01db      	lsls	r3, r3, #7
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	693a      	ldr	r2, [r7, #16]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80094d8:	78fb      	ldrb	r3, [r7, #3]
 80094da:	015a      	lsls	r2, r3, #5
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	4413      	add	r3, r2
 80094e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	4013      	ands	r3, r2
 80094ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80094ec:	68bb      	ldr	r3, [r7, #8]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	371c      	adds	r7, #28
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr

080094fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b083      	sub	sp, #12
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	f003 0301 	and.w	r3, r3, #1
}
 800950a:	4618      	mov	r0, r3
 800950c:	370c      	adds	r7, #12
 800950e:	46bd      	mov	sp, r7
 8009510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009514:	4770      	bx	lr

08009516 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009516:	b480      	push	{r7}
 8009518:	b085      	sub	sp, #20
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009530:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009534:	f023 0307 	bic.w	r3, r3, #7
 8009538:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009540:	685b      	ldr	r3, [r3, #4]
 8009542:	68fa      	ldr	r2, [r7, #12]
 8009544:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800954c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800955c:	b480      	push	{r7}
 800955e:	b087      	sub	sp, #28
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	460b      	mov	r3, r1
 8009566:	607a      	str	r2, [r7, #4]
 8009568:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	333c      	adds	r3, #60	@ 0x3c
 8009572:	3304      	adds	r3, #4
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	4a26      	ldr	r2, [pc, #152]	@ (8009614 <USB_EP0_OutStart+0xb8>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d90a      	bls.n	8009596 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800958c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009590:	d101      	bne.n	8009596 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009592:	2300      	movs	r3, #0
 8009594:	e037      	b.n	8009606 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009596:	697b      	ldr	r3, [r7, #20]
 8009598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800959c:	461a      	mov	r2, r3
 800959e:	2300      	movs	r3, #0
 80095a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	697a      	ldr	r2, [r7, #20]
 80095ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80095b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095bc:	691b      	ldr	r3, [r3, #16]
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095c4:	f043 0318 	orr.w	r3, r3, #24
 80095c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	697a      	ldr	r2, [r7, #20]
 80095d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095d8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80095dc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80095de:	7afb      	ldrb	r3, [r7, #11]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d10f      	bne.n	8009604 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095ea:	461a      	mov	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	697a      	ldr	r2, [r7, #20]
 80095fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095fe:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009602:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	371c      	adds	r7, #28
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop
 8009614:	4f54300a 	.word	0x4f54300a

08009618 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009618:	b480      	push	{r7}
 800961a:	b085      	sub	sp, #20
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009620:	2300      	movs	r3, #0
 8009622:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	3301      	adds	r3, #1
 8009628:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009630:	d901      	bls.n	8009636 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009632:	2303      	movs	r3, #3
 8009634:	e022      	b.n	800967c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	691b      	ldr	r3, [r3, #16]
 800963a:	2b00      	cmp	r3, #0
 800963c:	daf2      	bge.n	8009624 <USB_CoreReset+0xc>

  count = 10U;
 800963e:	230a      	movs	r3, #10
 8009640:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009642:	e002      	b.n	800964a <USB_CoreReset+0x32>
  {
    count--;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	3b01      	subs	r3, #1
 8009648:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1f9      	bne.n	8009644 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	f043 0201 	orr.w	r2, r3, #1
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	3301      	adds	r3, #1
 8009660:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009668:	d901      	bls.n	800966e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800966a:	2303      	movs	r3, #3
 800966c:	e006      	b.n	800967c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	f003 0301 	and.w	r3, r3, #1
 8009676:	2b01      	cmp	r3, #1
 8009678:	d0f0      	beq.n	800965c <USB_CoreReset+0x44>

  return HAL_OK;
 800967a:	2300      	movs	r3, #0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3714      	adds	r7, #20
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	460b      	mov	r3, r1
 8009692:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009694:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009698:	f002 fcba 	bl	800c010 <USBD_static_malloc>
 800969c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d109      	bne.n	80096b8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	32b0      	adds	r2, #176	@ 0xb0
 80096ae:	2100      	movs	r1, #0
 80096b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80096b4:	2302      	movs	r3, #2
 80096b6:	e0d4      	b.n	8009862 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80096b8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80096bc:	2100      	movs	r1, #0
 80096be:	68f8      	ldr	r0, [r7, #12]
 80096c0:	f002 fd1e 	bl	800c100 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	32b0      	adds	r2, #176	@ 0xb0
 80096ce:	68f9      	ldr	r1, [r7, #12]
 80096d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	32b0      	adds	r2, #176	@ 0xb0
 80096de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	7c1b      	ldrb	r3, [r3, #16]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d138      	bne.n	8009762 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80096f0:	4b5e      	ldr	r3, [pc, #376]	@ (800986c <USBD_CDC_Init+0x1e4>)
 80096f2:	7819      	ldrb	r1, [r3, #0]
 80096f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80096f8:	2202      	movs	r2, #2
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f002 fb65 	bl	800bdca <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009700:	4b5a      	ldr	r3, [pc, #360]	@ (800986c <USBD_CDC_Init+0x1e4>)
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	f003 020f 	and.w	r2, r3, #15
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	4613      	mov	r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4413      	add	r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	440b      	add	r3, r1
 8009714:	3323      	adds	r3, #35	@ 0x23
 8009716:	2201      	movs	r2, #1
 8009718:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800971a:	4b55      	ldr	r3, [pc, #340]	@ (8009870 <USBD_CDC_Init+0x1e8>)
 800971c:	7819      	ldrb	r1, [r3, #0]
 800971e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009722:	2202      	movs	r2, #2
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f002 fb50 	bl	800bdca <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800972a:	4b51      	ldr	r3, [pc, #324]	@ (8009870 <USBD_CDC_Init+0x1e8>)
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	f003 020f 	and.w	r2, r3, #15
 8009732:	6879      	ldr	r1, [r7, #4]
 8009734:	4613      	mov	r3, r2
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	4413      	add	r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	440b      	add	r3, r1
 800973e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009742:	2201      	movs	r2, #1
 8009744:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009746:	4b4b      	ldr	r3, [pc, #300]	@ (8009874 <USBD_CDC_Init+0x1ec>)
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	f003 020f 	and.w	r2, r3, #15
 800974e:	6879      	ldr	r1, [r7, #4]
 8009750:	4613      	mov	r3, r2
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	4413      	add	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	440b      	add	r3, r1
 800975a:	331c      	adds	r3, #28
 800975c:	2210      	movs	r2, #16
 800975e:	601a      	str	r2, [r3, #0]
 8009760:	e035      	b.n	80097ce <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009762:	4b42      	ldr	r3, [pc, #264]	@ (800986c <USBD_CDC_Init+0x1e4>)
 8009764:	7819      	ldrb	r1, [r3, #0]
 8009766:	2340      	movs	r3, #64	@ 0x40
 8009768:	2202      	movs	r2, #2
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f002 fb2d 	bl	800bdca <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009770:	4b3e      	ldr	r3, [pc, #248]	@ (800986c <USBD_CDC_Init+0x1e4>)
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	f003 020f 	and.w	r2, r3, #15
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	4613      	mov	r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	4413      	add	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	440b      	add	r3, r1
 8009784:	3323      	adds	r3, #35	@ 0x23
 8009786:	2201      	movs	r2, #1
 8009788:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800978a:	4b39      	ldr	r3, [pc, #228]	@ (8009870 <USBD_CDC_Init+0x1e8>)
 800978c:	7819      	ldrb	r1, [r3, #0]
 800978e:	2340      	movs	r3, #64	@ 0x40
 8009790:	2202      	movs	r2, #2
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f002 fb19 	bl	800bdca <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009798:	4b35      	ldr	r3, [pc, #212]	@ (8009870 <USBD_CDC_Init+0x1e8>)
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	f003 020f 	and.w	r2, r3, #15
 80097a0:	6879      	ldr	r1, [r7, #4]
 80097a2:	4613      	mov	r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	4413      	add	r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	440b      	add	r3, r1
 80097ac:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80097b0:	2201      	movs	r2, #1
 80097b2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80097b4:	4b2f      	ldr	r3, [pc, #188]	@ (8009874 <USBD_CDC_Init+0x1ec>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	f003 020f 	and.w	r2, r3, #15
 80097bc:	6879      	ldr	r1, [r7, #4]
 80097be:	4613      	mov	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	4413      	add	r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	440b      	add	r3, r1
 80097c8:	331c      	adds	r3, #28
 80097ca:	2210      	movs	r2, #16
 80097cc:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80097ce:	4b29      	ldr	r3, [pc, #164]	@ (8009874 <USBD_CDC_Init+0x1ec>)
 80097d0:	7819      	ldrb	r1, [r3, #0]
 80097d2:	2308      	movs	r3, #8
 80097d4:	2203      	movs	r2, #3
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f002 faf7 	bl	800bdca <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80097dc:	4b25      	ldr	r3, [pc, #148]	@ (8009874 <USBD_CDC_Init+0x1ec>)
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	f003 020f 	and.w	r2, r3, #15
 80097e4:	6879      	ldr	r1, [r7, #4]
 80097e6:	4613      	mov	r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	4413      	add	r3, r2
 80097ec:	009b      	lsls	r3, r3, #2
 80097ee:	440b      	add	r3, r1
 80097f0:	3323      	adds	r3, #35	@ 0x23
 80097f2:	2201      	movs	r2, #1
 80097f4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	33b0      	adds	r3, #176	@ 0xb0
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	4413      	add	r3, r2
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2200      	movs	r2, #0
 800981e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009828:	2b00      	cmp	r3, #0
 800982a:	d101      	bne.n	8009830 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800982c:	2302      	movs	r3, #2
 800982e:	e018      	b.n	8009862 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	7c1b      	ldrb	r3, [r3, #16]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d10a      	bne.n	800984e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009838:	4b0d      	ldr	r3, [pc, #52]	@ (8009870 <USBD_CDC_Init+0x1e8>)
 800983a:	7819      	ldrb	r1, [r3, #0]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009842:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f002 fbae 	bl	800bfa8 <USBD_LL_PrepareReceive>
 800984c:	e008      	b.n	8009860 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800984e:	4b08      	ldr	r3, [pc, #32]	@ (8009870 <USBD_CDC_Init+0x1e8>)
 8009850:	7819      	ldrb	r1, [r3, #0]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009858:	2340      	movs	r3, #64	@ 0x40
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f002 fba4 	bl	800bfa8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
 800986a:	bf00      	nop
 800986c:	20000093 	.word	0x20000093
 8009870:	20000094 	.word	0x20000094
 8009874:	20000095 	.word	0x20000095

08009878 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	460b      	mov	r3, r1
 8009882:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009884:	4b3a      	ldr	r3, [pc, #232]	@ (8009970 <USBD_CDC_DeInit+0xf8>)
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	4619      	mov	r1, r3
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f002 fac3 	bl	800be16 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009890:	4b37      	ldr	r3, [pc, #220]	@ (8009970 <USBD_CDC_DeInit+0xf8>)
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	f003 020f 	and.w	r2, r3, #15
 8009898:	6879      	ldr	r1, [r7, #4]
 800989a:	4613      	mov	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	440b      	add	r3, r1
 80098a4:	3323      	adds	r3, #35	@ 0x23
 80098a6:	2200      	movs	r2, #0
 80098a8:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80098aa:	4b32      	ldr	r3, [pc, #200]	@ (8009974 <USBD_CDC_DeInit+0xfc>)
 80098ac:	781b      	ldrb	r3, [r3, #0]
 80098ae:	4619      	mov	r1, r3
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f002 fab0 	bl	800be16 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80098b6:	4b2f      	ldr	r3, [pc, #188]	@ (8009974 <USBD_CDC_DeInit+0xfc>)
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	f003 020f 	and.w	r2, r3, #15
 80098be:	6879      	ldr	r1, [r7, #4]
 80098c0:	4613      	mov	r3, r2
 80098c2:	009b      	lsls	r3, r3, #2
 80098c4:	4413      	add	r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	440b      	add	r3, r1
 80098ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80098ce:	2200      	movs	r2, #0
 80098d0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80098d2:	4b29      	ldr	r3, [pc, #164]	@ (8009978 <USBD_CDC_DeInit+0x100>)
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	4619      	mov	r1, r3
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f002 fa9c 	bl	800be16 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80098de:	4b26      	ldr	r3, [pc, #152]	@ (8009978 <USBD_CDC_DeInit+0x100>)
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	f003 020f 	and.w	r2, r3, #15
 80098e6:	6879      	ldr	r1, [r7, #4]
 80098e8:	4613      	mov	r3, r2
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	4413      	add	r3, r2
 80098ee:	009b      	lsls	r3, r3, #2
 80098f0:	440b      	add	r3, r1
 80098f2:	3323      	adds	r3, #35	@ 0x23
 80098f4:	2200      	movs	r2, #0
 80098f6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80098f8:	4b1f      	ldr	r3, [pc, #124]	@ (8009978 <USBD_CDC_DeInit+0x100>)
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	f003 020f 	and.w	r2, r3, #15
 8009900:	6879      	ldr	r1, [r7, #4]
 8009902:	4613      	mov	r3, r2
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	4413      	add	r3, r2
 8009908:	009b      	lsls	r3, r3, #2
 800990a:	440b      	add	r3, r1
 800990c:	331c      	adds	r3, #28
 800990e:	2200      	movs	r2, #0
 8009910:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	32b0      	adds	r2, #176	@ 0xb0
 800991c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d01f      	beq.n	8009964 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800992a:	687a      	ldr	r2, [r7, #4]
 800992c:	33b0      	adds	r3, #176	@ 0xb0
 800992e:	009b      	lsls	r3, r3, #2
 8009930:	4413      	add	r3, r2
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	32b0      	adds	r2, #176	@ 0xb0
 8009942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009946:	4618      	mov	r0, r3
 8009948:	f002 fb70 	bl	800c02c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	32b0      	adds	r2, #176	@ 0xb0
 8009956:	2100      	movs	r1, #0
 8009958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009964:	2300      	movs	r3, #0
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	20000093 	.word	0x20000093
 8009974:	20000094 	.word	0x20000094
 8009978:	20000095 	.word	0x20000095

0800997c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b086      	sub	sp, #24
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	32b0      	adds	r2, #176	@ 0xb0
 8009990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009994:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009996:	2300      	movs	r3, #0
 8009998:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800999a:	2300      	movs	r3, #0
 800999c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d101      	bne.n	80099ac <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80099a8:	2303      	movs	r3, #3
 80099aa:	e0bf      	b.n	8009b2c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d050      	beq.n	8009a5a <USBD_CDC_Setup+0xde>
 80099b8:	2b20      	cmp	r3, #32
 80099ba:	f040 80af 	bne.w	8009b1c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	88db      	ldrh	r3, [r3, #6]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d03a      	beq.n	8009a3c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	b25b      	sxtb	r3, r3
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	da1b      	bge.n	8009a08 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099d6:	687a      	ldr	r2, [r7, #4]
 80099d8:	33b0      	adds	r3, #176	@ 0xb0
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	4413      	add	r3, r2
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	683a      	ldr	r2, [r7, #0]
 80099e4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80099e6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80099e8:	683a      	ldr	r2, [r7, #0]
 80099ea:	88d2      	ldrh	r2, [r2, #6]
 80099ec:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	88db      	ldrh	r3, [r3, #6]
 80099f2:	2b07      	cmp	r3, #7
 80099f4:	bf28      	it	cs
 80099f6:	2307      	movcs	r3, #7
 80099f8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	89fa      	ldrh	r2, [r7, #14]
 80099fe:	4619      	mov	r1, r3
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f001 fda7 	bl	800b554 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009a06:	e090      	b.n	8009b2a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	785a      	ldrb	r2, [r3, #1]
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	88db      	ldrh	r3, [r3, #6]
 8009a16:	2b3f      	cmp	r3, #63	@ 0x3f
 8009a18:	d803      	bhi.n	8009a22 <USBD_CDC_Setup+0xa6>
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	88db      	ldrh	r3, [r3, #6]
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	e000      	b.n	8009a24 <USBD_CDC_Setup+0xa8>
 8009a22:	2240      	movs	r2, #64	@ 0x40
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009a2a:	6939      	ldr	r1, [r7, #16]
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009a32:	461a      	mov	r2, r3
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f001 fdbc 	bl	800b5b2 <USBD_CtlPrepareRx>
      break;
 8009a3a:	e076      	b.n	8009b2a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	33b0      	adds	r3, #176	@ 0xb0
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	4413      	add	r3, r2
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	7850      	ldrb	r0, [r2, #1]
 8009a52:	2200      	movs	r2, #0
 8009a54:	6839      	ldr	r1, [r7, #0]
 8009a56:	4798      	blx	r3
      break;
 8009a58:	e067      	b.n	8009b2a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	785b      	ldrb	r3, [r3, #1]
 8009a5e:	2b0b      	cmp	r3, #11
 8009a60:	d851      	bhi.n	8009b06 <USBD_CDC_Setup+0x18a>
 8009a62:	a201      	add	r2, pc, #4	@ (adr r2, 8009a68 <USBD_CDC_Setup+0xec>)
 8009a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a68:	08009a99 	.word	0x08009a99
 8009a6c:	08009b15 	.word	0x08009b15
 8009a70:	08009b07 	.word	0x08009b07
 8009a74:	08009b07 	.word	0x08009b07
 8009a78:	08009b07 	.word	0x08009b07
 8009a7c:	08009b07 	.word	0x08009b07
 8009a80:	08009b07 	.word	0x08009b07
 8009a84:	08009b07 	.word	0x08009b07
 8009a88:	08009b07 	.word	0x08009b07
 8009a8c:	08009b07 	.word	0x08009b07
 8009a90:	08009ac3 	.word	0x08009ac3
 8009a94:	08009aed 	.word	0x08009aed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	2b03      	cmp	r3, #3
 8009aa2:	d107      	bne.n	8009ab4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009aa4:	f107 030a 	add.w	r3, r7, #10
 8009aa8:	2202      	movs	r2, #2
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f001 fd51 	bl	800b554 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009ab2:	e032      	b.n	8009b1a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009ab4:	6839      	ldr	r1, [r7, #0]
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f001 fccf 	bl	800b45a <USBD_CtlError>
            ret = USBD_FAIL;
 8009abc:	2303      	movs	r3, #3
 8009abe:	75fb      	strb	r3, [r7, #23]
          break;
 8009ac0:	e02b      	b.n	8009b1a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	2b03      	cmp	r3, #3
 8009acc:	d107      	bne.n	8009ade <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009ace:	f107 030d 	add.w	r3, r7, #13
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	4619      	mov	r1, r3
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f001 fd3c 	bl	800b554 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009adc:	e01d      	b.n	8009b1a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009ade:	6839      	ldr	r1, [r7, #0]
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f001 fcba 	bl	800b45a <USBD_CtlError>
            ret = USBD_FAIL;
 8009ae6:	2303      	movs	r3, #3
 8009ae8:	75fb      	strb	r3, [r7, #23]
          break;
 8009aea:	e016      	b.n	8009b1a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	2b03      	cmp	r3, #3
 8009af6:	d00f      	beq.n	8009b18 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009af8:	6839      	ldr	r1, [r7, #0]
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f001 fcad 	bl	800b45a <USBD_CtlError>
            ret = USBD_FAIL;
 8009b00:	2303      	movs	r3, #3
 8009b02:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009b04:	e008      	b.n	8009b18 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009b06:	6839      	ldr	r1, [r7, #0]
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f001 fca6 	bl	800b45a <USBD_CtlError>
          ret = USBD_FAIL;
 8009b0e:	2303      	movs	r3, #3
 8009b10:	75fb      	strb	r3, [r7, #23]
          break;
 8009b12:	e002      	b.n	8009b1a <USBD_CDC_Setup+0x19e>
          break;
 8009b14:	bf00      	nop
 8009b16:	e008      	b.n	8009b2a <USBD_CDC_Setup+0x1ae>
          break;
 8009b18:	bf00      	nop
      }
      break;
 8009b1a:	e006      	b.n	8009b2a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009b1c:	6839      	ldr	r1, [r7, #0]
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f001 fc9b 	bl	800b45a <USBD_CtlError>
      ret = USBD_FAIL;
 8009b24:	2303      	movs	r3, #3
 8009b26:	75fb      	strb	r3, [r7, #23]
      break;
 8009b28:	bf00      	nop
  }

  return (uint8_t)ret;
 8009b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3718      	adds	r7, #24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b46:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	32b0      	adds	r2, #176	@ 0xb0
 8009b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d101      	bne.n	8009b5e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009b5a:	2303      	movs	r3, #3
 8009b5c:	e065      	b.n	8009c2a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	32b0      	adds	r2, #176	@ 0xb0
 8009b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b6c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009b6e:	78fb      	ldrb	r3, [r7, #3]
 8009b70:	f003 020f 	and.w	r2, r3, #15
 8009b74:	6879      	ldr	r1, [r7, #4]
 8009b76:	4613      	mov	r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	4413      	add	r3, r2
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	440b      	add	r3, r1
 8009b80:	3314      	adds	r3, #20
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d02f      	beq.n	8009be8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009b88:	78fb      	ldrb	r3, [r7, #3]
 8009b8a:	f003 020f 	and.w	r2, r3, #15
 8009b8e:	6879      	ldr	r1, [r7, #4]
 8009b90:	4613      	mov	r3, r2
 8009b92:	009b      	lsls	r3, r3, #2
 8009b94:	4413      	add	r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	440b      	add	r3, r1
 8009b9a:	3314      	adds	r3, #20
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	78fb      	ldrb	r3, [r7, #3]
 8009ba0:	f003 010f 	and.w	r1, r3, #15
 8009ba4:	68f8      	ldr	r0, [r7, #12]
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	00db      	lsls	r3, r3, #3
 8009baa:	440b      	add	r3, r1
 8009bac:	009b      	lsls	r3, r3, #2
 8009bae:	4403      	add	r3, r0
 8009bb0:	331c      	adds	r3, #28
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	fbb2 f1f3 	udiv	r1, r2, r3
 8009bb8:	fb01 f303 	mul.w	r3, r1, r3
 8009bbc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d112      	bne.n	8009be8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009bc2:	78fb      	ldrb	r3, [r7, #3]
 8009bc4:	f003 020f 	and.w	r2, r3, #15
 8009bc8:	6879      	ldr	r1, [r7, #4]
 8009bca:	4613      	mov	r3, r2
 8009bcc:	009b      	lsls	r3, r3, #2
 8009bce:	4413      	add	r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	440b      	add	r3, r1
 8009bd4:	3314      	adds	r3, #20
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009bda:	78f9      	ldrb	r1, [r7, #3]
 8009bdc:	2300      	movs	r3, #0
 8009bde:	2200      	movs	r2, #0
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f002 f9c0 	bl	800bf66 <USBD_LL_Transmit>
 8009be6:	e01f      	b.n	8009c28 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	2200      	movs	r2, #0
 8009bec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009bf6:	687a      	ldr	r2, [r7, #4]
 8009bf8:	33b0      	adds	r3, #176	@ 0xb0
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	4413      	add	r3, r2
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	691b      	ldr	r3, [r3, #16]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d010      	beq.n	8009c28 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	33b0      	adds	r3, #176	@ 0xb0
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	4413      	add	r3, r2
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	691b      	ldr	r3, [r3, #16]
 8009c18:	68ba      	ldr	r2, [r7, #8]
 8009c1a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009c24:	78fa      	ldrb	r2, [r7, #3]
 8009c26:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3710      	adds	r7, #16
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}

08009c32 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c32:	b580      	push	{r7, lr}
 8009c34:	b084      	sub	sp, #16
 8009c36:	af00      	add	r7, sp, #0
 8009c38:	6078      	str	r0, [r7, #4]
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	32b0      	adds	r2, #176	@ 0xb0
 8009c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c4c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	32b0      	adds	r2, #176	@ 0xb0
 8009c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d101      	bne.n	8009c64 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009c60:	2303      	movs	r3, #3
 8009c62:	e01a      	b.n	8009c9a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009c64:	78fb      	ldrb	r3, [r7, #3]
 8009c66:	4619      	mov	r1, r3
 8009c68:	6878      	ldr	r0, [r7, #4]
 8009c6a:	f002 f9be 	bl	800bfea <USBD_LL_GetRxDataSize>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009c7c:	687a      	ldr	r2, [r7, #4]
 8009c7e:	33b0      	adds	r3, #176	@ 0xb0
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	4413      	add	r3, r2
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009c8e:	68fa      	ldr	r2, [r7, #12]
 8009c90:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009c94:	4611      	mov	r1, r2
 8009c96:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009c98:	2300      	movs	r3, #0
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}

08009ca2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009ca2:	b580      	push	{r7, lr}
 8009ca4:	b084      	sub	sp, #16
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	32b0      	adds	r2, #176	@ 0xb0
 8009cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cb8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d101      	bne.n	8009cc4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	e024      	b.n	8009d0e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009cca:	687a      	ldr	r2, [r7, #4]
 8009ccc:	33b0      	adds	r3, #176	@ 0xb0
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d019      	beq.n	8009d0c <USBD_CDC_EP0_RxReady+0x6a>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009cde:	2bff      	cmp	r3, #255	@ 0xff
 8009ce0:	d014      	beq.n	8009d0c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	33b0      	adds	r3, #176	@ 0xb0
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	4413      	add	r3, r2
 8009cf0:	685b      	ldr	r3, [r3, #4]
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	68fa      	ldr	r2, [r7, #12]
 8009cf6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009cfa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009cfc:	68fa      	ldr	r2, [r7, #12]
 8009cfe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009d02:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	22ff      	movs	r2, #255	@ 0xff
 8009d08:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
	...

08009d18 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b086      	sub	sp, #24
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009d20:	2182      	movs	r1, #130	@ 0x82
 8009d22:	4818      	ldr	r0, [pc, #96]	@ (8009d84 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009d24:	f000 fd62 	bl	800a7ec <USBD_GetEpDesc>
 8009d28:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009d2a:	2101      	movs	r1, #1
 8009d2c:	4815      	ldr	r0, [pc, #84]	@ (8009d84 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009d2e:	f000 fd5d 	bl	800a7ec <USBD_GetEpDesc>
 8009d32:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009d34:	2181      	movs	r1, #129	@ 0x81
 8009d36:	4813      	ldr	r0, [pc, #76]	@ (8009d84 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009d38:	f000 fd58 	bl	800a7ec <USBD_GetEpDesc>
 8009d3c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d002      	beq.n	8009d4a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009d44:	697b      	ldr	r3, [r7, #20]
 8009d46:	2210      	movs	r2, #16
 8009d48:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d006      	beq.n	8009d5e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d58:	711a      	strb	r2, [r3, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d006      	beq.n	8009d72 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d6c:	711a      	strb	r2, [r3, #4]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2243      	movs	r2, #67	@ 0x43
 8009d76:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009d78:	4b02      	ldr	r3, [pc, #8]	@ (8009d84 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3718      	adds	r7, #24
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	20000050 	.word	0x20000050

08009d88 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b086      	sub	sp, #24
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009d90:	2182      	movs	r1, #130	@ 0x82
 8009d92:	4818      	ldr	r0, [pc, #96]	@ (8009df4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009d94:	f000 fd2a 	bl	800a7ec <USBD_GetEpDesc>
 8009d98:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009d9a:	2101      	movs	r1, #1
 8009d9c:	4815      	ldr	r0, [pc, #84]	@ (8009df4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009d9e:	f000 fd25 	bl	800a7ec <USBD_GetEpDesc>
 8009da2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009da4:	2181      	movs	r1, #129	@ 0x81
 8009da6:	4813      	ldr	r0, [pc, #76]	@ (8009df4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009da8:	f000 fd20 	bl	800a7ec <USBD_GetEpDesc>
 8009dac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d002      	beq.n	8009dba <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	2210      	movs	r2, #16
 8009db8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d006      	beq.n	8009dce <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	711a      	strb	r2, [r3, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	f042 0202 	orr.w	r2, r2, #2
 8009dcc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d006      	beq.n	8009de2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	711a      	strb	r2, [r3, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f042 0202 	orr.w	r2, r2, #2
 8009de0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2243      	movs	r2, #67	@ 0x43
 8009de6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009de8:	4b02      	ldr	r3, [pc, #8]	@ (8009df4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3718      	adds	r7, #24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	20000050 	.word	0x20000050

08009df8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b086      	sub	sp, #24
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e00:	2182      	movs	r1, #130	@ 0x82
 8009e02:	4818      	ldr	r0, [pc, #96]	@ (8009e64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009e04:	f000 fcf2 	bl	800a7ec <USBD_GetEpDesc>
 8009e08:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e0a:	2101      	movs	r1, #1
 8009e0c:	4815      	ldr	r0, [pc, #84]	@ (8009e64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009e0e:	f000 fced 	bl	800a7ec <USBD_GetEpDesc>
 8009e12:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e14:	2181      	movs	r1, #129	@ 0x81
 8009e16:	4813      	ldr	r0, [pc, #76]	@ (8009e64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009e18:	f000 fce8 	bl	800a7ec <USBD_GetEpDesc>
 8009e1c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d002      	beq.n	8009e2a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	2210      	movs	r2, #16
 8009e28:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d006      	beq.n	8009e3e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e38:	711a      	strb	r2, [r3, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d006      	beq.n	8009e52 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2200      	movs	r2, #0
 8009e48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e4c:	711a      	strb	r2, [r3, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2243      	movs	r2, #67	@ 0x43
 8009e56:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009e58:	4b02      	ldr	r3, [pc, #8]	@ (8009e64 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3718      	adds	r7, #24
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
 8009e62:	bf00      	nop
 8009e64:	20000050 	.word	0x20000050

08009e68 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	220a      	movs	r2, #10
 8009e74:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009e76:	4b03      	ldr	r3, [pc, #12]	@ (8009e84 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr
 8009e84:	2000000c 	.word	0x2000000c

08009e88 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d101      	bne.n	8009e9c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009e98:	2303      	movs	r3, #3
 8009e9a:	e009      	b.n	8009eb0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	33b0      	adds	r3, #176	@ 0xb0
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4413      	add	r3, r2
 8009eaa:	683a      	ldr	r2, [r7, #0]
 8009eac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009eae:	2300      	movs	r3, #0
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	370c      	adds	r7, #12
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr

08009ebc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b087      	sub	sp, #28
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	60b9      	str	r1, [r7, #8]
 8009ec6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	32b0      	adds	r2, #176	@ 0xb0
 8009ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ed6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d101      	bne.n	8009ee2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009ede:	2303      	movs	r3, #3
 8009ee0:	e008      	b.n	8009ef4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	68ba      	ldr	r2, [r7, #8]
 8009ee6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	687a      	ldr	r2, [r7, #4]
 8009eee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009ef2:	2300      	movs	r3, #0
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	371c      	adds	r7, #28
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr

08009f00 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b085      	sub	sp, #20
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	32b0      	adds	r2, #176	@ 0xb0
 8009f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f18:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d101      	bne.n	8009f24 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e004      	b.n	8009f2e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	683a      	ldr	r2, [r7, #0]
 8009f28:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3714      	adds	r7, #20
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr
	...

08009f3c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	32b0      	adds	r2, #176	@ 0xb0
 8009f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f52:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009f54:	2301      	movs	r3, #1
 8009f56:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d101      	bne.n	8009f62 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009f5e:	2303      	movs	r3, #3
 8009f60:	e025      	b.n	8009fae <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d11f      	bne.n	8009fac <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009f74:	4b10      	ldr	r3, [pc, #64]	@ (8009fb8 <USBD_CDC_TransmitPacket+0x7c>)
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	f003 020f 	and.w	r2, r3, #15
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	4613      	mov	r3, r2
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	4413      	add	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4403      	add	r3, r0
 8009f8e:	3314      	adds	r3, #20
 8009f90:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009f92:	4b09      	ldr	r3, [pc, #36]	@ (8009fb8 <USBD_CDC_TransmitPacket+0x7c>)
 8009f94:	7819      	ldrb	r1, [r3, #0]
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f001 ffdf 	bl	800bf66 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	20000093 	.word	0x20000093

08009fbc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	32b0      	adds	r2, #176	@ 0xb0
 8009fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fd2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	32b0      	adds	r2, #176	@ 0xb0
 8009fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d101      	bne.n	8009fea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009fe6:	2303      	movs	r3, #3
 8009fe8:	e018      	b.n	800a01c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	7c1b      	ldrb	r3, [r3, #16]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d10a      	bne.n	800a008 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009ff2:	4b0c      	ldr	r3, [pc, #48]	@ (800a024 <USBD_CDC_ReceivePacket+0x68>)
 8009ff4:	7819      	ldrb	r1, [r3, #0]
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009ffc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f001 ffd1 	bl	800bfa8 <USBD_LL_PrepareReceive>
 800a006:	e008      	b.n	800a01a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a008:	4b06      	ldr	r3, [pc, #24]	@ (800a024 <USBD_CDC_ReceivePacket+0x68>)
 800a00a:	7819      	ldrb	r1, [r3, #0]
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a012:	2340      	movs	r3, #64	@ 0x40
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f001 ffc7 	bl	800bfa8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3710      	adds	r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}
 800a024:	20000094 	.word	0x20000094

0800a028 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b086      	sub	sp, #24
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	4613      	mov	r3, r2
 800a034:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d101      	bne.n	800a040 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a03c:	2303      	movs	r3, #3
 800a03e:	e01f      	b.n	800a080 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2200      	movs	r2, #0
 800a044:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2200      	movs	r2, #0
 800a04c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2200      	movs	r2, #0
 800a054:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d003      	beq.n	800a066 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2201      	movs	r2, #1
 800a06a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	79fa      	ldrb	r2, [r7, #7]
 800a072:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f001 fe41 	bl	800bcfc <USBD_LL_Init>
 800a07a:	4603      	mov	r3, r0
 800a07c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a07e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a080:	4618      	mov	r0, r3
 800a082:	3718      	adds	r7, #24
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a092:	2300      	movs	r3, #0
 800a094:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d101      	bne.n	800a0a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a09c:	2303      	movs	r3, #3
 800a09e:	e025      	b.n	800a0ec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	32ae      	adds	r2, #174	@ 0xae
 800a0b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00f      	beq.n	800a0dc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	32ae      	adds	r2, #174	@ 0xae
 800a0c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0cc:	f107 020e 	add.w	r2, r7, #14
 800a0d0:	4610      	mov	r0, r2
 800a0d2:	4798      	blx	r3
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a0e2:	1c5a      	adds	r2, r3, #1
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a0ea:	2300      	movs	r3, #0
}
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	3710      	adds	r7, #16
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	bd80      	pop	{r7, pc}

0800a0f4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b082      	sub	sp, #8
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f001 fe49 	bl	800bd94 <USBD_LL_Start>
 800a102:	4603      	mov	r3, r0
}
 800a104:	4618      	mov	r0, r3
 800a106:	3708      	adds	r7, #8
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a114:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a116:	4618      	mov	r0, r3
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr

0800a122 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b084      	sub	sp, #16
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
 800a12a:	460b      	mov	r3, r1
 800a12c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a12e:	2300      	movs	r3, #0
 800a130:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d009      	beq.n	800a150 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	78fa      	ldrb	r2, [r7, #3]
 800a146:	4611      	mov	r1, r2
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	4798      	blx	r3
 800a14c:	4603      	mov	r3, r0
 800a14e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a150:	7bfb      	ldrb	r3, [r7, #15]
}
 800a152:	4618      	mov	r0, r3
 800a154:	3710      	adds	r7, #16
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}

0800a15a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a15a:	b580      	push	{r7, lr}
 800a15c:	b084      	sub	sp, #16
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
 800a162:	460b      	mov	r3, r1
 800a164:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	78fa      	ldrb	r2, [r7, #3]
 800a174:	4611      	mov	r1, r2
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	4798      	blx	r3
 800a17a:	4603      	mov	r3, r0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d001      	beq.n	800a184 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a180:	2303      	movs	r3, #3
 800a182:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a184:	7bfb      	ldrb	r3, [r7, #15]
}
 800a186:	4618      	mov	r0, r3
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b084      	sub	sp, #16
 800a192:	af00      	add	r7, sp, #0
 800a194:	6078      	str	r0, [r7, #4]
 800a196:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a19e:	6839      	ldr	r1, [r7, #0]
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f001 f920 	bl	800b3e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2201      	movs	r2, #1
 800a1aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a1c2:	f003 031f 	and.w	r3, r3, #31
 800a1c6:	2b02      	cmp	r3, #2
 800a1c8:	d01a      	beq.n	800a200 <USBD_LL_SetupStage+0x72>
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d822      	bhi.n	800a214 <USBD_LL_SetupStage+0x86>
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d002      	beq.n	800a1d8 <USBD_LL_SetupStage+0x4a>
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	d00a      	beq.n	800a1ec <USBD_LL_SetupStage+0x5e>
 800a1d6:	e01d      	b.n	800a214 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a1de:	4619      	mov	r1, r3
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f000 fb75 	bl	800a8d0 <USBD_StdDevReq>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a1ea:	e020      	b.n	800a22e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 fbdd 	bl	800a9b4 <USBD_StdItfReq>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a1fe:	e016      	b.n	800a22e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a206:	4619      	mov	r1, r3
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 fc3f 	bl	800aa8c <USBD_StdEPReq>
 800a20e:	4603      	mov	r3, r0
 800a210:	73fb      	strb	r3, [r7, #15]
      break;
 800a212:	e00c      	b.n	800a22e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a21a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	4619      	mov	r1, r3
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f001 fe16 	bl	800be54 <USBD_LL_StallEP>
 800a228:	4603      	mov	r3, r0
 800a22a:	73fb      	strb	r3, [r7, #15]
      break;
 800a22c:	bf00      	nop
  }

  return ret;
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b086      	sub	sp, #24
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	460b      	mov	r3, r1
 800a242:	607a      	str	r2, [r7, #4]
 800a244:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a246:	2300      	movs	r3, #0
 800a248:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a24a:	7afb      	ldrb	r3, [r7, #11]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d177      	bne.n	800a340 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a256:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a25e:	2b03      	cmp	r3, #3
 800a260:	f040 80a1 	bne.w	800a3a6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	8992      	ldrh	r2, [r2, #12]
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d91c      	bls.n	800a2aa <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	693a      	ldr	r2, [r7, #16]
 800a276:	8992      	ldrh	r2, [r2, #12]
 800a278:	1a9a      	subs	r2, r3, r2
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	691b      	ldr	r3, [r3, #16]
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	8992      	ldrh	r2, [r2, #12]
 800a286:	441a      	add	r2, r3
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	6919      	ldr	r1, [r3, #16]
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	899b      	ldrh	r3, [r3, #12]
 800a294:	461a      	mov	r2, r3
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	4293      	cmp	r3, r2
 800a29c:	bf38      	it	cc
 800a29e:	4613      	movcc	r3, r2
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	68f8      	ldr	r0, [r7, #12]
 800a2a4:	f001 f9a6 	bl	800b5f4 <USBD_CtlContinueRx>
 800a2a8:	e07d      	b.n	800a3a6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a2b0:	f003 031f 	and.w	r3, r3, #31
 800a2b4:	2b02      	cmp	r3, #2
 800a2b6:	d014      	beq.n	800a2e2 <USBD_LL_DataOutStage+0xaa>
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d81d      	bhi.n	800a2f8 <USBD_LL_DataOutStage+0xc0>
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d002      	beq.n	800a2c6 <USBD_LL_DataOutStage+0x8e>
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d003      	beq.n	800a2cc <USBD_LL_DataOutStage+0x94>
 800a2c4:	e018      	b.n	800a2f8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	75bb      	strb	r3, [r7, #22]
            break;
 800a2ca:	e018      	b.n	800a2fe <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a2d2:	b2db      	uxtb	r3, r3
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	68f8      	ldr	r0, [r7, #12]
 800a2d8:	f000 fa6e 	bl	800a7b8 <USBD_CoreFindIF>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	75bb      	strb	r3, [r7, #22]
            break;
 800a2e0:	e00d      	b.n	800a2fe <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a2e8:	b2db      	uxtb	r3, r3
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f000 fa70 	bl	800a7d2 <USBD_CoreFindEP>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	75bb      	strb	r3, [r7, #22]
            break;
 800a2f6:	e002      	b.n	800a2fe <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	75bb      	strb	r3, [r7, #22]
            break;
 800a2fc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a2fe:	7dbb      	ldrb	r3, [r7, #22]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d119      	bne.n	800a338 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	2b03      	cmp	r3, #3
 800a30e:	d113      	bne.n	800a338 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a310:	7dba      	ldrb	r2, [r7, #22]
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	32ae      	adds	r2, #174	@ 0xae
 800a316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d00b      	beq.n	800a338 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800a320:	7dba      	ldrb	r2, [r7, #22]
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a328:	7dba      	ldrb	r2, [r7, #22]
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	32ae      	adds	r2, #174	@ 0xae
 800a32e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a332:	691b      	ldr	r3, [r3, #16]
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a338:	68f8      	ldr	r0, [r7, #12]
 800a33a:	f001 f96c 	bl	800b616 <USBD_CtlSendStatus>
 800a33e:	e032      	b.n	800a3a6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a340:	7afb      	ldrb	r3, [r7, #11]
 800a342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a346:	b2db      	uxtb	r3, r3
 800a348:	4619      	mov	r1, r3
 800a34a:	68f8      	ldr	r0, [r7, #12]
 800a34c:	f000 fa41 	bl	800a7d2 <USBD_CoreFindEP>
 800a350:	4603      	mov	r3, r0
 800a352:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a354:	7dbb      	ldrb	r3, [r7, #22]
 800a356:	2bff      	cmp	r3, #255	@ 0xff
 800a358:	d025      	beq.n	800a3a6 <USBD_LL_DataOutStage+0x16e>
 800a35a:	7dbb      	ldrb	r3, [r7, #22]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d122      	bne.n	800a3a6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a366:	b2db      	uxtb	r3, r3
 800a368:	2b03      	cmp	r3, #3
 800a36a:	d117      	bne.n	800a39c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a36c:	7dba      	ldrb	r2, [r7, #22]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	32ae      	adds	r2, #174	@ 0xae
 800a372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a376:	699b      	ldr	r3, [r3, #24]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00f      	beq.n	800a39c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800a37c:	7dba      	ldrb	r2, [r7, #22]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a384:	7dba      	ldrb	r2, [r7, #22]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	32ae      	adds	r2, #174	@ 0xae
 800a38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	7afa      	ldrb	r2, [r7, #11]
 800a392:	4611      	mov	r1, r2
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	4798      	blx	r3
 800a398:	4603      	mov	r3, r0
 800a39a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a39c:	7dfb      	ldrb	r3, [r7, #23]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d001      	beq.n	800a3a6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800a3a2:	7dfb      	ldrb	r3, [r7, #23]
 800a3a4:	e000      	b.n	800a3a8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800a3a6:	2300      	movs	r3, #0
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3718      	adds	r7, #24
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b086      	sub	sp, #24
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	607a      	str	r2, [r7, #4]
 800a3bc:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a3be:	7afb      	ldrb	r3, [r7, #11]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d178      	bne.n	800a4b6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	3314      	adds	r3, #20
 800a3c8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d163      	bne.n	800a49c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	693a      	ldr	r2, [r7, #16]
 800a3da:	8992      	ldrh	r2, [r2, #12]
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d91c      	bls.n	800a41a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	8992      	ldrh	r2, [r2, #12]
 800a3e8:	1a9a      	subs	r2, r3, r2
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	693a      	ldr	r2, [r7, #16]
 800a3f4:	8992      	ldrh	r2, [r2, #12]
 800a3f6:	441a      	add	r2, r3
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	6919      	ldr	r1, [r3, #16]
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	461a      	mov	r2, r3
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f001 f8c2 	bl	800b590 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a40c:	2300      	movs	r3, #0
 800a40e:	2200      	movs	r2, #0
 800a410:	2100      	movs	r1, #0
 800a412:	68f8      	ldr	r0, [r7, #12]
 800a414:	f001 fdc8 	bl	800bfa8 <USBD_LL_PrepareReceive>
 800a418:	e040      	b.n	800a49c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	899b      	ldrh	r3, [r3, #12]
 800a41e:	461a      	mov	r2, r3
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	429a      	cmp	r2, r3
 800a426:	d11c      	bne.n	800a462 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	693a      	ldr	r2, [r7, #16]
 800a42e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a430:	4293      	cmp	r3, r2
 800a432:	d316      	bcc.n	800a462 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a43e:	429a      	cmp	r2, r3
 800a440:	d20f      	bcs.n	800a462 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a442:	2200      	movs	r2, #0
 800a444:	2100      	movs	r1, #0
 800a446:	68f8      	ldr	r0, [r7, #12]
 800a448:	f001 f8a2 	bl	800b590 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2200      	movs	r2, #0
 800a450:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a454:	2300      	movs	r3, #0
 800a456:	2200      	movs	r2, #0
 800a458:	2100      	movs	r1, #0
 800a45a:	68f8      	ldr	r0, [r7, #12]
 800a45c:	f001 fda4 	bl	800bfa8 <USBD_LL_PrepareReceive>
 800a460:	e01c      	b.n	800a49c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a468:	b2db      	uxtb	r3, r3
 800a46a:	2b03      	cmp	r3, #3
 800a46c:	d10f      	bne.n	800a48e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a474:	68db      	ldr	r3, [r3, #12]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d009      	beq.n	800a48e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a488:	68db      	ldr	r3, [r3, #12]
 800a48a:	68f8      	ldr	r0, [r7, #12]
 800a48c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a48e:	2180      	movs	r1, #128	@ 0x80
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f001 fcdf 	bl	800be54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f001 f8d0 	bl	800b63c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d03a      	beq.n	800a51c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800a4a6:	68f8      	ldr	r0, [r7, #12]
 800a4a8:	f7ff fe30 	bl	800a10c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a4b4:	e032      	b.n	800a51c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a4b6:	7afb      	ldrb	r3, [r7, #11]
 800a4b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	4619      	mov	r1, r3
 800a4c0:	68f8      	ldr	r0, [r7, #12]
 800a4c2:	f000 f986 	bl	800a7d2 <USBD_CoreFindEP>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a4ca:	7dfb      	ldrb	r3, [r7, #23]
 800a4cc:	2bff      	cmp	r3, #255	@ 0xff
 800a4ce:	d025      	beq.n	800a51c <USBD_LL_DataInStage+0x16c>
 800a4d0:	7dfb      	ldrb	r3, [r7, #23]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d122      	bne.n	800a51c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	2b03      	cmp	r3, #3
 800a4e0:	d11c      	bne.n	800a51c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a4e2:	7dfa      	ldrb	r2, [r7, #23]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	32ae      	adds	r2, #174	@ 0xae
 800a4e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ec:	695b      	ldr	r3, [r3, #20]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d014      	beq.n	800a51c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800a4f2:	7dfa      	ldrb	r2, [r7, #23]
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a4fa:	7dfa      	ldrb	r2, [r7, #23]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	32ae      	adds	r2, #174	@ 0xae
 800a500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a504:	695b      	ldr	r3, [r3, #20]
 800a506:	7afa      	ldrb	r2, [r7, #11]
 800a508:	4611      	mov	r1, r2
 800a50a:	68f8      	ldr	r0, [r7, #12]
 800a50c:	4798      	blx	r3
 800a50e:	4603      	mov	r3, r0
 800a510:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a512:	7dbb      	ldrb	r3, [r7, #22]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d001      	beq.n	800a51c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800a518:	7dbb      	ldrb	r3, [r7, #22]
 800a51a:	e000      	b.n	800a51e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800a51c:	2300      	movs	r3, #0
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3718      	adds	r7, #24
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}

0800a526 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2201      	movs	r2, #1
 800a536:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2200      	movs	r2, #0
 800a54c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2200      	movs	r2, #0
 800a554:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d014      	beq.n	800a58c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d00e      	beq.n	800a58c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	687a      	ldr	r2, [r7, #4]
 800a578:	6852      	ldr	r2, [r2, #4]
 800a57a:	b2d2      	uxtb	r2, r2
 800a57c:	4611      	mov	r1, r2
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	4798      	blx	r3
 800a582:	4603      	mov	r3, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a588:	2303      	movs	r3, #3
 800a58a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a58c:	2340      	movs	r3, #64	@ 0x40
 800a58e:	2200      	movs	r2, #0
 800a590:	2100      	movs	r1, #0
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f001 fc19 	bl	800bdca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2240      	movs	r2, #64	@ 0x40
 800a5a4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a5a8:	2340      	movs	r3, #64	@ 0x40
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	2180      	movs	r1, #128	@ 0x80
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f001 fc0b 	bl	800bdca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2240      	movs	r2, #64	@ 0x40
 800a5c0:	841a      	strh	r2, [r3, #32]

  return ret;
 800a5c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3710      	adds	r7, #16
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	78fa      	ldrb	r2, [r7, #3]
 800a5dc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a5de:	2300      	movs	r3, #0
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr

0800a5ec <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	d006      	beq.n	800a60e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a606:	b2da      	uxtb	r2, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2204      	movs	r2, #4
 800a612:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a616:	2300      	movs	r3, #0
}
 800a618:	4618      	mov	r0, r3
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a632:	b2db      	uxtb	r3, r3
 800a634:	2b04      	cmp	r3, #4
 800a636:	d106      	bne.n	800a646 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	370c      	adds	r7, #12
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr

0800a654 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a662:	b2db      	uxtb	r3, r3
 800a664:	2b03      	cmp	r3, #3
 800a666:	d110      	bne.n	800a68a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00b      	beq.n	800a68a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a678:	69db      	ldr	r3, [r3, #28]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d005      	beq.n	800a68a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a684:	69db      	ldr	r3, [r3, #28]
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3708      	adds	r7, #8
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
 800a69c:	460b      	mov	r3, r1
 800a69e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	32ae      	adds	r2, #174	@ 0xae
 800a6aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d101      	bne.n	800a6b6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e01c      	b.n	800a6f0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6bc:	b2db      	uxtb	r3, r3
 800a6be:	2b03      	cmp	r3, #3
 800a6c0:	d115      	bne.n	800a6ee <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	32ae      	adds	r2, #174	@ 0xae
 800a6cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d0:	6a1b      	ldr	r3, [r3, #32]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d00b      	beq.n	800a6ee <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	32ae      	adds	r2, #174	@ 0xae
 800a6e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6e4:	6a1b      	ldr	r3, [r3, #32]
 800a6e6:	78fa      	ldrb	r2, [r7, #3]
 800a6e8:	4611      	mov	r1, r2
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a6ee:	2300      	movs	r3, #0
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3708      	adds	r7, #8
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	460b      	mov	r3, r1
 800a702:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	32ae      	adds	r2, #174	@ 0xae
 800a70e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d101      	bne.n	800a71a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a716:	2303      	movs	r3, #3
 800a718:	e01c      	b.n	800a754 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a720:	b2db      	uxtb	r3, r3
 800a722:	2b03      	cmp	r3, #3
 800a724:	d115      	bne.n	800a752 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	32ae      	adds	r2, #174	@ 0xae
 800a730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a736:	2b00      	cmp	r3, #0
 800a738:	d00b      	beq.n	800a752 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	32ae      	adds	r2, #174	@ 0xae
 800a744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a74a:	78fa      	ldrb	r2, [r7, #3]
 800a74c:	4611      	mov	r1, r2
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a752:	2300      	movs	r3, #0
}
 800a754:	4618      	mov	r0, r3
 800a756:	3708      	adds	r7, #8
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b083      	sub	sp, #12
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	370c      	adds	r7, #12
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr

0800a772 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a772:	b580      	push	{r7, lr}
 800a774:	b084      	sub	sp, #16
 800a776:	af00      	add	r7, sp, #0
 800a778:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a77a:	2300      	movs	r3, #0
 800a77c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2201      	movs	r2, #1
 800a782:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d00e      	beq.n	800a7ae <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a796:	685b      	ldr	r3, [r3, #4]
 800a798:	687a      	ldr	r2, [r7, #4]
 800a79a:	6852      	ldr	r2, [r2, #4]
 800a79c:	b2d2      	uxtb	r2, r2
 800a79e:	4611      	mov	r1, r2
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	4798      	blx	r3
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d001      	beq.n	800a7ae <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a7ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3710      	adds	r7, #16
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}

0800a7b8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b083      	sub	sp, #12
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	460b      	mov	r3, r1
 800a7c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a7c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	370c      	adds	r7, #12
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d0:	4770      	bx	lr

0800a7d2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a7d2:	b480      	push	{r7}
 800a7d4:	b083      	sub	sp, #12
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
 800a7da:	460b      	mov	r3, r1
 800a7dc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a7de:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	370c      	adds	r7, #12
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr

0800a7ec <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b086      	sub	sp, #24
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a800:	2300      	movs	r3, #0
 800a802:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	885b      	ldrh	r3, [r3, #2]
 800a808:	b29b      	uxth	r3, r3
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	7812      	ldrb	r2, [r2, #0]
 800a80e:	4293      	cmp	r3, r2
 800a810:	d91f      	bls.n	800a852 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a818:	e013      	b.n	800a842 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a81a:	f107 030a 	add.w	r3, r7, #10
 800a81e:	4619      	mov	r1, r3
 800a820:	6978      	ldr	r0, [r7, #20]
 800a822:	f000 f81b 	bl	800a85c <USBD_GetNextDesc>
 800a826:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	785b      	ldrb	r3, [r3, #1]
 800a82c:	2b05      	cmp	r3, #5
 800a82e:	d108      	bne.n	800a842 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	789b      	ldrb	r3, [r3, #2]
 800a838:	78fa      	ldrb	r2, [r7, #3]
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d008      	beq.n	800a850 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a83e:	2300      	movs	r3, #0
 800a840:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	885b      	ldrh	r3, [r3, #2]
 800a846:	b29a      	uxth	r2, r3
 800a848:	897b      	ldrh	r3, [r7, #10]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d8e5      	bhi.n	800a81a <USBD_GetEpDesc+0x2e>
 800a84e:	e000      	b.n	800a852 <USBD_GetEpDesc+0x66>
          break;
 800a850:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a852:	693b      	ldr	r3, [r7, #16]
}
 800a854:	4618      	mov	r0, r3
 800a856:	3718      	adds	r7, #24
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b085      	sub	sp, #20
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	881b      	ldrh	r3, [r3, #0]
 800a86e:	68fa      	ldr	r2, [r7, #12]
 800a870:	7812      	ldrb	r2, [r2, #0]
 800a872:	4413      	add	r3, r2
 800a874:	b29a      	uxth	r2, r3
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	461a      	mov	r2, r3
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	4413      	add	r3, r2
 800a884:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a886:	68fb      	ldr	r3, [r7, #12]
}
 800a888:	4618      	mov	r0, r3
 800a88a:	3714      	adds	r7, #20
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a894:	b480      	push	{r7}
 800a896:	b087      	sub	sp, #28
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	781b      	ldrb	r3, [r3, #0]
 800a8a4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a8b2:	8a3b      	ldrh	r3, [r7, #16]
 800a8b4:	021b      	lsls	r3, r3, #8
 800a8b6:	b21a      	sxth	r2, r3
 800a8b8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a8bc:	4313      	orrs	r3, r2
 800a8be:	b21b      	sxth	r3, r3
 800a8c0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a8c2:	89fb      	ldrh	r3, [r7, #14]
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	371c      	adds	r7, #28
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	781b      	ldrb	r3, [r3, #0]
 800a8e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a8e6:	2b40      	cmp	r3, #64	@ 0x40
 800a8e8:	d005      	beq.n	800a8f6 <USBD_StdDevReq+0x26>
 800a8ea:	2b40      	cmp	r3, #64	@ 0x40
 800a8ec:	d857      	bhi.n	800a99e <USBD_StdDevReq+0xce>
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d00f      	beq.n	800a912 <USBD_StdDevReq+0x42>
 800a8f2:	2b20      	cmp	r3, #32
 800a8f4:	d153      	bne.n	800a99e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	32ae      	adds	r2, #174	@ 0xae
 800a900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	6839      	ldr	r1, [r7, #0]
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	4798      	blx	r3
 800a90c:	4603      	mov	r3, r0
 800a90e:	73fb      	strb	r3, [r7, #15]
      break;
 800a910:	e04a      	b.n	800a9a8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	785b      	ldrb	r3, [r3, #1]
 800a916:	2b09      	cmp	r3, #9
 800a918:	d83b      	bhi.n	800a992 <USBD_StdDevReq+0xc2>
 800a91a:	a201      	add	r2, pc, #4	@ (adr r2, 800a920 <USBD_StdDevReq+0x50>)
 800a91c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a920:	0800a975 	.word	0x0800a975
 800a924:	0800a989 	.word	0x0800a989
 800a928:	0800a993 	.word	0x0800a993
 800a92c:	0800a97f 	.word	0x0800a97f
 800a930:	0800a993 	.word	0x0800a993
 800a934:	0800a953 	.word	0x0800a953
 800a938:	0800a949 	.word	0x0800a949
 800a93c:	0800a993 	.word	0x0800a993
 800a940:	0800a96b 	.word	0x0800a96b
 800a944:	0800a95d 	.word	0x0800a95d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a948:	6839      	ldr	r1, [r7, #0]
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 fa3e 	bl	800adcc <USBD_GetDescriptor>
          break;
 800a950:	e024      	b.n	800a99c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a952:	6839      	ldr	r1, [r7, #0]
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f000 fba3 	bl	800b0a0 <USBD_SetAddress>
          break;
 800a95a:	e01f      	b.n	800a99c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a95c:	6839      	ldr	r1, [r7, #0]
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f000 fbe2 	bl	800b128 <USBD_SetConfig>
 800a964:	4603      	mov	r3, r0
 800a966:	73fb      	strb	r3, [r7, #15]
          break;
 800a968:	e018      	b.n	800a99c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a96a:	6839      	ldr	r1, [r7, #0]
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 fc85 	bl	800b27c <USBD_GetConfig>
          break;
 800a972:	e013      	b.n	800a99c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a974:	6839      	ldr	r1, [r7, #0]
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f000 fcb6 	bl	800b2e8 <USBD_GetStatus>
          break;
 800a97c:	e00e      	b.n	800a99c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a97e:	6839      	ldr	r1, [r7, #0]
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 fce5 	bl	800b350 <USBD_SetFeature>
          break;
 800a986:	e009      	b.n	800a99c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a988:	6839      	ldr	r1, [r7, #0]
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fd09 	bl	800b3a2 <USBD_ClrFeature>
          break;
 800a990:	e004      	b.n	800a99c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fd60 	bl	800b45a <USBD_CtlError>
          break;
 800a99a:	bf00      	nop
      }
      break;
 800a99c:	e004      	b.n	800a9a8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a99e:	6839      	ldr	r1, [r7, #0]
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f000 fd5a 	bl	800b45a <USBD_CtlError>
      break;
 800a9a6:	bf00      	nop
  }

  return ret;
 800a9a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3710      	adds	r7, #16
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}
 800a9b2:	bf00      	nop

0800a9b4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a9ca:	2b40      	cmp	r3, #64	@ 0x40
 800a9cc:	d005      	beq.n	800a9da <USBD_StdItfReq+0x26>
 800a9ce:	2b40      	cmp	r3, #64	@ 0x40
 800a9d0:	d852      	bhi.n	800aa78 <USBD_StdItfReq+0xc4>
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d001      	beq.n	800a9da <USBD_StdItfReq+0x26>
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	d14e      	bne.n	800aa78 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d840      	bhi.n	800aa6a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	889b      	ldrh	r3, [r3, #4]
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d836      	bhi.n	800aa60 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	889b      	ldrh	r3, [r3, #4]
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f7ff fedc 	bl	800a7b8 <USBD_CoreFindIF>
 800aa00:	4603      	mov	r3, r0
 800aa02:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa04:	7bbb      	ldrb	r3, [r7, #14]
 800aa06:	2bff      	cmp	r3, #255	@ 0xff
 800aa08:	d01d      	beq.n	800aa46 <USBD_StdItfReq+0x92>
 800aa0a:	7bbb      	ldrb	r3, [r7, #14]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d11a      	bne.n	800aa46 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800aa10:	7bba      	ldrb	r2, [r7, #14]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	32ae      	adds	r2, #174	@ 0xae
 800aa16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00f      	beq.n	800aa40 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800aa20:	7bba      	ldrb	r2, [r7, #14]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aa28:	7bba      	ldrb	r2, [r7, #14]
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	32ae      	adds	r2, #174	@ 0xae
 800aa2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	6839      	ldr	r1, [r7, #0]
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	4798      	blx	r3
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa3e:	e004      	b.n	800aa4a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800aa40:	2303      	movs	r3, #3
 800aa42:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800aa44:	e001      	b.n	800aa4a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800aa46:	2303      	movs	r3, #3
 800aa48:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	88db      	ldrh	r3, [r3, #6]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d110      	bne.n	800aa74 <USBD_StdItfReq+0xc0>
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d10d      	bne.n	800aa74 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fddc 	bl	800b616 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa5e:	e009      	b.n	800aa74 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800aa60:	6839      	ldr	r1, [r7, #0]
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 fcf9 	bl	800b45a <USBD_CtlError>
          break;
 800aa68:	e004      	b.n	800aa74 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800aa6a:	6839      	ldr	r1, [r7, #0]
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	f000 fcf4 	bl	800b45a <USBD_CtlError>
          break;
 800aa72:	e000      	b.n	800aa76 <USBD_StdItfReq+0xc2>
          break;
 800aa74:	bf00      	nop
      }
      break;
 800aa76:	e004      	b.n	800aa82 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800aa78:	6839      	ldr	r1, [r7, #0]
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f000 fced 	bl	800b45a <USBD_CtlError>
      break;
 800aa80:	bf00      	nop
  }

  return ret;
 800aa82:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3710      	adds	r7, #16
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b084      	sub	sp, #16
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	889b      	ldrh	r3, [r3, #4]
 800aa9e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aaa8:	2b40      	cmp	r3, #64	@ 0x40
 800aaaa:	d007      	beq.n	800aabc <USBD_StdEPReq+0x30>
 800aaac:	2b40      	cmp	r3, #64	@ 0x40
 800aaae:	f200 8181 	bhi.w	800adb4 <USBD_StdEPReq+0x328>
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d02a      	beq.n	800ab0c <USBD_StdEPReq+0x80>
 800aab6:	2b20      	cmp	r3, #32
 800aab8:	f040 817c 	bne.w	800adb4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800aabc:	7bbb      	ldrb	r3, [r7, #14]
 800aabe:	4619      	mov	r1, r3
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff fe86 	bl	800a7d2 <USBD_CoreFindEP>
 800aac6:	4603      	mov	r3, r0
 800aac8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aaca:	7b7b      	ldrb	r3, [r7, #13]
 800aacc:	2bff      	cmp	r3, #255	@ 0xff
 800aace:	f000 8176 	beq.w	800adbe <USBD_StdEPReq+0x332>
 800aad2:	7b7b      	ldrb	r3, [r7, #13]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	f040 8172 	bne.w	800adbe <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800aada:	7b7a      	ldrb	r2, [r7, #13]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800aae2:	7b7a      	ldrb	r2, [r7, #13]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	32ae      	adds	r2, #174	@ 0xae
 800aae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	f000 8165 	beq.w	800adbe <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800aaf4:	7b7a      	ldrb	r2, [r7, #13]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	32ae      	adds	r2, #174	@ 0xae
 800aafa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aafe:	689b      	ldr	r3, [r3, #8]
 800ab00:	6839      	ldr	r1, [r7, #0]
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	4798      	blx	r3
 800ab06:	4603      	mov	r3, r0
 800ab08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ab0a:	e158      	b.n	800adbe <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	785b      	ldrb	r3, [r3, #1]
 800ab10:	2b03      	cmp	r3, #3
 800ab12:	d008      	beq.n	800ab26 <USBD_StdEPReq+0x9a>
 800ab14:	2b03      	cmp	r3, #3
 800ab16:	f300 8147 	bgt.w	800ada8 <USBD_StdEPReq+0x31c>
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	f000 809b 	beq.w	800ac56 <USBD_StdEPReq+0x1ca>
 800ab20:	2b01      	cmp	r3, #1
 800ab22:	d03c      	beq.n	800ab9e <USBD_StdEPReq+0x112>
 800ab24:	e140      	b.n	800ada8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab2c:	b2db      	uxtb	r3, r3
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	d002      	beq.n	800ab38 <USBD_StdEPReq+0xac>
 800ab32:	2b03      	cmp	r3, #3
 800ab34:	d016      	beq.n	800ab64 <USBD_StdEPReq+0xd8>
 800ab36:	e02c      	b.n	800ab92 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab38:	7bbb      	ldrb	r3, [r7, #14]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00d      	beq.n	800ab5a <USBD_StdEPReq+0xce>
 800ab3e:	7bbb      	ldrb	r3, [r7, #14]
 800ab40:	2b80      	cmp	r3, #128	@ 0x80
 800ab42:	d00a      	beq.n	800ab5a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
 800ab46:	4619      	mov	r1, r3
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f001 f983 	bl	800be54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab4e:	2180      	movs	r1, #128	@ 0x80
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f001 f97f 	bl	800be54 <USBD_LL_StallEP>
 800ab56:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab58:	e020      	b.n	800ab9c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ab5a:	6839      	ldr	r1, [r7, #0]
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 fc7c 	bl	800b45a <USBD_CtlError>
              break;
 800ab62:	e01b      	b.n	800ab9c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	885b      	ldrh	r3, [r3, #2]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10e      	bne.n	800ab8a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00b      	beq.n	800ab8a <USBD_StdEPReq+0xfe>
 800ab72:	7bbb      	ldrb	r3, [r7, #14]
 800ab74:	2b80      	cmp	r3, #128	@ 0x80
 800ab76:	d008      	beq.n	800ab8a <USBD_StdEPReq+0xfe>
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	88db      	ldrh	r3, [r3, #6]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d104      	bne.n	800ab8a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ab80:	7bbb      	ldrb	r3, [r7, #14]
 800ab82:	4619      	mov	r1, r3
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f001 f965 	bl	800be54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 fd43 	bl	800b616 <USBD_CtlSendStatus>

              break;
 800ab90:	e004      	b.n	800ab9c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ab92:	6839      	ldr	r1, [r7, #0]
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 fc60 	bl	800b45a <USBD_CtlError>
              break;
 800ab9a:	bf00      	nop
          }
          break;
 800ab9c:	e109      	b.n	800adb2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	2b02      	cmp	r3, #2
 800aba8:	d002      	beq.n	800abb0 <USBD_StdEPReq+0x124>
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d016      	beq.n	800abdc <USBD_StdEPReq+0x150>
 800abae:	e04b      	b.n	800ac48 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abb0:	7bbb      	ldrb	r3, [r7, #14]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d00d      	beq.n	800abd2 <USBD_StdEPReq+0x146>
 800abb6:	7bbb      	ldrb	r3, [r7, #14]
 800abb8:	2b80      	cmp	r3, #128	@ 0x80
 800abba:	d00a      	beq.n	800abd2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800abbc:	7bbb      	ldrb	r3, [r7, #14]
 800abbe:	4619      	mov	r1, r3
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f001 f947 	bl	800be54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800abc6:	2180      	movs	r1, #128	@ 0x80
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f001 f943 	bl	800be54 <USBD_LL_StallEP>
 800abce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800abd0:	e040      	b.n	800ac54 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800abd2:	6839      	ldr	r1, [r7, #0]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fc40 	bl	800b45a <USBD_CtlError>
              break;
 800abda:	e03b      	b.n	800ac54 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	885b      	ldrh	r3, [r3, #2]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d136      	bne.n	800ac52 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800abe4:	7bbb      	ldrb	r3, [r7, #14]
 800abe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800abea:	2b00      	cmp	r3, #0
 800abec:	d004      	beq.n	800abf8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800abee:	7bbb      	ldrb	r3, [r7, #14]
 800abf0:	4619      	mov	r1, r3
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f001 f94d 	bl	800be92 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fd0c 	bl	800b616 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800abfe:	7bbb      	ldrb	r3, [r7, #14]
 800ac00:	4619      	mov	r1, r3
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f7ff fde5 	bl	800a7d2 <USBD_CoreFindEP>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac0c:	7b7b      	ldrb	r3, [r7, #13]
 800ac0e:	2bff      	cmp	r3, #255	@ 0xff
 800ac10:	d01f      	beq.n	800ac52 <USBD_StdEPReq+0x1c6>
 800ac12:	7b7b      	ldrb	r3, [r7, #13]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d11c      	bne.n	800ac52 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ac18:	7b7a      	ldrb	r2, [r7, #13]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ac20:	7b7a      	ldrb	r2, [r7, #13]
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	32ae      	adds	r2, #174	@ 0xae
 800ac26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac2a:	689b      	ldr	r3, [r3, #8]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d010      	beq.n	800ac52 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ac30:	7b7a      	ldrb	r2, [r7, #13]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	32ae      	adds	r2, #174	@ 0xae
 800ac36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	6839      	ldr	r1, [r7, #0]
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	4798      	blx	r3
 800ac42:	4603      	mov	r3, r0
 800ac44:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ac46:	e004      	b.n	800ac52 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f000 fc05 	bl	800b45a <USBD_CtlError>
              break;
 800ac50:	e000      	b.n	800ac54 <USBD_StdEPReq+0x1c8>
              break;
 800ac52:	bf00      	nop
          }
          break;
 800ac54:	e0ad      	b.n	800adb2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	2b02      	cmp	r3, #2
 800ac60:	d002      	beq.n	800ac68 <USBD_StdEPReq+0x1dc>
 800ac62:	2b03      	cmp	r3, #3
 800ac64:	d033      	beq.n	800acce <USBD_StdEPReq+0x242>
 800ac66:	e099      	b.n	800ad9c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac68:	7bbb      	ldrb	r3, [r7, #14]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d007      	beq.n	800ac7e <USBD_StdEPReq+0x1f2>
 800ac6e:	7bbb      	ldrb	r3, [r7, #14]
 800ac70:	2b80      	cmp	r3, #128	@ 0x80
 800ac72:	d004      	beq.n	800ac7e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ac74:	6839      	ldr	r1, [r7, #0]
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 fbef 	bl	800b45a <USBD_CtlError>
                break;
 800ac7c:	e093      	b.n	800ada6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	da0b      	bge.n	800ac9e <USBD_StdEPReq+0x212>
 800ac86:	7bbb      	ldrb	r3, [r7, #14]
 800ac88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac8c:	4613      	mov	r3, r2
 800ac8e:	009b      	lsls	r3, r3, #2
 800ac90:	4413      	add	r3, r2
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	3310      	adds	r3, #16
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	4413      	add	r3, r2
 800ac9a:	3304      	adds	r3, #4
 800ac9c:	e00b      	b.n	800acb6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac9e:	7bbb      	ldrb	r3, [r7, #14]
 800aca0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aca4:	4613      	mov	r3, r2
 800aca6:	009b      	lsls	r3, r3, #2
 800aca8:	4413      	add	r3, r2
 800acaa:	009b      	lsls	r3, r3, #2
 800acac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	4413      	add	r3, r2
 800acb4:	3304      	adds	r3, #4
 800acb6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	2200      	movs	r2, #0
 800acbc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	330e      	adds	r3, #14
 800acc2:	2202      	movs	r2, #2
 800acc4:	4619      	mov	r1, r3
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f000 fc44 	bl	800b554 <USBD_CtlSendData>
              break;
 800accc:	e06b      	b.n	800ada6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800acce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	da11      	bge.n	800acfa <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800acd6:	7bbb      	ldrb	r3, [r7, #14]
 800acd8:	f003 020f 	and.w	r2, r3, #15
 800acdc:	6879      	ldr	r1, [r7, #4]
 800acde:	4613      	mov	r3, r2
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	4413      	add	r3, r2
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	440b      	add	r3, r1
 800ace8:	3323      	adds	r3, #35	@ 0x23
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d117      	bne.n	800ad20 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800acf0:	6839      	ldr	r1, [r7, #0]
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 fbb1 	bl	800b45a <USBD_CtlError>
                  break;
 800acf8:	e055      	b.n	800ada6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800acfa:	7bbb      	ldrb	r3, [r7, #14]
 800acfc:	f003 020f 	and.w	r2, r3, #15
 800ad00:	6879      	ldr	r1, [r7, #4]
 800ad02:	4613      	mov	r3, r2
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	4413      	add	r3, r2
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	440b      	add	r3, r1
 800ad0c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d104      	bne.n	800ad20 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800ad16:	6839      	ldr	r1, [r7, #0]
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f000 fb9e 	bl	800b45a <USBD_CtlError>
                  break;
 800ad1e:	e042      	b.n	800ada6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	da0b      	bge.n	800ad40 <USBD_StdEPReq+0x2b4>
 800ad28:	7bbb      	ldrb	r3, [r7, #14]
 800ad2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad2e:	4613      	mov	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	4413      	add	r3, r2
 800ad34:	009b      	lsls	r3, r3, #2
 800ad36:	3310      	adds	r3, #16
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	4413      	add	r3, r2
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	e00b      	b.n	800ad58 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad40:	7bbb      	ldrb	r3, [r7, #14]
 800ad42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad46:	4613      	mov	r3, r2
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	4413      	add	r3, r2
 800ad4c:	009b      	lsls	r3, r3, #2
 800ad4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	4413      	add	r3, r2
 800ad56:	3304      	adds	r3, #4
 800ad58:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad5a:	7bbb      	ldrb	r3, [r7, #14]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d002      	beq.n	800ad66 <USBD_StdEPReq+0x2da>
 800ad60:	7bbb      	ldrb	r3, [r7, #14]
 800ad62:	2b80      	cmp	r3, #128	@ 0x80
 800ad64:	d103      	bne.n	800ad6e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	739a      	strb	r2, [r3, #14]
 800ad6c:	e00e      	b.n	800ad8c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ad6e:	7bbb      	ldrb	r3, [r7, #14]
 800ad70:	4619      	mov	r1, r3
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 f8ac 	bl	800bed0 <USBD_LL_IsStallEP>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d003      	beq.n	800ad86 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	2201      	movs	r2, #1
 800ad82:	739a      	strb	r2, [r3, #14]
 800ad84:	e002      	b.n	800ad8c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	330e      	adds	r3, #14
 800ad90:	2202      	movs	r2, #2
 800ad92:	4619      	mov	r1, r3
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 fbdd 	bl	800b554 <USBD_CtlSendData>
              break;
 800ad9a:	e004      	b.n	800ada6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800ad9c:	6839      	ldr	r1, [r7, #0]
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fb5b 	bl	800b45a <USBD_CtlError>
              break;
 800ada4:	bf00      	nop
          }
          break;
 800ada6:	e004      	b.n	800adb2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800ada8:	6839      	ldr	r1, [r7, #0]
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 fb55 	bl	800b45a <USBD_CtlError>
          break;
 800adb0:	bf00      	nop
      }
      break;
 800adb2:	e005      	b.n	800adc0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800adb4:	6839      	ldr	r1, [r7, #0]
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 fb4f 	bl	800b45a <USBD_CtlError>
      break;
 800adbc:	e000      	b.n	800adc0 <USBD_StdEPReq+0x334>
      break;
 800adbe:	bf00      	nop
  }

  return ret;
 800adc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
	...

0800adcc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
 800add4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800add6:	2300      	movs	r3, #0
 800add8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800adda:	2300      	movs	r3, #0
 800addc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800adde:	2300      	movs	r3, #0
 800ade0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	885b      	ldrh	r3, [r3, #2]
 800ade6:	0a1b      	lsrs	r3, r3, #8
 800ade8:	b29b      	uxth	r3, r3
 800adea:	3b01      	subs	r3, #1
 800adec:	2b06      	cmp	r3, #6
 800adee:	f200 8128 	bhi.w	800b042 <USBD_GetDescriptor+0x276>
 800adf2:	a201      	add	r2, pc, #4	@ (adr r2, 800adf8 <USBD_GetDescriptor+0x2c>)
 800adf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf8:	0800ae15 	.word	0x0800ae15
 800adfc:	0800ae2d 	.word	0x0800ae2d
 800ae00:	0800ae6d 	.word	0x0800ae6d
 800ae04:	0800b043 	.word	0x0800b043
 800ae08:	0800b043 	.word	0x0800b043
 800ae0c:	0800afe3 	.word	0x0800afe3
 800ae10:	0800b00f 	.word	0x0800b00f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	687a      	ldr	r2, [r7, #4]
 800ae1e:	7c12      	ldrb	r2, [r2, #16]
 800ae20:	f107 0108 	add.w	r1, r7, #8
 800ae24:	4610      	mov	r0, r2
 800ae26:	4798      	blx	r3
 800ae28:	60f8      	str	r0, [r7, #12]
      break;
 800ae2a:	e112      	b.n	800b052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	7c1b      	ldrb	r3, [r3, #16]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10d      	bne.n	800ae50 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae3c:	f107 0208 	add.w	r2, r7, #8
 800ae40:	4610      	mov	r0, r2
 800ae42:	4798      	blx	r3
 800ae44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	3301      	adds	r3, #1
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae4e:	e100      	b.n	800b052 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae58:	f107 0208 	add.w	r2, r7, #8
 800ae5c:	4610      	mov	r0, r2
 800ae5e:	4798      	blx	r3
 800ae60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	3301      	adds	r3, #1
 800ae66:	2202      	movs	r2, #2
 800ae68:	701a      	strb	r2, [r3, #0]
      break;
 800ae6a:	e0f2      	b.n	800b052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	885b      	ldrh	r3, [r3, #2]
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	2b05      	cmp	r3, #5
 800ae74:	f200 80ac 	bhi.w	800afd0 <USBD_GetDescriptor+0x204>
 800ae78:	a201      	add	r2, pc, #4	@ (adr r2, 800ae80 <USBD_GetDescriptor+0xb4>)
 800ae7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae7e:	bf00      	nop
 800ae80:	0800ae99 	.word	0x0800ae99
 800ae84:	0800aecd 	.word	0x0800aecd
 800ae88:	0800af01 	.word	0x0800af01
 800ae8c:	0800af35 	.word	0x0800af35
 800ae90:	0800af69 	.word	0x0800af69
 800ae94:	0800af9d 	.word	0x0800af9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d00b      	beq.n	800aebc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	687a      	ldr	r2, [r7, #4]
 800aeae:	7c12      	ldrb	r2, [r2, #16]
 800aeb0:	f107 0108 	add.w	r1, r7, #8
 800aeb4:	4610      	mov	r0, r2
 800aeb6:	4798      	blx	r3
 800aeb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeba:	e091      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aebc:	6839      	ldr	r1, [r7, #0]
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 facb 	bl	800b45a <USBD_CtlError>
            err++;
 800aec4:	7afb      	ldrb	r3, [r7, #11]
 800aec6:	3301      	adds	r3, #1
 800aec8:	72fb      	strb	r3, [r7, #11]
          break;
 800aeca:	e089      	b.n	800afe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00b      	beq.n	800aef0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	687a      	ldr	r2, [r7, #4]
 800aee2:	7c12      	ldrb	r2, [r2, #16]
 800aee4:	f107 0108 	add.w	r1, r7, #8
 800aee8:	4610      	mov	r0, r2
 800aeea:	4798      	blx	r3
 800aeec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeee:	e077      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aef0:	6839      	ldr	r1, [r7, #0]
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 fab1 	bl	800b45a <USBD_CtlError>
            err++;
 800aef8:	7afb      	ldrb	r3, [r7, #11]
 800aefa:	3301      	adds	r3, #1
 800aefc:	72fb      	strb	r3, [r7, #11]
          break;
 800aefe:	e06f      	b.n	800afe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af06:	68db      	ldr	r3, [r3, #12]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d00b      	beq.n	800af24 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	687a      	ldr	r2, [r7, #4]
 800af16:	7c12      	ldrb	r2, [r2, #16]
 800af18:	f107 0108 	add.w	r1, r7, #8
 800af1c:	4610      	mov	r0, r2
 800af1e:	4798      	blx	r3
 800af20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af22:	e05d      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af24:	6839      	ldr	r1, [r7, #0]
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fa97 	bl	800b45a <USBD_CtlError>
            err++;
 800af2c:	7afb      	ldrb	r3, [r7, #11]
 800af2e:	3301      	adds	r3, #1
 800af30:	72fb      	strb	r3, [r7, #11]
          break;
 800af32:	e055      	b.n	800afe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af3a:	691b      	ldr	r3, [r3, #16]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d00b      	beq.n	800af58 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af46:	691b      	ldr	r3, [r3, #16]
 800af48:	687a      	ldr	r2, [r7, #4]
 800af4a:	7c12      	ldrb	r2, [r2, #16]
 800af4c:	f107 0108 	add.w	r1, r7, #8
 800af50:	4610      	mov	r0, r2
 800af52:	4798      	blx	r3
 800af54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af56:	e043      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af58:	6839      	ldr	r1, [r7, #0]
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f000 fa7d 	bl	800b45a <USBD_CtlError>
            err++;
 800af60:	7afb      	ldrb	r3, [r7, #11]
 800af62:	3301      	adds	r3, #1
 800af64:	72fb      	strb	r3, [r7, #11]
          break;
 800af66:	e03b      	b.n	800afe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af6e:	695b      	ldr	r3, [r3, #20]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d00b      	beq.n	800af8c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800af7a:	695b      	ldr	r3, [r3, #20]
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	7c12      	ldrb	r2, [r2, #16]
 800af80:	f107 0108 	add.w	r1, r7, #8
 800af84:	4610      	mov	r0, r2
 800af86:	4798      	blx	r3
 800af88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af8a:	e029      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af8c:	6839      	ldr	r1, [r7, #0]
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 fa63 	bl	800b45a <USBD_CtlError>
            err++;
 800af94:	7afb      	ldrb	r3, [r7, #11]
 800af96:	3301      	adds	r3, #1
 800af98:	72fb      	strb	r3, [r7, #11]
          break;
 800af9a:	e021      	b.n	800afe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afa2:	699b      	ldr	r3, [r3, #24]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d00b      	beq.n	800afc0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afae:	699b      	ldr	r3, [r3, #24]
 800afb0:	687a      	ldr	r2, [r7, #4]
 800afb2:	7c12      	ldrb	r2, [r2, #16]
 800afb4:	f107 0108 	add.w	r1, r7, #8
 800afb8:	4610      	mov	r0, r2
 800afba:	4798      	blx	r3
 800afbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afbe:	e00f      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afc0:	6839      	ldr	r1, [r7, #0]
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f000 fa49 	bl	800b45a <USBD_CtlError>
            err++;
 800afc8:	7afb      	ldrb	r3, [r7, #11]
 800afca:	3301      	adds	r3, #1
 800afcc:	72fb      	strb	r3, [r7, #11]
          break;
 800afce:	e007      	b.n	800afe0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800afd0:	6839      	ldr	r1, [r7, #0]
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 fa41 	bl	800b45a <USBD_CtlError>
          err++;
 800afd8:	7afb      	ldrb	r3, [r7, #11]
 800afda:	3301      	adds	r3, #1
 800afdc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800afde:	bf00      	nop
      }
      break;
 800afe0:	e037      	b.n	800b052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	7c1b      	ldrb	r3, [r3, #16]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d109      	bne.n	800affe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aff2:	f107 0208 	add.w	r2, r7, #8
 800aff6:	4610      	mov	r0, r2
 800aff8:	4798      	blx	r3
 800affa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800affc:	e029      	b.n	800b052 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800affe:	6839      	ldr	r1, [r7, #0]
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 fa2a 	bl	800b45a <USBD_CtlError>
        err++;
 800b006:	7afb      	ldrb	r3, [r7, #11]
 800b008:	3301      	adds	r3, #1
 800b00a:	72fb      	strb	r3, [r7, #11]
      break;
 800b00c:	e021      	b.n	800b052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	7c1b      	ldrb	r3, [r3, #16]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d10d      	bne.n	800b032 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b01c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b01e:	f107 0208 	add.w	r2, r7, #8
 800b022:	4610      	mov	r0, r2
 800b024:	4798      	blx	r3
 800b026:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	3301      	adds	r3, #1
 800b02c:	2207      	movs	r2, #7
 800b02e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b030:	e00f      	b.n	800b052 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b032:	6839      	ldr	r1, [r7, #0]
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f000 fa10 	bl	800b45a <USBD_CtlError>
        err++;
 800b03a:	7afb      	ldrb	r3, [r7, #11]
 800b03c:	3301      	adds	r3, #1
 800b03e:	72fb      	strb	r3, [r7, #11]
      break;
 800b040:	e007      	b.n	800b052 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b042:	6839      	ldr	r1, [r7, #0]
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 fa08 	bl	800b45a <USBD_CtlError>
      err++;
 800b04a:	7afb      	ldrb	r3, [r7, #11]
 800b04c:	3301      	adds	r3, #1
 800b04e:	72fb      	strb	r3, [r7, #11]
      break;
 800b050:	bf00      	nop
  }

  if (err != 0U)
 800b052:	7afb      	ldrb	r3, [r7, #11]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d11e      	bne.n	800b096 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	88db      	ldrh	r3, [r3, #6]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d016      	beq.n	800b08e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b060:	893b      	ldrh	r3, [r7, #8]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d00e      	beq.n	800b084 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	88da      	ldrh	r2, [r3, #6]
 800b06a:	893b      	ldrh	r3, [r7, #8]
 800b06c:	4293      	cmp	r3, r2
 800b06e:	bf28      	it	cs
 800b070:	4613      	movcs	r3, r2
 800b072:	b29b      	uxth	r3, r3
 800b074:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b076:	893b      	ldrh	r3, [r7, #8]
 800b078:	461a      	mov	r2, r3
 800b07a:	68f9      	ldr	r1, [r7, #12]
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 fa69 	bl	800b554 <USBD_CtlSendData>
 800b082:	e009      	b.n	800b098 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b084:	6839      	ldr	r1, [r7, #0]
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f9e7 	bl	800b45a <USBD_CtlError>
 800b08c:	e004      	b.n	800b098 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f000 fac1 	bl	800b616 <USBD_CtlSendStatus>
 800b094:	e000      	b.n	800b098 <USBD_GetDescriptor+0x2cc>
    return;
 800b096:	bf00      	nop
  }
}
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop

0800b0a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b084      	sub	sp, #16
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
 800b0a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	889b      	ldrh	r3, [r3, #4]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d131      	bne.n	800b116 <USBD_SetAddress+0x76>
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	88db      	ldrh	r3, [r3, #6]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d12d      	bne.n	800b116 <USBD_SetAddress+0x76>
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	885b      	ldrh	r3, [r3, #2]
 800b0be:	2b7f      	cmp	r3, #127	@ 0x7f
 800b0c0:	d829      	bhi.n	800b116 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	885b      	ldrh	r3, [r3, #2]
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0d4:	b2db      	uxtb	r3, r3
 800b0d6:	2b03      	cmp	r3, #3
 800b0d8:	d104      	bne.n	800b0e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 f9bc 	bl	800b45a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0e2:	e01d      	b.n	800b120 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	7bfa      	ldrb	r2, [r7, #15]
 800b0e8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b0ec:	7bfb      	ldrb	r3, [r7, #15]
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 ff19 	bl	800bf28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 fa8d 	bl	800b616 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b0fc:	7bfb      	ldrb	r3, [r7, #15]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d004      	beq.n	800b10c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2202      	movs	r2, #2
 800b106:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b10a:	e009      	b.n	800b120 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2201      	movs	r2, #1
 800b110:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b114:	e004      	b.n	800b120 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b116:	6839      	ldr	r1, [r7, #0]
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 f99e 	bl	800b45a <USBD_CtlError>
  }
}
 800b11e:	bf00      	nop
 800b120:	bf00      	nop
 800b122:	3710      	adds	r7, #16
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b132:	2300      	movs	r3, #0
 800b134:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	885b      	ldrh	r3, [r3, #2]
 800b13a:	b2da      	uxtb	r2, r3
 800b13c:	4b4e      	ldr	r3, [pc, #312]	@ (800b278 <USBD_SetConfig+0x150>)
 800b13e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b140:	4b4d      	ldr	r3, [pc, #308]	@ (800b278 <USBD_SetConfig+0x150>)
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	2b01      	cmp	r3, #1
 800b146:	d905      	bls.n	800b154 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b148:	6839      	ldr	r1, [r7, #0]
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f985 	bl	800b45a <USBD_CtlError>
    return USBD_FAIL;
 800b150:	2303      	movs	r3, #3
 800b152:	e08c      	b.n	800b26e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	2b02      	cmp	r3, #2
 800b15e:	d002      	beq.n	800b166 <USBD_SetConfig+0x3e>
 800b160:	2b03      	cmp	r3, #3
 800b162:	d029      	beq.n	800b1b8 <USBD_SetConfig+0x90>
 800b164:	e075      	b.n	800b252 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b166:	4b44      	ldr	r3, [pc, #272]	@ (800b278 <USBD_SetConfig+0x150>)
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d020      	beq.n	800b1b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b16e:	4b42      	ldr	r3, [pc, #264]	@ (800b278 <USBD_SetConfig+0x150>)
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	461a      	mov	r2, r3
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b178:	4b3f      	ldr	r3, [pc, #252]	@ (800b278 <USBD_SetConfig+0x150>)
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	4619      	mov	r1, r3
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f7fe ffcf 	bl	800a122 <USBD_SetClassConfig>
 800b184:	4603      	mov	r3, r0
 800b186:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b188:	7bfb      	ldrb	r3, [r7, #15]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d008      	beq.n	800b1a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b18e:	6839      	ldr	r1, [r7, #0]
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 f962 	bl	800b45a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2202      	movs	r2, #2
 800b19a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b19e:	e065      	b.n	800b26c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 fa38 	bl	800b616 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2203      	movs	r2, #3
 800b1aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b1ae:	e05d      	b.n	800b26c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fa30 	bl	800b616 <USBD_CtlSendStatus>
      break;
 800b1b6:	e059      	b.n	800b26c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b1b8:	4b2f      	ldr	r3, [pc, #188]	@ (800b278 <USBD_SetConfig+0x150>)
 800b1ba:	781b      	ldrb	r3, [r3, #0]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d112      	bne.n	800b1e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2202      	movs	r2, #2
 800b1c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b1c8:	4b2b      	ldr	r3, [pc, #172]	@ (800b278 <USBD_SetConfig+0x150>)
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b1d2:	4b29      	ldr	r3, [pc, #164]	@ (800b278 <USBD_SetConfig+0x150>)
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f7fe ffbe 	bl	800a15a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f000 fa19 	bl	800b616 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b1e4:	e042      	b.n	800b26c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b1e6:	4b24      	ldr	r3, [pc, #144]	@ (800b278 <USBD_SetConfig+0x150>)
 800b1e8:	781b      	ldrb	r3, [r3, #0]
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	429a      	cmp	r2, r3
 800b1f2:	d02a      	beq.n	800b24a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	685b      	ldr	r3, [r3, #4]
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	6878      	ldr	r0, [r7, #4]
 800b1fe:	f7fe ffac 	bl	800a15a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b202:	4b1d      	ldr	r3, [pc, #116]	@ (800b278 <USBD_SetConfig+0x150>)
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	461a      	mov	r2, r3
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b20c:	4b1a      	ldr	r3, [pc, #104]	@ (800b278 <USBD_SetConfig+0x150>)
 800b20e:	781b      	ldrb	r3, [r3, #0]
 800b210:	4619      	mov	r1, r3
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	f7fe ff85 	bl	800a122 <USBD_SetClassConfig>
 800b218:	4603      	mov	r3, r0
 800b21a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b21c:	7bfb      	ldrb	r3, [r7, #15]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d00f      	beq.n	800b242 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b222:	6839      	ldr	r1, [r7, #0]
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 f918 	bl	800b45a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	685b      	ldr	r3, [r3, #4]
 800b22e:	b2db      	uxtb	r3, r3
 800b230:	4619      	mov	r1, r3
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f7fe ff91 	bl	800a15a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2202      	movs	r2, #2
 800b23c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b240:	e014      	b.n	800b26c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 f9e7 	bl	800b616 <USBD_CtlSendStatus>
      break;
 800b248:	e010      	b.n	800b26c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 f9e3 	bl	800b616 <USBD_CtlSendStatus>
      break;
 800b250:	e00c      	b.n	800b26c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b252:	6839      	ldr	r1, [r7, #0]
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f000 f900 	bl	800b45a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b25a:	4b07      	ldr	r3, [pc, #28]	@ (800b278 <USBD_SetConfig+0x150>)
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	4619      	mov	r1, r3
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f7fe ff7a 	bl	800a15a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b266:	2303      	movs	r3, #3
 800b268:	73fb      	strb	r3, [r7, #15]
      break;
 800b26a:	bf00      	nop
  }

  return ret;
 800b26c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	20000438 	.word	0x20000438

0800b27c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	88db      	ldrh	r3, [r3, #6]
 800b28a:	2b01      	cmp	r3, #1
 800b28c:	d004      	beq.n	800b298 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b28e:	6839      	ldr	r1, [r7, #0]
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f000 f8e2 	bl	800b45a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b296:	e023      	b.n	800b2e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b02      	cmp	r3, #2
 800b2a2:	dc02      	bgt.n	800b2aa <USBD_GetConfig+0x2e>
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	dc03      	bgt.n	800b2b0 <USBD_GetConfig+0x34>
 800b2a8:	e015      	b.n	800b2d6 <USBD_GetConfig+0x5a>
 800b2aa:	2b03      	cmp	r3, #3
 800b2ac:	d00b      	beq.n	800b2c6 <USBD_GetConfig+0x4a>
 800b2ae:	e012      	b.n	800b2d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	3308      	adds	r3, #8
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	4619      	mov	r1, r3
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 f948 	bl	800b554 <USBD_CtlSendData>
        break;
 800b2c4:	e00c      	b.n	800b2e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	3304      	adds	r3, #4
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f940 	bl	800b554 <USBD_CtlSendData>
        break;
 800b2d4:	e004      	b.n	800b2e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b2d6:	6839      	ldr	r1, [r7, #0]
 800b2d8:	6878      	ldr	r0, [r7, #4]
 800b2da:	f000 f8be 	bl	800b45a <USBD_CtlError>
        break;
 800b2de:	bf00      	nop
}
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b2f8:	b2db      	uxtb	r3, r3
 800b2fa:	3b01      	subs	r3, #1
 800b2fc:	2b02      	cmp	r3, #2
 800b2fe:	d81e      	bhi.n	800b33e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	88db      	ldrh	r3, [r3, #6]
 800b304:	2b02      	cmp	r3, #2
 800b306:	d004      	beq.n	800b312 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b308:	6839      	ldr	r1, [r7, #0]
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f000 f8a5 	bl	800b45a <USBD_CtlError>
        break;
 800b310:	e01a      	b.n	800b348 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2201      	movs	r2, #1
 800b316:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d005      	beq.n	800b32e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	f043 0202 	orr.w	r2, r3, #2
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	330c      	adds	r3, #12
 800b332:	2202      	movs	r2, #2
 800b334:	4619      	mov	r1, r3
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	f000 f90c 	bl	800b554 <USBD_CtlSendData>
      break;
 800b33c:	e004      	b.n	800b348 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b33e:	6839      	ldr	r1, [r7, #0]
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f000 f88a 	bl	800b45a <USBD_CtlError>
      break;
 800b346:	bf00      	nop
  }
}
 800b348:	bf00      	nop
 800b34a:	3708      	adds	r7, #8
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}

0800b350 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b082      	sub	sp, #8
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	885b      	ldrh	r3, [r3, #2]
 800b35e:	2b01      	cmp	r3, #1
 800b360:	d107      	bne.n	800b372 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2201      	movs	r2, #1
 800b366:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	f000 f953 	bl	800b616 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b370:	e013      	b.n	800b39a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	885b      	ldrh	r3, [r3, #2]
 800b376:	2b02      	cmp	r3, #2
 800b378:	d10b      	bne.n	800b392 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	889b      	ldrh	r3, [r3, #4]
 800b37e:	0a1b      	lsrs	r3, r3, #8
 800b380:	b29b      	uxth	r3, r3
 800b382:	b2da      	uxtb	r2, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f000 f943 	bl	800b616 <USBD_CtlSendStatus>
}
 800b390:	e003      	b.n	800b39a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b392:	6839      	ldr	r1, [r7, #0]
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f000 f860 	bl	800b45a <USBD_CtlError>
}
 800b39a:	bf00      	nop
 800b39c:	3708      	adds	r7, #8
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}

0800b3a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3a2:	b580      	push	{r7, lr}
 800b3a4:	b082      	sub	sp, #8
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	6078      	str	r0, [r7, #4]
 800b3aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	3b01      	subs	r3, #1
 800b3b6:	2b02      	cmp	r3, #2
 800b3b8:	d80b      	bhi.n	800b3d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	885b      	ldrh	r3, [r3, #2]
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	d10c      	bne.n	800b3dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 f923 	bl	800b616 <USBD_CtlSendStatus>
      }
      break;
 800b3d0:	e004      	b.n	800b3dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b3d2:	6839      	ldr	r1, [r7, #0]
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 f840 	bl	800b45a <USBD_CtlError>
      break;
 800b3da:	e000      	b.n	800b3de <USBD_ClrFeature+0x3c>
      break;
 800b3dc:	bf00      	nop
  }
}
 800b3de:	bf00      	nop
 800b3e0:	3708      	adds	r7, #8
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}

0800b3e6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b3e6:	b580      	push	{r7, lr}
 800b3e8:	b084      	sub	sp, #16
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
 800b3ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	781a      	ldrb	r2, [r3, #0]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	3301      	adds	r3, #1
 800b400:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	781a      	ldrb	r2, [r3, #0]
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	3301      	adds	r3, #1
 800b40e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b410:	68f8      	ldr	r0, [r7, #12]
 800b412:	f7ff fa3f 	bl	800a894 <SWAPBYTE>
 800b416:	4603      	mov	r3, r0
 800b418:	461a      	mov	r2, r3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	3301      	adds	r3, #1
 800b422:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	3301      	adds	r3, #1
 800b428:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b42a:	68f8      	ldr	r0, [r7, #12]
 800b42c:	f7ff fa32 	bl	800a894 <SWAPBYTE>
 800b430:	4603      	mov	r3, r0
 800b432:	461a      	mov	r2, r3
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	3301      	adds	r3, #1
 800b43c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	3301      	adds	r3, #1
 800b442:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b444:	68f8      	ldr	r0, [r7, #12]
 800b446:	f7ff fa25 	bl	800a894 <SWAPBYTE>
 800b44a:	4603      	mov	r3, r0
 800b44c:	461a      	mov	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	80da      	strh	r2, [r3, #6]
}
 800b452:	bf00      	nop
 800b454:	3710      	adds	r7, #16
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b082      	sub	sp, #8
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
 800b462:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b464:	2180      	movs	r1, #128	@ 0x80
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f000 fcf4 	bl	800be54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b46c:	2100      	movs	r1, #0
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 fcf0 	bl	800be54 <USBD_LL_StallEP>
}
 800b474:	bf00      	nop
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}

0800b47c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b086      	sub	sp, #24
 800b480:	af00      	add	r7, sp, #0
 800b482:	60f8      	str	r0, [r7, #12]
 800b484:	60b9      	str	r1, [r7, #8]
 800b486:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b488:	2300      	movs	r3, #0
 800b48a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d042      	beq.n	800b518 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b496:	6938      	ldr	r0, [r7, #16]
 800b498:	f000 f842 	bl	800b520 <USBD_GetLen>
 800b49c:	4603      	mov	r3, r0
 800b49e:	3301      	adds	r3, #1
 800b4a0:	005b      	lsls	r3, r3, #1
 800b4a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4a6:	d808      	bhi.n	800b4ba <USBD_GetString+0x3e>
 800b4a8:	6938      	ldr	r0, [r7, #16]
 800b4aa:	f000 f839 	bl	800b520 <USBD_GetLen>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	005b      	lsls	r3, r3, #1
 800b4b6:	b29a      	uxth	r2, r3
 800b4b8:	e001      	b.n	800b4be <USBD_GetString+0x42>
 800b4ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	68ba      	ldr	r2, [r7, #8]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	7812      	ldrb	r2, [r2, #0]
 800b4cc:	701a      	strb	r2, [r3, #0]
  idx++;
 800b4ce:	7dfb      	ldrb	r3, [r7, #23]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b4d4:	7dfb      	ldrb	r3, [r7, #23]
 800b4d6:	68ba      	ldr	r2, [r7, #8]
 800b4d8:	4413      	add	r3, r2
 800b4da:	2203      	movs	r2, #3
 800b4dc:	701a      	strb	r2, [r3, #0]
  idx++;
 800b4de:	7dfb      	ldrb	r3, [r7, #23]
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b4e4:	e013      	b.n	800b50e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b4e6:	7dfb      	ldrb	r3, [r7, #23]
 800b4e8:	68ba      	ldr	r2, [r7, #8]
 800b4ea:	4413      	add	r3, r2
 800b4ec:	693a      	ldr	r2, [r7, #16]
 800b4ee:	7812      	ldrb	r2, [r2, #0]
 800b4f0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	613b      	str	r3, [r7, #16]
    idx++;
 800b4f8:	7dfb      	ldrb	r3, [r7, #23]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b4fe:	7dfb      	ldrb	r3, [r7, #23]
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	4413      	add	r3, r2
 800b504:	2200      	movs	r2, #0
 800b506:	701a      	strb	r2, [r3, #0]
    idx++;
 800b508:	7dfb      	ldrb	r3, [r7, #23]
 800b50a:	3301      	adds	r3, #1
 800b50c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b50e:	693b      	ldr	r3, [r7, #16]
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1e7      	bne.n	800b4e6 <USBD_GetString+0x6a>
 800b516:	e000      	b.n	800b51a <USBD_GetString+0x9e>
    return;
 800b518:	bf00      	nop
  }
}
 800b51a:	3718      	adds	r7, #24
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b520:	b480      	push	{r7}
 800b522:	b085      	sub	sp, #20
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b528:	2300      	movs	r3, #0
 800b52a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b530:	e005      	b.n	800b53e <USBD_GetLen+0x1e>
  {
    len++;
 800b532:	7bfb      	ldrb	r3, [r7, #15]
 800b534:	3301      	adds	r3, #1
 800b536:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	3301      	adds	r3, #1
 800b53c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d1f5      	bne.n	800b532 <USBD_GetLen+0x12>
  }

  return len;
 800b546:	7bfb      	ldrb	r3, [r7, #15]
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3714      	adds	r7, #20
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	60b9      	str	r1, [r7, #8]
 800b55e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2202      	movs	r2, #2
 800b564:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	68ba      	ldr	r2, [r7, #8]
 800b572:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	687a      	ldr	r2, [r7, #4]
 800b578:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	68ba      	ldr	r2, [r7, #8]
 800b57e:	2100      	movs	r1, #0
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	f000 fcf0 	bl	800bf66 <USBD_LL_Transmit>

  return USBD_OK;
 800b586:	2300      	movs	r3, #0
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3710      	adds	r7, #16
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	60f8      	str	r0, [r7, #12]
 800b598:	60b9      	str	r1, [r7, #8]
 800b59a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	68ba      	ldr	r2, [r7, #8]
 800b5a0:	2100      	movs	r1, #0
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f000 fcdf 	bl	800bf66 <USBD_LL_Transmit>

  return USBD_OK;
 800b5a8:	2300      	movs	r3, #0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3710      	adds	r7, #16
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b084      	sub	sp, #16
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	60f8      	str	r0, [r7, #12]
 800b5ba:	60b9      	str	r1, [r7, #8]
 800b5bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2203      	movs	r2, #3
 800b5c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	687a      	ldr	r2, [r7, #4]
 800b5ca:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	687a      	ldr	r2, [r7, #4]
 800b5da:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	68ba      	ldr	r2, [r7, #8]
 800b5e2:	2100      	movs	r1, #0
 800b5e4:	68f8      	ldr	r0, [r7, #12]
 800b5e6:	f000 fcdf 	bl	800bfa8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b5ea:	2300      	movs	r3, #0
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60f8      	str	r0, [r7, #12]
 800b5fc:	60b9      	str	r1, [r7, #8]
 800b5fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	68ba      	ldr	r2, [r7, #8]
 800b604:	2100      	movs	r1, #0
 800b606:	68f8      	ldr	r0, [r7, #12]
 800b608:	f000 fcce 	bl	800bfa8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b60c:	2300      	movs	r3, #0
}
 800b60e:	4618      	mov	r0, r3
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}

0800b616 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b616:	b580      	push	{r7, lr}
 800b618:	b082      	sub	sp, #8
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2204      	movs	r2, #4
 800b622:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b626:	2300      	movs	r3, #0
 800b628:	2200      	movs	r2, #0
 800b62a:	2100      	movs	r1, #0
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 fc9a 	bl	800bf66 <USBD_LL_Transmit>

  return USBD_OK;
 800b632:	2300      	movs	r3, #0
}
 800b634:	4618      	mov	r0, r3
 800b636:	3708      	adds	r7, #8
 800b638:	46bd      	mov	sp, r7
 800b63a:	bd80      	pop	{r7, pc}

0800b63c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2205      	movs	r2, #5
 800b648:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b64c:	2300      	movs	r3, #0
 800b64e:	2200      	movs	r2, #0
 800b650:	2100      	movs	r1, #0
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 fca8 	bl	800bfa8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b658:	2300      	movs	r3, #0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
	...

0800b664 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b668:	2200      	movs	r2, #0
 800b66a:	4912      	ldr	r1, [pc, #72]	@ (800b6b4 <MX_USB_DEVICE_Init+0x50>)
 800b66c:	4812      	ldr	r0, [pc, #72]	@ (800b6b8 <MX_USB_DEVICE_Init+0x54>)
 800b66e:	f7fe fcdb 	bl	800a028 <USBD_Init>
 800b672:	4603      	mov	r3, r0
 800b674:	2b00      	cmp	r3, #0
 800b676:	d001      	beq.n	800b67c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b678:	f7f6 f9aa 	bl	80019d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b67c:	490f      	ldr	r1, [pc, #60]	@ (800b6bc <MX_USB_DEVICE_Init+0x58>)
 800b67e:	480e      	ldr	r0, [pc, #56]	@ (800b6b8 <MX_USB_DEVICE_Init+0x54>)
 800b680:	f7fe fd02 	bl	800a088 <USBD_RegisterClass>
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d001      	beq.n	800b68e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b68a:	f7f6 f9a1 	bl	80019d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b68e:	490c      	ldr	r1, [pc, #48]	@ (800b6c0 <MX_USB_DEVICE_Init+0x5c>)
 800b690:	4809      	ldr	r0, [pc, #36]	@ (800b6b8 <MX_USB_DEVICE_Init+0x54>)
 800b692:	f7fe fbf9 	bl	8009e88 <USBD_CDC_RegisterInterface>
 800b696:	4603      	mov	r3, r0
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d001      	beq.n	800b6a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b69c:	f7f6 f998 	bl	80019d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b6a0:	4805      	ldr	r0, [pc, #20]	@ (800b6b8 <MX_USB_DEVICE_Init+0x54>)
 800b6a2:	f7fe fd27 	bl	800a0f4 <USBD_Start>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d001      	beq.n	800b6b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b6ac:	f7f6 f990 	bl	80019d0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b6b0:	bf00      	nop
 800b6b2:	bd80      	pop	{r7, pc}
 800b6b4:	200000ac 	.word	0x200000ac
 800b6b8:	2000043c 	.word	0x2000043c
 800b6bc:	20000018 	.word	0x20000018
 800b6c0:	20000098 	.word	0x20000098

0800b6c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	4905      	ldr	r1, [pc, #20]	@ (800b6e0 <CDC_Init_FS+0x1c>)
 800b6cc:	4805      	ldr	r0, [pc, #20]	@ (800b6e4 <CDC_Init_FS+0x20>)
 800b6ce:	f7fe fbf5 	bl	8009ebc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b6d2:	4905      	ldr	r1, [pc, #20]	@ (800b6e8 <CDC_Init_FS+0x24>)
 800b6d4:	4803      	ldr	r0, [pc, #12]	@ (800b6e4 <CDC_Init_FS+0x20>)
 800b6d6:	f7fe fc13 	bl	8009f00 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b6da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	20000f18 	.word	0x20000f18
 800b6e4:	2000043c 	.word	0x2000043c
 800b6e8:	20000718 	.word	0x20000718

0800b6ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b6f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr

0800b6fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	4603      	mov	r3, r0
 800b704:	6039      	str	r1, [r7, #0]
 800b706:	71fb      	strb	r3, [r7, #7]
 800b708:	4613      	mov	r3, r2
 800b70a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b70c:	79fb      	ldrb	r3, [r7, #7]
 800b70e:	2b23      	cmp	r3, #35	@ 0x23
 800b710:	d84a      	bhi.n	800b7a8 <CDC_Control_FS+0xac>
 800b712:	a201      	add	r2, pc, #4	@ (adr r2, 800b718 <CDC_Control_FS+0x1c>)
 800b714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b718:	0800b7a9 	.word	0x0800b7a9
 800b71c:	0800b7a9 	.word	0x0800b7a9
 800b720:	0800b7a9 	.word	0x0800b7a9
 800b724:	0800b7a9 	.word	0x0800b7a9
 800b728:	0800b7a9 	.word	0x0800b7a9
 800b72c:	0800b7a9 	.word	0x0800b7a9
 800b730:	0800b7a9 	.word	0x0800b7a9
 800b734:	0800b7a9 	.word	0x0800b7a9
 800b738:	0800b7a9 	.word	0x0800b7a9
 800b73c:	0800b7a9 	.word	0x0800b7a9
 800b740:	0800b7a9 	.word	0x0800b7a9
 800b744:	0800b7a9 	.word	0x0800b7a9
 800b748:	0800b7a9 	.word	0x0800b7a9
 800b74c:	0800b7a9 	.word	0x0800b7a9
 800b750:	0800b7a9 	.word	0x0800b7a9
 800b754:	0800b7a9 	.word	0x0800b7a9
 800b758:	0800b7a9 	.word	0x0800b7a9
 800b75c:	0800b7a9 	.word	0x0800b7a9
 800b760:	0800b7a9 	.word	0x0800b7a9
 800b764:	0800b7a9 	.word	0x0800b7a9
 800b768:	0800b7a9 	.word	0x0800b7a9
 800b76c:	0800b7a9 	.word	0x0800b7a9
 800b770:	0800b7a9 	.word	0x0800b7a9
 800b774:	0800b7a9 	.word	0x0800b7a9
 800b778:	0800b7a9 	.word	0x0800b7a9
 800b77c:	0800b7a9 	.word	0x0800b7a9
 800b780:	0800b7a9 	.word	0x0800b7a9
 800b784:	0800b7a9 	.word	0x0800b7a9
 800b788:	0800b7a9 	.word	0x0800b7a9
 800b78c:	0800b7a9 	.word	0x0800b7a9
 800b790:	0800b7a9 	.word	0x0800b7a9
 800b794:	0800b7a9 	.word	0x0800b7a9
 800b798:	0800b7a9 	.word	0x0800b7a9
 800b79c:	0800b7a9 	.word	0x0800b7a9
 800b7a0:	0800b7a9 	.word	0x0800b7a9
 800b7a4:	0800b7a9 	.word	0x0800b7a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b7a8:	bf00      	nop
  }

  return (USBD_OK);
 800b7aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	370c      	adds	r7, #12
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr

0800b7b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b082      	sub	sp, #8
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
 800b7c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b7c2:	6879      	ldr	r1, [r7, #4]
 800b7c4:	4805      	ldr	r0, [pc, #20]	@ (800b7dc <CDC_Receive_FS+0x24>)
 800b7c6:	f7fe fb9b 	bl	8009f00 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b7ca:	4804      	ldr	r0, [pc, #16]	@ (800b7dc <CDC_Receive_FS+0x24>)
 800b7cc:	f7fe fbf6 	bl	8009fbc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b7d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	3708      	adds	r7, #8
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}
 800b7da:	bf00      	nop
 800b7dc:	2000043c 	.word	0x2000043c

0800b7e0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b7f0:	4b0d      	ldr	r3, [pc, #52]	@ (800b828 <CDC_Transmit_FS+0x48>)
 800b7f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b7f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d001      	beq.n	800b806 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b802:	2301      	movs	r3, #1
 800b804:	e00b      	b.n	800b81e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b806:	887b      	ldrh	r3, [r7, #2]
 800b808:	461a      	mov	r2, r3
 800b80a:	6879      	ldr	r1, [r7, #4]
 800b80c:	4806      	ldr	r0, [pc, #24]	@ (800b828 <CDC_Transmit_FS+0x48>)
 800b80e:	f7fe fb55 	bl	8009ebc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b812:	4805      	ldr	r0, [pc, #20]	@ (800b828 <CDC_Transmit_FS+0x48>)
 800b814:	f7fe fb92 	bl	8009f3c <USBD_CDC_TransmitPacket>
 800b818:	4603      	mov	r3, r0
 800b81a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b81c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	2000043c 	.word	0x2000043c

0800b82c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b82c:	b480      	push	{r7}
 800b82e:	b087      	sub	sp, #28
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	4613      	mov	r3, r2
 800b838:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b83a:	2300      	movs	r3, #0
 800b83c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b83e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b842:	4618      	mov	r0, r3
 800b844:	371c      	adds	r7, #28
 800b846:	46bd      	mov	sp, r7
 800b848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84c:	4770      	bx	lr
	...

0800b850 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b850:	b480      	push	{r7}
 800b852:	b083      	sub	sp, #12
 800b854:	af00      	add	r7, sp, #0
 800b856:	4603      	mov	r3, r0
 800b858:	6039      	str	r1, [r7, #0]
 800b85a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	2212      	movs	r2, #18
 800b860:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b862:	4b03      	ldr	r3, [pc, #12]	@ (800b870 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b864:	4618      	mov	r0, r3
 800b866:	370c      	adds	r7, #12
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr
 800b870:	200000c8 	.word	0x200000c8

0800b874 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
 800b87a:	4603      	mov	r3, r0
 800b87c:	6039      	str	r1, [r7, #0]
 800b87e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	2204      	movs	r2, #4
 800b884:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b886:	4b03      	ldr	r3, [pc, #12]	@ (800b894 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b888:	4618      	mov	r0, r3
 800b88a:	370c      	adds	r7, #12
 800b88c:	46bd      	mov	sp, r7
 800b88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b892:	4770      	bx	lr
 800b894:	200000dc 	.word	0x200000dc

0800b898 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	4603      	mov	r3, r0
 800b8a0:	6039      	str	r1, [r7, #0]
 800b8a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b8a4:	79fb      	ldrb	r3, [r7, #7]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d105      	bne.n	800b8b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8aa:	683a      	ldr	r2, [r7, #0]
 800b8ac:	4907      	ldr	r1, [pc, #28]	@ (800b8cc <USBD_FS_ProductStrDescriptor+0x34>)
 800b8ae:	4808      	ldr	r0, [pc, #32]	@ (800b8d0 <USBD_FS_ProductStrDescriptor+0x38>)
 800b8b0:	f7ff fde4 	bl	800b47c <USBD_GetString>
 800b8b4:	e004      	b.n	800b8c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8b6:	683a      	ldr	r2, [r7, #0]
 800b8b8:	4904      	ldr	r1, [pc, #16]	@ (800b8cc <USBD_FS_ProductStrDescriptor+0x34>)
 800b8ba:	4805      	ldr	r0, [pc, #20]	@ (800b8d0 <USBD_FS_ProductStrDescriptor+0x38>)
 800b8bc:	f7ff fdde 	bl	800b47c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b8c0:	4b02      	ldr	r3, [pc, #8]	@ (800b8cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3708      	adds	r7, #8
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
 800b8ca:	bf00      	nop
 800b8cc:	20001718 	.word	0x20001718
 800b8d0:	0800cc8c 	.word	0x0800cc8c

0800b8d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b082      	sub	sp, #8
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	4603      	mov	r3, r0
 800b8dc:	6039      	str	r1, [r7, #0]
 800b8de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b8e0:	683a      	ldr	r2, [r7, #0]
 800b8e2:	4904      	ldr	r1, [pc, #16]	@ (800b8f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b8e4:	4804      	ldr	r0, [pc, #16]	@ (800b8f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b8e6:	f7ff fdc9 	bl	800b47c <USBD_GetString>
  return USBD_StrDesc;
 800b8ea:	4b02      	ldr	r3, [pc, #8]	@ (800b8f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3708      	adds	r7, #8
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}
 800b8f4:	20001718 	.word	0x20001718
 800b8f8:	0800cca4 	.word	0x0800cca4

0800b8fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af00      	add	r7, sp, #0
 800b902:	4603      	mov	r3, r0
 800b904:	6039      	str	r1, [r7, #0]
 800b906:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	221a      	movs	r2, #26
 800b90c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b90e:	f000 f843 	bl	800b998 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b912:	4b02      	ldr	r3, [pc, #8]	@ (800b91c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b914:	4618      	mov	r0, r3
 800b916:	3708      	adds	r7, #8
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	200000e0 	.word	0x200000e0

0800b920 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
 800b926:	4603      	mov	r3, r0
 800b928:	6039      	str	r1, [r7, #0]
 800b92a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b92c:	79fb      	ldrb	r3, [r7, #7]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d105      	bne.n	800b93e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b932:	683a      	ldr	r2, [r7, #0]
 800b934:	4907      	ldr	r1, [pc, #28]	@ (800b954 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b936:	4808      	ldr	r0, [pc, #32]	@ (800b958 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b938:	f7ff fda0 	bl	800b47c <USBD_GetString>
 800b93c:	e004      	b.n	800b948 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b93e:	683a      	ldr	r2, [r7, #0]
 800b940:	4904      	ldr	r1, [pc, #16]	@ (800b954 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b942:	4805      	ldr	r0, [pc, #20]	@ (800b958 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b944:	f7ff fd9a 	bl	800b47c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b948:	4b02      	ldr	r3, [pc, #8]	@ (800b954 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	20001718 	.word	0x20001718
 800b958:	0800ccb8 	.word	0x0800ccb8

0800b95c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	4603      	mov	r3, r0
 800b964:	6039      	str	r1, [r7, #0]
 800b966:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b968:	79fb      	ldrb	r3, [r7, #7]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d105      	bne.n	800b97a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	4907      	ldr	r1, [pc, #28]	@ (800b990 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b972:	4808      	ldr	r0, [pc, #32]	@ (800b994 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b974:	f7ff fd82 	bl	800b47c <USBD_GetString>
 800b978:	e004      	b.n	800b984 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b97a:	683a      	ldr	r2, [r7, #0]
 800b97c:	4904      	ldr	r1, [pc, #16]	@ (800b990 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b97e:	4805      	ldr	r0, [pc, #20]	@ (800b994 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b980:	f7ff fd7c 	bl	800b47c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b984:	4b02      	ldr	r3, [pc, #8]	@ (800b990 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b986:	4618      	mov	r0, r3
 800b988:	3708      	adds	r7, #8
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	20001718 	.word	0x20001718
 800b994:	0800ccc4 	.word	0x0800ccc4

0800b998 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b084      	sub	sp, #16
 800b99c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b99e:	4b0f      	ldr	r3, [pc, #60]	@ (800b9dc <Get_SerialNum+0x44>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b9a4:	4b0e      	ldr	r3, [pc, #56]	@ (800b9e0 <Get_SerialNum+0x48>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b9aa:	4b0e      	ldr	r3, [pc, #56]	@ (800b9e4 <Get_SerialNum+0x4c>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b9b0:	68fa      	ldr	r2, [r7, #12]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	4413      	add	r3, r2
 800b9b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d009      	beq.n	800b9d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b9be:	2208      	movs	r2, #8
 800b9c0:	4909      	ldr	r1, [pc, #36]	@ (800b9e8 <Get_SerialNum+0x50>)
 800b9c2:	68f8      	ldr	r0, [r7, #12]
 800b9c4:	f000 f814 	bl	800b9f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b9c8:	2204      	movs	r2, #4
 800b9ca:	4908      	ldr	r1, [pc, #32]	@ (800b9ec <Get_SerialNum+0x54>)
 800b9cc:	68b8      	ldr	r0, [r7, #8]
 800b9ce:	f000 f80f 	bl	800b9f0 <IntToUnicode>
  }
}
 800b9d2:	bf00      	nop
 800b9d4:	3710      	adds	r7, #16
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}
 800b9da:	bf00      	nop
 800b9dc:	1fff7a10 	.word	0x1fff7a10
 800b9e0:	1fff7a14 	.word	0x1fff7a14
 800b9e4:	1fff7a18 	.word	0x1fff7a18
 800b9e8:	200000e2 	.word	0x200000e2
 800b9ec:	200000f2 	.word	0x200000f2

0800b9f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b087      	sub	sp, #28
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60f8      	str	r0, [r7, #12]
 800b9f8:	60b9      	str	r1, [r7, #8]
 800b9fa:	4613      	mov	r3, r2
 800b9fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ba02:	2300      	movs	r3, #0
 800ba04:	75fb      	strb	r3, [r7, #23]
 800ba06:	e027      	b.n	800ba58 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	0f1b      	lsrs	r3, r3, #28
 800ba0c:	2b09      	cmp	r3, #9
 800ba0e:	d80b      	bhi.n	800ba28 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	0f1b      	lsrs	r3, r3, #28
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	7dfb      	ldrb	r3, [r7, #23]
 800ba18:	005b      	lsls	r3, r3, #1
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	440b      	add	r3, r1
 800ba20:	3230      	adds	r2, #48	@ 0x30
 800ba22:	b2d2      	uxtb	r2, r2
 800ba24:	701a      	strb	r2, [r3, #0]
 800ba26:	e00a      	b.n	800ba3e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	0f1b      	lsrs	r3, r3, #28
 800ba2c:	b2da      	uxtb	r2, r3
 800ba2e:	7dfb      	ldrb	r3, [r7, #23]
 800ba30:	005b      	lsls	r3, r3, #1
 800ba32:	4619      	mov	r1, r3
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	440b      	add	r3, r1
 800ba38:	3237      	adds	r2, #55	@ 0x37
 800ba3a:	b2d2      	uxtb	r2, r2
 800ba3c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	011b      	lsls	r3, r3, #4
 800ba42:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ba44:	7dfb      	ldrb	r3, [r7, #23]
 800ba46:	005b      	lsls	r3, r3, #1
 800ba48:	3301      	adds	r3, #1
 800ba4a:	68ba      	ldr	r2, [r7, #8]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	2200      	movs	r2, #0
 800ba50:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ba52:	7dfb      	ldrb	r3, [r7, #23]
 800ba54:	3301      	adds	r3, #1
 800ba56:	75fb      	strb	r3, [r7, #23]
 800ba58:	7dfa      	ldrb	r2, [r7, #23]
 800ba5a:	79fb      	ldrb	r3, [r7, #7]
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d3d3      	bcc.n	800ba08 <IntToUnicode+0x18>
  }
}
 800ba60:	bf00      	nop
 800ba62:	bf00      	nop
 800ba64:	371c      	adds	r7, #28
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr
	...

0800ba70 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b08a      	sub	sp, #40	@ 0x28
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ba78:	f107 0314 	add.w	r3, r7, #20
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	601a      	str	r2, [r3, #0]
 800ba80:	605a      	str	r2, [r3, #4]
 800ba82:	609a      	str	r2, [r3, #8]
 800ba84:	60da      	str	r2, [r3, #12]
 800ba86:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba90:	d13a      	bne.n	800bb08 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba92:	2300      	movs	r3, #0
 800ba94:	613b      	str	r3, [r7, #16]
 800ba96:	4b1e      	ldr	r3, [pc, #120]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800ba98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba9a:	4a1d      	ldr	r2, [pc, #116]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800ba9c:	f043 0301 	orr.w	r3, r3, #1
 800baa0:	6313      	str	r3, [r2, #48]	@ 0x30
 800baa2:	4b1b      	ldr	r3, [pc, #108]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800baa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baa6:	f003 0301 	and.w	r3, r3, #1
 800baaa:	613b      	str	r3, [r7, #16]
 800baac:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800baae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bab4:	2302      	movs	r3, #2
 800bab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bab8:	2300      	movs	r3, #0
 800baba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800babc:	2300      	movs	r3, #0
 800babe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bac0:	230a      	movs	r3, #10
 800bac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bac4:	f107 0314 	add.w	r3, r7, #20
 800bac8:	4619      	mov	r1, r3
 800baca:	4812      	ldr	r0, [pc, #72]	@ (800bb14 <HAL_PCD_MspInit+0xa4>)
 800bacc:	f7f7 fc72 	bl	80033b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bad0:	4b0f      	ldr	r3, [pc, #60]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800bad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bad4:	4a0e      	ldr	r2, [pc, #56]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800bad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bada:	6353      	str	r3, [r2, #52]	@ 0x34
 800badc:	2300      	movs	r3, #0
 800bade:	60fb      	str	r3, [r7, #12]
 800bae0:	4b0b      	ldr	r3, [pc, #44]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800bae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bae4:	4a0a      	ldr	r2, [pc, #40]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800bae6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800baea:	6453      	str	r3, [r2, #68]	@ 0x44
 800baec:	4b08      	ldr	r3, [pc, #32]	@ (800bb10 <HAL_PCD_MspInit+0xa0>)
 800baee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800baf4:	60fb      	str	r3, [r7, #12]
 800baf6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800baf8:	2200      	movs	r2, #0
 800bafa:	2100      	movs	r1, #0
 800bafc:	2043      	movs	r0, #67	@ 0x43
 800bafe:	f7f7 fb90 	bl	8003222 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bb02:	2043      	movs	r0, #67	@ 0x43
 800bb04:	f7f7 fba9 	bl	800325a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bb08:	bf00      	nop
 800bb0a:	3728      	adds	r7, #40	@ 0x28
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	40023800 	.word	0x40023800
 800bb14:	40020000 	.word	0x40020000

0800bb18 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b082      	sub	sp, #8
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bb2c:	4619      	mov	r1, r3
 800bb2e:	4610      	mov	r0, r2
 800bb30:	f7fe fb2d 	bl	800a18e <USBD_LL_SetupStage>
}
 800bb34:	bf00      	nop
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b082      	sub	sp, #8
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	460b      	mov	r3, r1
 800bb46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bb4e:	78fa      	ldrb	r2, [r7, #3]
 800bb50:	6879      	ldr	r1, [r7, #4]
 800bb52:	4613      	mov	r3, r2
 800bb54:	00db      	lsls	r3, r3, #3
 800bb56:	4413      	add	r3, r2
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	440b      	add	r3, r1
 800bb5c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bb60:	681a      	ldr	r2, [r3, #0]
 800bb62:	78fb      	ldrb	r3, [r7, #3]
 800bb64:	4619      	mov	r1, r3
 800bb66:	f7fe fb67 	bl	800a238 <USBD_LL_DataOutStage>
}
 800bb6a:	bf00      	nop
 800bb6c:	3708      	adds	r7, #8
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}

0800bb72 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b082      	sub	sp, #8
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
 800bb7a:	460b      	mov	r3, r1
 800bb7c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bb84:	78fa      	ldrb	r2, [r7, #3]
 800bb86:	6879      	ldr	r1, [r7, #4]
 800bb88:	4613      	mov	r3, r2
 800bb8a:	00db      	lsls	r3, r3, #3
 800bb8c:	4413      	add	r3, r2
 800bb8e:	009b      	lsls	r3, r3, #2
 800bb90:	440b      	add	r3, r1
 800bb92:	3320      	adds	r3, #32
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	78fb      	ldrb	r3, [r7, #3]
 800bb98:	4619      	mov	r1, r3
 800bb9a:	f7fe fc09 	bl	800a3b0 <USBD_LL_DataInStage>
}
 800bb9e:	bf00      	nop
 800bba0:	3708      	adds	r7, #8
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}

0800bba6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bba6:	b580      	push	{r7, lr}
 800bba8:	b082      	sub	sp, #8
 800bbaa:	af00      	add	r7, sp, #0
 800bbac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	f7fe fd4d 	bl	800a654 <USBD_LL_SOF>
}
 800bbba:	bf00      	nop
 800bbbc:	3708      	adds	r7, #8
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}

0800bbc2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbc2:	b580      	push	{r7, lr}
 800bbc4:	b084      	sub	sp, #16
 800bbc6:	af00      	add	r7, sp, #0
 800bbc8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bbca:	2301      	movs	r3, #1
 800bbcc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	79db      	ldrb	r3, [r3, #7]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d102      	bne.n	800bbdc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	73fb      	strb	r3, [r7, #15]
 800bbda:	e008      	b.n	800bbee <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	79db      	ldrb	r3, [r3, #7]
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	d102      	bne.n	800bbea <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	73fb      	strb	r3, [r7, #15]
 800bbe8:	e001      	b.n	800bbee <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bbea:	f7f5 fef1 	bl	80019d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bbf4:	7bfa      	ldrb	r2, [r7, #15]
 800bbf6:	4611      	mov	r1, r2
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f7fe fce7 	bl	800a5cc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc04:	4618      	mov	r0, r3
 800bc06:	f7fe fc8e 	bl	800a526 <USBD_LL_Reset>
}
 800bc0a:	bf00      	nop
 800bc0c:	3710      	adds	r7, #16
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
	...

0800bc14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b082      	sub	sp, #8
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7fe fce2 	bl	800a5ec <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	687a      	ldr	r2, [r7, #4]
 800bc34:	6812      	ldr	r2, [r2, #0]
 800bc36:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc3a:	f043 0301 	orr.w	r3, r3, #1
 800bc3e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	7adb      	ldrb	r3, [r3, #11]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d005      	beq.n	800bc54 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc48:	4b04      	ldr	r3, [pc, #16]	@ (800bc5c <HAL_PCD_SuspendCallback+0x48>)
 800bc4a:	691b      	ldr	r3, [r3, #16]
 800bc4c:	4a03      	ldr	r2, [pc, #12]	@ (800bc5c <HAL_PCD_SuspendCallback+0x48>)
 800bc4e:	f043 0306 	orr.w	r3, r3, #6
 800bc52:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bc54:	bf00      	nop
 800bc56:	3708      	adds	r7, #8
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}
 800bc5c:	e000ed00 	.word	0xe000ed00

0800bc60 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f7fe fcd8 	bl	800a624 <USBD_LL_Resume>
}
 800bc74:	bf00      	nop
 800bc76:	3708      	adds	r7, #8
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
 800bc84:	460b      	mov	r3, r1
 800bc86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bc8e:	78fa      	ldrb	r2, [r7, #3]
 800bc90:	4611      	mov	r1, r2
 800bc92:	4618      	mov	r0, r3
 800bc94:	f7fe fd30 	bl	800a6f8 <USBD_LL_IsoOUTIncomplete>
}
 800bc98:	bf00      	nop
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
 800bca8:	460b      	mov	r3, r1
 800bcaa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcb2:	78fa      	ldrb	r2, [r7, #3]
 800bcb4:	4611      	mov	r1, r2
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7fe fcec 	bl	800a694 <USBD_LL_IsoINIncomplete>
}
 800bcbc:	bf00      	nop
 800bcbe:	3708      	adds	r7, #8
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}

0800bcc4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f7fe fd42 	bl	800a75c <USBD_LL_DevConnected>
}
 800bcd8:	bf00      	nop
 800bcda:	3708      	adds	r7, #8
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	bd80      	pop	{r7, pc}

0800bce0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b082      	sub	sp, #8
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fe fd3f 	bl	800a772 <USBD_LL_DevDisconnected>
}
 800bcf4:	bf00      	nop
 800bcf6:	3708      	adds	r7, #8
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b082      	sub	sp, #8
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	781b      	ldrb	r3, [r3, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d13c      	bne.n	800bd86 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bd0c:	4a20      	ldr	r2, [pc, #128]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	4a1e      	ldr	r2, [pc, #120]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd18:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bd1c:	4b1c      	ldr	r3, [pc, #112]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd1e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bd22:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bd24:	4b1a      	ldr	r3, [pc, #104]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd26:	2204      	movs	r2, #4
 800bd28:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bd2a:	4b19      	ldr	r3, [pc, #100]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd2c:	2202      	movs	r2, #2
 800bd2e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bd30:	4b17      	ldr	r3, [pc, #92]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd32:	2200      	movs	r2, #0
 800bd34:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd36:	4b16      	ldr	r3, [pc, #88]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd38:	2202      	movs	r2, #2
 800bd3a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bd3c:	4b14      	ldr	r3, [pc, #80]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd3e:	2200      	movs	r2, #0
 800bd40:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bd42:	4b13      	ldr	r3, [pc, #76]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bd48:	4b11      	ldr	r3, [pc, #68]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bd4e:	4b10      	ldr	r3, [pc, #64]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd50:	2200      	movs	r2, #0
 800bd52:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bd54:	4b0e      	ldr	r3, [pc, #56]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd56:	2200      	movs	r2, #0
 800bd58:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bd5a:	480d      	ldr	r0, [pc, #52]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd5c:	f7f8 f980 	bl	8004060 <HAL_PCD_Init>
 800bd60:	4603      	mov	r3, r0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d001      	beq.n	800bd6a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bd66:	f7f5 fe33 	bl	80019d0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bd6a:	2180      	movs	r1, #128	@ 0x80
 800bd6c:	4808      	ldr	r0, [pc, #32]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd6e:	f7f9 fbac 	bl	80054ca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bd72:	2240      	movs	r2, #64	@ 0x40
 800bd74:	2100      	movs	r1, #0
 800bd76:	4806      	ldr	r0, [pc, #24]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd78:	f7f9 fb60 	bl	800543c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bd7c:	2280      	movs	r2, #128	@ 0x80
 800bd7e:	2101      	movs	r1, #1
 800bd80:	4803      	ldr	r0, [pc, #12]	@ (800bd90 <USBD_LL_Init+0x94>)
 800bd82:	f7f9 fb5b 	bl	800543c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bd86:	2300      	movs	r3, #0
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3708      	adds	r7, #8
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}
 800bd90:	20001918 	.word	0x20001918

0800bd94 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bda0:	2300      	movs	r3, #0
 800bda2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f7f8 fa67 	bl	800427e <HAL_PCD_Start>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdb4:	7bfb      	ldrb	r3, [r7, #15]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 f942 	bl	800c040 <USBD_Get_USB_Status>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdc0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3710      	adds	r7, #16
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bdca:	b580      	push	{r7, lr}
 800bdcc:	b084      	sub	sp, #16
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
 800bdd2:	4608      	mov	r0, r1
 800bdd4:	4611      	mov	r1, r2
 800bdd6:	461a      	mov	r2, r3
 800bdd8:	4603      	mov	r3, r0
 800bdda:	70fb      	strb	r3, [r7, #3]
 800bddc:	460b      	mov	r3, r1
 800bdde:	70bb      	strb	r3, [r7, #2]
 800bde0:	4613      	mov	r3, r2
 800bde2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bde4:	2300      	movs	r3, #0
 800bde6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bde8:	2300      	movs	r3, #0
 800bdea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bdf2:	78bb      	ldrb	r3, [r7, #2]
 800bdf4:	883a      	ldrh	r2, [r7, #0]
 800bdf6:	78f9      	ldrb	r1, [r7, #3]
 800bdf8:	f7f8 ff3b 	bl	8004c72 <HAL_PCD_EP_Open>
 800bdfc:	4603      	mov	r3, r0
 800bdfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be00:	7bfb      	ldrb	r3, [r7, #15]
 800be02:	4618      	mov	r0, r3
 800be04:	f000 f91c 	bl	800c040 <USBD_Get_USB_Status>
 800be08:	4603      	mov	r3, r0
 800be0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be0c:	7bbb      	ldrb	r3, [r7, #14]
}
 800be0e:	4618      	mov	r0, r3
 800be10:	3710      	adds	r7, #16
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}

0800be16 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be16:	b580      	push	{r7, lr}
 800be18:	b084      	sub	sp, #16
 800be1a:	af00      	add	r7, sp, #0
 800be1c:	6078      	str	r0, [r7, #4]
 800be1e:	460b      	mov	r3, r1
 800be20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be22:	2300      	movs	r3, #0
 800be24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be26:	2300      	movs	r3, #0
 800be28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be30:	78fa      	ldrb	r2, [r7, #3]
 800be32:	4611      	mov	r1, r2
 800be34:	4618      	mov	r0, r3
 800be36:	f7f8 ff86 	bl	8004d46 <HAL_PCD_EP_Close>
 800be3a:	4603      	mov	r3, r0
 800be3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be3e:	7bfb      	ldrb	r3, [r7, #15]
 800be40:	4618      	mov	r0, r3
 800be42:	f000 f8fd 	bl	800c040 <USBD_Get_USB_Status>
 800be46:	4603      	mov	r3, r0
 800be48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be4a:	7bbb      	ldrb	r3, [r7, #14]
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3710      	adds	r7, #16
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}

0800be54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b084      	sub	sp, #16
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	460b      	mov	r3, r1
 800be5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be60:	2300      	movs	r3, #0
 800be62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be64:	2300      	movs	r3, #0
 800be66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be6e:	78fa      	ldrb	r2, [r7, #3]
 800be70:	4611      	mov	r1, r2
 800be72:	4618      	mov	r0, r3
 800be74:	f7f9 f83e 	bl	8004ef4 <HAL_PCD_EP_SetStall>
 800be78:	4603      	mov	r3, r0
 800be7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be7c:	7bfb      	ldrb	r3, [r7, #15]
 800be7e:	4618      	mov	r0, r3
 800be80:	f000 f8de 	bl	800c040 <USBD_Get_USB_Status>
 800be84:	4603      	mov	r3, r0
 800be86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be88:	7bbb      	ldrb	r3, [r7, #14]
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}

0800be92 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be92:	b580      	push	{r7, lr}
 800be94:	b084      	sub	sp, #16
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
 800be9a:	460b      	mov	r3, r1
 800be9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be9e:	2300      	movs	r3, #0
 800bea0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bea2:	2300      	movs	r3, #0
 800bea4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800beac:	78fa      	ldrb	r2, [r7, #3]
 800beae:	4611      	mov	r1, r2
 800beb0:	4618      	mov	r0, r3
 800beb2:	f7f9 f882 	bl	8004fba <HAL_PCD_EP_ClrStall>
 800beb6:	4603      	mov	r3, r0
 800beb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800beba:	7bfb      	ldrb	r3, [r7, #15]
 800bebc:	4618      	mov	r0, r3
 800bebe:	f000 f8bf 	bl	800c040 <USBD_Get_USB_Status>
 800bec2:	4603      	mov	r3, r0
 800bec4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bec6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3710      	adds	r7, #16
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bed0:	b480      	push	{r7}
 800bed2:	b085      	sub	sp, #20
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	460b      	mov	r3, r1
 800beda:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bee2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bee4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	da0b      	bge.n	800bf04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800beec:	78fb      	ldrb	r3, [r7, #3]
 800beee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bef2:	68f9      	ldr	r1, [r7, #12]
 800bef4:	4613      	mov	r3, r2
 800bef6:	00db      	lsls	r3, r3, #3
 800bef8:	4413      	add	r3, r2
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	440b      	add	r3, r1
 800befe:	3316      	adds	r3, #22
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	e00b      	b.n	800bf1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bf04:	78fb      	ldrb	r3, [r7, #3]
 800bf06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf0a:	68f9      	ldr	r1, [r7, #12]
 800bf0c:	4613      	mov	r3, r2
 800bf0e:	00db      	lsls	r3, r3, #3
 800bf10:	4413      	add	r3, r2
 800bf12:	009b      	lsls	r3, r3, #2
 800bf14:	440b      	add	r3, r1
 800bf16:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800bf1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3714      	adds	r7, #20
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr

0800bf28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b084      	sub	sp, #16
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	460b      	mov	r3, r1
 800bf32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf34:	2300      	movs	r3, #0
 800bf36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf42:	78fa      	ldrb	r2, [r7, #3]
 800bf44:	4611      	mov	r1, r2
 800bf46:	4618      	mov	r0, r3
 800bf48:	f7f8 fe6f 	bl	8004c2a <HAL_PCD_SetAddress>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf50:	7bfb      	ldrb	r3, [r7, #15]
 800bf52:	4618      	mov	r0, r3
 800bf54:	f000 f874 	bl	800c040 <USBD_Get_USB_Status>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf5c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3710      	adds	r7, #16
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b086      	sub	sp, #24
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	60f8      	str	r0, [r7, #12]
 800bf6e:	607a      	str	r2, [r7, #4]
 800bf70:	603b      	str	r3, [r7, #0]
 800bf72:	460b      	mov	r3, r1
 800bf74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf76:	2300      	movs	r3, #0
 800bf78:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf84:	7af9      	ldrb	r1, [r7, #11]
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	687a      	ldr	r2, [r7, #4]
 800bf8a:	f7f8 ff79 	bl	8004e80 <HAL_PCD_EP_Transmit>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf92:	7dfb      	ldrb	r3, [r7, #23]
 800bf94:	4618      	mov	r0, r3
 800bf96:	f000 f853 	bl	800c040 <USBD_Get_USB_Status>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf9e:	7dbb      	ldrb	r3, [r7, #22]
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3718      	adds	r7, #24
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b086      	sub	sp, #24
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	607a      	str	r2, [r7, #4]
 800bfb2:	603b      	str	r3, [r7, #0]
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bfc6:	7af9      	ldrb	r1, [r7, #11]
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	f7f8 ff05 	bl	8004dda <HAL_PCD_EP_Receive>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfd4:	7dfb      	ldrb	r3, [r7, #23]
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f000 f832 	bl	800c040 <USBD_Get_USB_Status>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bfe0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3718      	adds	r7, #24
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}

0800bfea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfea:	b580      	push	{r7, lr}
 800bfec:	b082      	sub	sp, #8
 800bfee:	af00      	add	r7, sp, #0
 800bff0:	6078      	str	r0, [r7, #4]
 800bff2:	460b      	mov	r3, r1
 800bff4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bffc:	78fa      	ldrb	r2, [r7, #3]
 800bffe:	4611      	mov	r1, r2
 800c000:	4618      	mov	r0, r3
 800c002:	f7f8 ff25 	bl	8004e50 <HAL_PCD_EP_GetRxCount>
 800c006:	4603      	mov	r3, r0
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3708      	adds	r7, #8
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}

0800c010 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c010:	b480      	push	{r7}
 800c012:	b083      	sub	sp, #12
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c018:	4b03      	ldr	r3, [pc, #12]	@ (800c028 <USBD_static_malloc+0x18>)
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	370c      	adds	r7, #12
 800c01e:	46bd      	mov	sp, r7
 800c020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c024:	4770      	bx	lr
 800c026:	bf00      	nop
 800c028:	20001dfc 	.word	0x20001dfc

0800c02c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b083      	sub	sp, #12
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]

}
 800c034:	bf00      	nop
 800c036:	370c      	adds	r7, #12
 800c038:	46bd      	mov	sp, r7
 800c03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03e:	4770      	bx	lr

0800c040 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c040:	b480      	push	{r7}
 800c042:	b085      	sub	sp, #20
 800c044:	af00      	add	r7, sp, #0
 800c046:	4603      	mov	r3, r0
 800c048:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c04a:	2300      	movs	r3, #0
 800c04c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c04e:	79fb      	ldrb	r3, [r7, #7]
 800c050:	2b03      	cmp	r3, #3
 800c052:	d817      	bhi.n	800c084 <USBD_Get_USB_Status+0x44>
 800c054:	a201      	add	r2, pc, #4	@ (adr r2, 800c05c <USBD_Get_USB_Status+0x1c>)
 800c056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c05a:	bf00      	nop
 800c05c:	0800c06d 	.word	0x0800c06d
 800c060:	0800c073 	.word	0x0800c073
 800c064:	0800c079 	.word	0x0800c079
 800c068:	0800c07f 	.word	0x0800c07f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c06c:	2300      	movs	r3, #0
 800c06e:	73fb      	strb	r3, [r7, #15]
    break;
 800c070:	e00b      	b.n	800c08a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c072:	2303      	movs	r3, #3
 800c074:	73fb      	strb	r3, [r7, #15]
    break;
 800c076:	e008      	b.n	800c08a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c078:	2301      	movs	r3, #1
 800c07a:	73fb      	strb	r3, [r7, #15]
    break;
 800c07c:	e005      	b.n	800c08a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c07e:	2303      	movs	r3, #3
 800c080:	73fb      	strb	r3, [r7, #15]
    break;
 800c082:	e002      	b.n	800c08a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c084:	2303      	movs	r3, #3
 800c086:	73fb      	strb	r3, [r7, #15]
    break;
 800c088:	bf00      	nop
  }
  return usb_status;
 800c08a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3714      	adds	r7, #20
 800c090:	46bd      	mov	sp, r7
 800c092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c096:	4770      	bx	lr

0800c098 <sniprintf>:
 800c098:	b40c      	push	{r2, r3}
 800c09a:	b530      	push	{r4, r5, lr}
 800c09c:	4b17      	ldr	r3, [pc, #92]	@ (800c0fc <sniprintf+0x64>)
 800c09e:	1e0c      	subs	r4, r1, #0
 800c0a0:	681d      	ldr	r5, [r3, #0]
 800c0a2:	b09d      	sub	sp, #116	@ 0x74
 800c0a4:	da08      	bge.n	800c0b8 <sniprintf+0x20>
 800c0a6:	238b      	movs	r3, #139	@ 0x8b
 800c0a8:	602b      	str	r3, [r5, #0]
 800c0aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0ae:	b01d      	add	sp, #116	@ 0x74
 800c0b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0b4:	b002      	add	sp, #8
 800c0b6:	4770      	bx	lr
 800c0b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c0bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c0c0:	bf14      	ite	ne
 800c0c2:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c0c6:	4623      	moveq	r3, r4
 800c0c8:	9304      	str	r3, [sp, #16]
 800c0ca:	9307      	str	r3, [sp, #28]
 800c0cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c0d0:	9002      	str	r0, [sp, #8]
 800c0d2:	9006      	str	r0, [sp, #24]
 800c0d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c0d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c0da:	ab21      	add	r3, sp, #132	@ 0x84
 800c0dc:	a902      	add	r1, sp, #8
 800c0de:	4628      	mov	r0, r5
 800c0e0:	9301      	str	r3, [sp, #4]
 800c0e2:	f000 f99d 	bl	800c420 <_svfiprintf_r>
 800c0e6:	1c43      	adds	r3, r0, #1
 800c0e8:	bfbc      	itt	lt
 800c0ea:	238b      	movlt	r3, #139	@ 0x8b
 800c0ec:	602b      	strlt	r3, [r5, #0]
 800c0ee:	2c00      	cmp	r4, #0
 800c0f0:	d0dd      	beq.n	800c0ae <sniprintf+0x16>
 800c0f2:	9b02      	ldr	r3, [sp, #8]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	701a      	strb	r2, [r3, #0]
 800c0f8:	e7d9      	b.n	800c0ae <sniprintf+0x16>
 800c0fa:	bf00      	nop
 800c0fc:	200000fc 	.word	0x200000fc

0800c100 <memset>:
 800c100:	4402      	add	r2, r0
 800c102:	4603      	mov	r3, r0
 800c104:	4293      	cmp	r3, r2
 800c106:	d100      	bne.n	800c10a <memset+0xa>
 800c108:	4770      	bx	lr
 800c10a:	f803 1b01 	strb.w	r1, [r3], #1
 800c10e:	e7f9      	b.n	800c104 <memset+0x4>

0800c110 <__libc_init_array>:
 800c110:	b570      	push	{r4, r5, r6, lr}
 800c112:	4d0d      	ldr	r5, [pc, #52]	@ (800c148 <__libc_init_array+0x38>)
 800c114:	4c0d      	ldr	r4, [pc, #52]	@ (800c14c <__libc_init_array+0x3c>)
 800c116:	1b64      	subs	r4, r4, r5
 800c118:	10a4      	asrs	r4, r4, #2
 800c11a:	2600      	movs	r6, #0
 800c11c:	42a6      	cmp	r6, r4
 800c11e:	d109      	bne.n	800c134 <__libc_init_array+0x24>
 800c120:	4d0b      	ldr	r5, [pc, #44]	@ (800c150 <__libc_init_array+0x40>)
 800c122:	4c0c      	ldr	r4, [pc, #48]	@ (800c154 <__libc_init_array+0x44>)
 800c124:	f000 fc74 	bl	800ca10 <_init>
 800c128:	1b64      	subs	r4, r4, r5
 800c12a:	10a4      	asrs	r4, r4, #2
 800c12c:	2600      	movs	r6, #0
 800c12e:	42a6      	cmp	r6, r4
 800c130:	d105      	bne.n	800c13e <__libc_init_array+0x2e>
 800c132:	bd70      	pop	{r4, r5, r6, pc}
 800c134:	f855 3b04 	ldr.w	r3, [r5], #4
 800c138:	4798      	blx	r3
 800c13a:	3601      	adds	r6, #1
 800c13c:	e7ee      	b.n	800c11c <__libc_init_array+0xc>
 800c13e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c142:	4798      	blx	r3
 800c144:	3601      	adds	r6, #1
 800c146:	e7f2      	b.n	800c12e <__libc_init_array+0x1e>
 800c148:	0800cd28 	.word	0x0800cd28
 800c14c:	0800cd28 	.word	0x0800cd28
 800c150:	0800cd28 	.word	0x0800cd28
 800c154:	0800cd2c 	.word	0x0800cd2c

0800c158 <__retarget_lock_acquire_recursive>:
 800c158:	4770      	bx	lr

0800c15a <__retarget_lock_release_recursive>:
 800c15a:	4770      	bx	lr

0800c15c <memcpy>:
 800c15c:	440a      	add	r2, r1
 800c15e:	4291      	cmp	r1, r2
 800c160:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c164:	d100      	bne.n	800c168 <memcpy+0xc>
 800c166:	4770      	bx	lr
 800c168:	b510      	push	{r4, lr}
 800c16a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c16e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c172:	4291      	cmp	r1, r2
 800c174:	d1f9      	bne.n	800c16a <memcpy+0xe>
 800c176:	bd10      	pop	{r4, pc}

0800c178 <_free_r>:
 800c178:	b538      	push	{r3, r4, r5, lr}
 800c17a:	4605      	mov	r5, r0
 800c17c:	2900      	cmp	r1, #0
 800c17e:	d041      	beq.n	800c204 <_free_r+0x8c>
 800c180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c184:	1f0c      	subs	r4, r1, #4
 800c186:	2b00      	cmp	r3, #0
 800c188:	bfb8      	it	lt
 800c18a:	18e4      	addlt	r4, r4, r3
 800c18c:	f000 f8e0 	bl	800c350 <__malloc_lock>
 800c190:	4a1d      	ldr	r2, [pc, #116]	@ (800c208 <_free_r+0x90>)
 800c192:	6813      	ldr	r3, [r2, #0]
 800c194:	b933      	cbnz	r3, 800c1a4 <_free_r+0x2c>
 800c196:	6063      	str	r3, [r4, #4]
 800c198:	6014      	str	r4, [r2, #0]
 800c19a:	4628      	mov	r0, r5
 800c19c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1a0:	f000 b8dc 	b.w	800c35c <__malloc_unlock>
 800c1a4:	42a3      	cmp	r3, r4
 800c1a6:	d908      	bls.n	800c1ba <_free_r+0x42>
 800c1a8:	6820      	ldr	r0, [r4, #0]
 800c1aa:	1821      	adds	r1, r4, r0
 800c1ac:	428b      	cmp	r3, r1
 800c1ae:	bf01      	itttt	eq
 800c1b0:	6819      	ldreq	r1, [r3, #0]
 800c1b2:	685b      	ldreq	r3, [r3, #4]
 800c1b4:	1809      	addeq	r1, r1, r0
 800c1b6:	6021      	streq	r1, [r4, #0]
 800c1b8:	e7ed      	b.n	800c196 <_free_r+0x1e>
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	685b      	ldr	r3, [r3, #4]
 800c1be:	b10b      	cbz	r3, 800c1c4 <_free_r+0x4c>
 800c1c0:	42a3      	cmp	r3, r4
 800c1c2:	d9fa      	bls.n	800c1ba <_free_r+0x42>
 800c1c4:	6811      	ldr	r1, [r2, #0]
 800c1c6:	1850      	adds	r0, r2, r1
 800c1c8:	42a0      	cmp	r0, r4
 800c1ca:	d10b      	bne.n	800c1e4 <_free_r+0x6c>
 800c1cc:	6820      	ldr	r0, [r4, #0]
 800c1ce:	4401      	add	r1, r0
 800c1d0:	1850      	adds	r0, r2, r1
 800c1d2:	4283      	cmp	r3, r0
 800c1d4:	6011      	str	r1, [r2, #0]
 800c1d6:	d1e0      	bne.n	800c19a <_free_r+0x22>
 800c1d8:	6818      	ldr	r0, [r3, #0]
 800c1da:	685b      	ldr	r3, [r3, #4]
 800c1dc:	6053      	str	r3, [r2, #4]
 800c1de:	4408      	add	r0, r1
 800c1e0:	6010      	str	r0, [r2, #0]
 800c1e2:	e7da      	b.n	800c19a <_free_r+0x22>
 800c1e4:	d902      	bls.n	800c1ec <_free_r+0x74>
 800c1e6:	230c      	movs	r3, #12
 800c1e8:	602b      	str	r3, [r5, #0]
 800c1ea:	e7d6      	b.n	800c19a <_free_r+0x22>
 800c1ec:	6820      	ldr	r0, [r4, #0]
 800c1ee:	1821      	adds	r1, r4, r0
 800c1f0:	428b      	cmp	r3, r1
 800c1f2:	bf04      	itt	eq
 800c1f4:	6819      	ldreq	r1, [r3, #0]
 800c1f6:	685b      	ldreq	r3, [r3, #4]
 800c1f8:	6063      	str	r3, [r4, #4]
 800c1fa:	bf04      	itt	eq
 800c1fc:	1809      	addeq	r1, r1, r0
 800c1fe:	6021      	streq	r1, [r4, #0]
 800c200:	6054      	str	r4, [r2, #4]
 800c202:	e7ca      	b.n	800c19a <_free_r+0x22>
 800c204:	bd38      	pop	{r3, r4, r5, pc}
 800c206:	bf00      	nop
 800c208:	20002160 	.word	0x20002160

0800c20c <sbrk_aligned>:
 800c20c:	b570      	push	{r4, r5, r6, lr}
 800c20e:	4e0f      	ldr	r6, [pc, #60]	@ (800c24c <sbrk_aligned+0x40>)
 800c210:	460c      	mov	r4, r1
 800c212:	6831      	ldr	r1, [r6, #0]
 800c214:	4605      	mov	r5, r0
 800c216:	b911      	cbnz	r1, 800c21e <sbrk_aligned+0x12>
 800c218:	f000 fba6 	bl	800c968 <_sbrk_r>
 800c21c:	6030      	str	r0, [r6, #0]
 800c21e:	4621      	mov	r1, r4
 800c220:	4628      	mov	r0, r5
 800c222:	f000 fba1 	bl	800c968 <_sbrk_r>
 800c226:	1c43      	adds	r3, r0, #1
 800c228:	d103      	bne.n	800c232 <sbrk_aligned+0x26>
 800c22a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c22e:	4620      	mov	r0, r4
 800c230:	bd70      	pop	{r4, r5, r6, pc}
 800c232:	1cc4      	adds	r4, r0, #3
 800c234:	f024 0403 	bic.w	r4, r4, #3
 800c238:	42a0      	cmp	r0, r4
 800c23a:	d0f8      	beq.n	800c22e <sbrk_aligned+0x22>
 800c23c:	1a21      	subs	r1, r4, r0
 800c23e:	4628      	mov	r0, r5
 800c240:	f000 fb92 	bl	800c968 <_sbrk_r>
 800c244:	3001      	adds	r0, #1
 800c246:	d1f2      	bne.n	800c22e <sbrk_aligned+0x22>
 800c248:	e7ef      	b.n	800c22a <sbrk_aligned+0x1e>
 800c24a:	bf00      	nop
 800c24c:	2000215c 	.word	0x2000215c

0800c250 <_malloc_r>:
 800c250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c254:	1ccd      	adds	r5, r1, #3
 800c256:	f025 0503 	bic.w	r5, r5, #3
 800c25a:	3508      	adds	r5, #8
 800c25c:	2d0c      	cmp	r5, #12
 800c25e:	bf38      	it	cc
 800c260:	250c      	movcc	r5, #12
 800c262:	2d00      	cmp	r5, #0
 800c264:	4606      	mov	r6, r0
 800c266:	db01      	blt.n	800c26c <_malloc_r+0x1c>
 800c268:	42a9      	cmp	r1, r5
 800c26a:	d904      	bls.n	800c276 <_malloc_r+0x26>
 800c26c:	230c      	movs	r3, #12
 800c26e:	6033      	str	r3, [r6, #0]
 800c270:	2000      	movs	r0, #0
 800c272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c276:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c34c <_malloc_r+0xfc>
 800c27a:	f000 f869 	bl	800c350 <__malloc_lock>
 800c27e:	f8d8 3000 	ldr.w	r3, [r8]
 800c282:	461c      	mov	r4, r3
 800c284:	bb44      	cbnz	r4, 800c2d8 <_malloc_r+0x88>
 800c286:	4629      	mov	r1, r5
 800c288:	4630      	mov	r0, r6
 800c28a:	f7ff ffbf 	bl	800c20c <sbrk_aligned>
 800c28e:	1c43      	adds	r3, r0, #1
 800c290:	4604      	mov	r4, r0
 800c292:	d158      	bne.n	800c346 <_malloc_r+0xf6>
 800c294:	f8d8 4000 	ldr.w	r4, [r8]
 800c298:	4627      	mov	r7, r4
 800c29a:	2f00      	cmp	r7, #0
 800c29c:	d143      	bne.n	800c326 <_malloc_r+0xd6>
 800c29e:	2c00      	cmp	r4, #0
 800c2a0:	d04b      	beq.n	800c33a <_malloc_r+0xea>
 800c2a2:	6823      	ldr	r3, [r4, #0]
 800c2a4:	4639      	mov	r1, r7
 800c2a6:	4630      	mov	r0, r6
 800c2a8:	eb04 0903 	add.w	r9, r4, r3
 800c2ac:	f000 fb5c 	bl	800c968 <_sbrk_r>
 800c2b0:	4581      	cmp	r9, r0
 800c2b2:	d142      	bne.n	800c33a <_malloc_r+0xea>
 800c2b4:	6821      	ldr	r1, [r4, #0]
 800c2b6:	1a6d      	subs	r5, r5, r1
 800c2b8:	4629      	mov	r1, r5
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	f7ff ffa6 	bl	800c20c <sbrk_aligned>
 800c2c0:	3001      	adds	r0, #1
 800c2c2:	d03a      	beq.n	800c33a <_malloc_r+0xea>
 800c2c4:	6823      	ldr	r3, [r4, #0]
 800c2c6:	442b      	add	r3, r5
 800c2c8:	6023      	str	r3, [r4, #0]
 800c2ca:	f8d8 3000 	ldr.w	r3, [r8]
 800c2ce:	685a      	ldr	r2, [r3, #4]
 800c2d0:	bb62      	cbnz	r2, 800c32c <_malloc_r+0xdc>
 800c2d2:	f8c8 7000 	str.w	r7, [r8]
 800c2d6:	e00f      	b.n	800c2f8 <_malloc_r+0xa8>
 800c2d8:	6822      	ldr	r2, [r4, #0]
 800c2da:	1b52      	subs	r2, r2, r5
 800c2dc:	d420      	bmi.n	800c320 <_malloc_r+0xd0>
 800c2de:	2a0b      	cmp	r2, #11
 800c2e0:	d917      	bls.n	800c312 <_malloc_r+0xc2>
 800c2e2:	1961      	adds	r1, r4, r5
 800c2e4:	42a3      	cmp	r3, r4
 800c2e6:	6025      	str	r5, [r4, #0]
 800c2e8:	bf18      	it	ne
 800c2ea:	6059      	strne	r1, [r3, #4]
 800c2ec:	6863      	ldr	r3, [r4, #4]
 800c2ee:	bf08      	it	eq
 800c2f0:	f8c8 1000 	streq.w	r1, [r8]
 800c2f4:	5162      	str	r2, [r4, r5]
 800c2f6:	604b      	str	r3, [r1, #4]
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	f000 f82f 	bl	800c35c <__malloc_unlock>
 800c2fe:	f104 000b 	add.w	r0, r4, #11
 800c302:	1d23      	adds	r3, r4, #4
 800c304:	f020 0007 	bic.w	r0, r0, #7
 800c308:	1ac2      	subs	r2, r0, r3
 800c30a:	bf1c      	itt	ne
 800c30c:	1a1b      	subne	r3, r3, r0
 800c30e:	50a3      	strne	r3, [r4, r2]
 800c310:	e7af      	b.n	800c272 <_malloc_r+0x22>
 800c312:	6862      	ldr	r2, [r4, #4]
 800c314:	42a3      	cmp	r3, r4
 800c316:	bf0c      	ite	eq
 800c318:	f8c8 2000 	streq.w	r2, [r8]
 800c31c:	605a      	strne	r2, [r3, #4]
 800c31e:	e7eb      	b.n	800c2f8 <_malloc_r+0xa8>
 800c320:	4623      	mov	r3, r4
 800c322:	6864      	ldr	r4, [r4, #4]
 800c324:	e7ae      	b.n	800c284 <_malloc_r+0x34>
 800c326:	463c      	mov	r4, r7
 800c328:	687f      	ldr	r7, [r7, #4]
 800c32a:	e7b6      	b.n	800c29a <_malloc_r+0x4a>
 800c32c:	461a      	mov	r2, r3
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	42a3      	cmp	r3, r4
 800c332:	d1fb      	bne.n	800c32c <_malloc_r+0xdc>
 800c334:	2300      	movs	r3, #0
 800c336:	6053      	str	r3, [r2, #4]
 800c338:	e7de      	b.n	800c2f8 <_malloc_r+0xa8>
 800c33a:	230c      	movs	r3, #12
 800c33c:	6033      	str	r3, [r6, #0]
 800c33e:	4630      	mov	r0, r6
 800c340:	f000 f80c 	bl	800c35c <__malloc_unlock>
 800c344:	e794      	b.n	800c270 <_malloc_r+0x20>
 800c346:	6005      	str	r5, [r0, #0]
 800c348:	e7d6      	b.n	800c2f8 <_malloc_r+0xa8>
 800c34a:	bf00      	nop
 800c34c:	20002160 	.word	0x20002160

0800c350 <__malloc_lock>:
 800c350:	4801      	ldr	r0, [pc, #4]	@ (800c358 <__malloc_lock+0x8>)
 800c352:	f7ff bf01 	b.w	800c158 <__retarget_lock_acquire_recursive>
 800c356:	bf00      	nop
 800c358:	20002158 	.word	0x20002158

0800c35c <__malloc_unlock>:
 800c35c:	4801      	ldr	r0, [pc, #4]	@ (800c364 <__malloc_unlock+0x8>)
 800c35e:	f7ff befc 	b.w	800c15a <__retarget_lock_release_recursive>
 800c362:	bf00      	nop
 800c364:	20002158 	.word	0x20002158

0800c368 <__ssputs_r>:
 800c368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c36c:	688e      	ldr	r6, [r1, #8]
 800c36e:	461f      	mov	r7, r3
 800c370:	42be      	cmp	r6, r7
 800c372:	680b      	ldr	r3, [r1, #0]
 800c374:	4682      	mov	sl, r0
 800c376:	460c      	mov	r4, r1
 800c378:	4690      	mov	r8, r2
 800c37a:	d82d      	bhi.n	800c3d8 <__ssputs_r+0x70>
 800c37c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c380:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c384:	d026      	beq.n	800c3d4 <__ssputs_r+0x6c>
 800c386:	6965      	ldr	r5, [r4, #20]
 800c388:	6909      	ldr	r1, [r1, #16]
 800c38a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c38e:	eba3 0901 	sub.w	r9, r3, r1
 800c392:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c396:	1c7b      	adds	r3, r7, #1
 800c398:	444b      	add	r3, r9
 800c39a:	106d      	asrs	r5, r5, #1
 800c39c:	429d      	cmp	r5, r3
 800c39e:	bf38      	it	cc
 800c3a0:	461d      	movcc	r5, r3
 800c3a2:	0553      	lsls	r3, r2, #21
 800c3a4:	d527      	bpl.n	800c3f6 <__ssputs_r+0x8e>
 800c3a6:	4629      	mov	r1, r5
 800c3a8:	f7ff ff52 	bl	800c250 <_malloc_r>
 800c3ac:	4606      	mov	r6, r0
 800c3ae:	b360      	cbz	r0, 800c40a <__ssputs_r+0xa2>
 800c3b0:	6921      	ldr	r1, [r4, #16]
 800c3b2:	464a      	mov	r2, r9
 800c3b4:	f7ff fed2 	bl	800c15c <memcpy>
 800c3b8:	89a3      	ldrh	r3, [r4, #12]
 800c3ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c3be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3c2:	81a3      	strh	r3, [r4, #12]
 800c3c4:	6126      	str	r6, [r4, #16]
 800c3c6:	6165      	str	r5, [r4, #20]
 800c3c8:	444e      	add	r6, r9
 800c3ca:	eba5 0509 	sub.w	r5, r5, r9
 800c3ce:	6026      	str	r6, [r4, #0]
 800c3d0:	60a5      	str	r5, [r4, #8]
 800c3d2:	463e      	mov	r6, r7
 800c3d4:	42be      	cmp	r6, r7
 800c3d6:	d900      	bls.n	800c3da <__ssputs_r+0x72>
 800c3d8:	463e      	mov	r6, r7
 800c3da:	6820      	ldr	r0, [r4, #0]
 800c3dc:	4632      	mov	r2, r6
 800c3de:	4641      	mov	r1, r8
 800c3e0:	f000 faa8 	bl	800c934 <memmove>
 800c3e4:	68a3      	ldr	r3, [r4, #8]
 800c3e6:	1b9b      	subs	r3, r3, r6
 800c3e8:	60a3      	str	r3, [r4, #8]
 800c3ea:	6823      	ldr	r3, [r4, #0]
 800c3ec:	4433      	add	r3, r6
 800c3ee:	6023      	str	r3, [r4, #0]
 800c3f0:	2000      	movs	r0, #0
 800c3f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3f6:	462a      	mov	r2, r5
 800c3f8:	f000 fac6 	bl	800c988 <_realloc_r>
 800c3fc:	4606      	mov	r6, r0
 800c3fe:	2800      	cmp	r0, #0
 800c400:	d1e0      	bne.n	800c3c4 <__ssputs_r+0x5c>
 800c402:	6921      	ldr	r1, [r4, #16]
 800c404:	4650      	mov	r0, sl
 800c406:	f7ff feb7 	bl	800c178 <_free_r>
 800c40a:	230c      	movs	r3, #12
 800c40c:	f8ca 3000 	str.w	r3, [sl]
 800c410:	89a3      	ldrh	r3, [r4, #12]
 800c412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c416:	81a3      	strh	r3, [r4, #12]
 800c418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c41c:	e7e9      	b.n	800c3f2 <__ssputs_r+0x8a>
	...

0800c420 <_svfiprintf_r>:
 800c420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c424:	4698      	mov	r8, r3
 800c426:	898b      	ldrh	r3, [r1, #12]
 800c428:	061b      	lsls	r3, r3, #24
 800c42a:	b09d      	sub	sp, #116	@ 0x74
 800c42c:	4607      	mov	r7, r0
 800c42e:	460d      	mov	r5, r1
 800c430:	4614      	mov	r4, r2
 800c432:	d510      	bpl.n	800c456 <_svfiprintf_r+0x36>
 800c434:	690b      	ldr	r3, [r1, #16]
 800c436:	b973      	cbnz	r3, 800c456 <_svfiprintf_r+0x36>
 800c438:	2140      	movs	r1, #64	@ 0x40
 800c43a:	f7ff ff09 	bl	800c250 <_malloc_r>
 800c43e:	6028      	str	r0, [r5, #0]
 800c440:	6128      	str	r0, [r5, #16]
 800c442:	b930      	cbnz	r0, 800c452 <_svfiprintf_r+0x32>
 800c444:	230c      	movs	r3, #12
 800c446:	603b      	str	r3, [r7, #0]
 800c448:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c44c:	b01d      	add	sp, #116	@ 0x74
 800c44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c452:	2340      	movs	r3, #64	@ 0x40
 800c454:	616b      	str	r3, [r5, #20]
 800c456:	2300      	movs	r3, #0
 800c458:	9309      	str	r3, [sp, #36]	@ 0x24
 800c45a:	2320      	movs	r3, #32
 800c45c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c460:	f8cd 800c 	str.w	r8, [sp, #12]
 800c464:	2330      	movs	r3, #48	@ 0x30
 800c466:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c604 <_svfiprintf_r+0x1e4>
 800c46a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c46e:	f04f 0901 	mov.w	r9, #1
 800c472:	4623      	mov	r3, r4
 800c474:	469a      	mov	sl, r3
 800c476:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c47a:	b10a      	cbz	r2, 800c480 <_svfiprintf_r+0x60>
 800c47c:	2a25      	cmp	r2, #37	@ 0x25
 800c47e:	d1f9      	bne.n	800c474 <_svfiprintf_r+0x54>
 800c480:	ebba 0b04 	subs.w	fp, sl, r4
 800c484:	d00b      	beq.n	800c49e <_svfiprintf_r+0x7e>
 800c486:	465b      	mov	r3, fp
 800c488:	4622      	mov	r2, r4
 800c48a:	4629      	mov	r1, r5
 800c48c:	4638      	mov	r0, r7
 800c48e:	f7ff ff6b 	bl	800c368 <__ssputs_r>
 800c492:	3001      	adds	r0, #1
 800c494:	f000 80a7 	beq.w	800c5e6 <_svfiprintf_r+0x1c6>
 800c498:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c49a:	445a      	add	r2, fp
 800c49c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c49e:	f89a 3000 	ldrb.w	r3, [sl]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	f000 809f 	beq.w	800c5e6 <_svfiprintf_r+0x1c6>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c4ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4b2:	f10a 0a01 	add.w	sl, sl, #1
 800c4b6:	9304      	str	r3, [sp, #16]
 800c4b8:	9307      	str	r3, [sp, #28]
 800c4ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c4be:	931a      	str	r3, [sp, #104]	@ 0x68
 800c4c0:	4654      	mov	r4, sl
 800c4c2:	2205      	movs	r2, #5
 800c4c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c8:	484e      	ldr	r0, [pc, #312]	@ (800c604 <_svfiprintf_r+0x1e4>)
 800c4ca:	f7f3 fe89 	bl	80001e0 <memchr>
 800c4ce:	9a04      	ldr	r2, [sp, #16]
 800c4d0:	b9d8      	cbnz	r0, 800c50a <_svfiprintf_r+0xea>
 800c4d2:	06d0      	lsls	r0, r2, #27
 800c4d4:	bf44      	itt	mi
 800c4d6:	2320      	movmi	r3, #32
 800c4d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4dc:	0711      	lsls	r1, r2, #28
 800c4de:	bf44      	itt	mi
 800c4e0:	232b      	movmi	r3, #43	@ 0x2b
 800c4e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4e6:	f89a 3000 	ldrb.w	r3, [sl]
 800c4ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4ec:	d015      	beq.n	800c51a <_svfiprintf_r+0xfa>
 800c4ee:	9a07      	ldr	r2, [sp, #28]
 800c4f0:	4654      	mov	r4, sl
 800c4f2:	2000      	movs	r0, #0
 800c4f4:	f04f 0c0a 	mov.w	ip, #10
 800c4f8:	4621      	mov	r1, r4
 800c4fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4fe:	3b30      	subs	r3, #48	@ 0x30
 800c500:	2b09      	cmp	r3, #9
 800c502:	d94b      	bls.n	800c59c <_svfiprintf_r+0x17c>
 800c504:	b1b0      	cbz	r0, 800c534 <_svfiprintf_r+0x114>
 800c506:	9207      	str	r2, [sp, #28]
 800c508:	e014      	b.n	800c534 <_svfiprintf_r+0x114>
 800c50a:	eba0 0308 	sub.w	r3, r0, r8
 800c50e:	fa09 f303 	lsl.w	r3, r9, r3
 800c512:	4313      	orrs	r3, r2
 800c514:	9304      	str	r3, [sp, #16]
 800c516:	46a2      	mov	sl, r4
 800c518:	e7d2      	b.n	800c4c0 <_svfiprintf_r+0xa0>
 800c51a:	9b03      	ldr	r3, [sp, #12]
 800c51c:	1d19      	adds	r1, r3, #4
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	9103      	str	r1, [sp, #12]
 800c522:	2b00      	cmp	r3, #0
 800c524:	bfbb      	ittet	lt
 800c526:	425b      	neglt	r3, r3
 800c528:	f042 0202 	orrlt.w	r2, r2, #2
 800c52c:	9307      	strge	r3, [sp, #28]
 800c52e:	9307      	strlt	r3, [sp, #28]
 800c530:	bfb8      	it	lt
 800c532:	9204      	strlt	r2, [sp, #16]
 800c534:	7823      	ldrb	r3, [r4, #0]
 800c536:	2b2e      	cmp	r3, #46	@ 0x2e
 800c538:	d10a      	bne.n	800c550 <_svfiprintf_r+0x130>
 800c53a:	7863      	ldrb	r3, [r4, #1]
 800c53c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c53e:	d132      	bne.n	800c5a6 <_svfiprintf_r+0x186>
 800c540:	9b03      	ldr	r3, [sp, #12]
 800c542:	1d1a      	adds	r2, r3, #4
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	9203      	str	r2, [sp, #12]
 800c548:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c54c:	3402      	adds	r4, #2
 800c54e:	9305      	str	r3, [sp, #20]
 800c550:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c614 <_svfiprintf_r+0x1f4>
 800c554:	7821      	ldrb	r1, [r4, #0]
 800c556:	2203      	movs	r2, #3
 800c558:	4650      	mov	r0, sl
 800c55a:	f7f3 fe41 	bl	80001e0 <memchr>
 800c55e:	b138      	cbz	r0, 800c570 <_svfiprintf_r+0x150>
 800c560:	9b04      	ldr	r3, [sp, #16]
 800c562:	eba0 000a 	sub.w	r0, r0, sl
 800c566:	2240      	movs	r2, #64	@ 0x40
 800c568:	4082      	lsls	r2, r0
 800c56a:	4313      	orrs	r3, r2
 800c56c:	3401      	adds	r4, #1
 800c56e:	9304      	str	r3, [sp, #16]
 800c570:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c574:	4824      	ldr	r0, [pc, #144]	@ (800c608 <_svfiprintf_r+0x1e8>)
 800c576:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c57a:	2206      	movs	r2, #6
 800c57c:	f7f3 fe30 	bl	80001e0 <memchr>
 800c580:	2800      	cmp	r0, #0
 800c582:	d036      	beq.n	800c5f2 <_svfiprintf_r+0x1d2>
 800c584:	4b21      	ldr	r3, [pc, #132]	@ (800c60c <_svfiprintf_r+0x1ec>)
 800c586:	bb1b      	cbnz	r3, 800c5d0 <_svfiprintf_r+0x1b0>
 800c588:	9b03      	ldr	r3, [sp, #12]
 800c58a:	3307      	adds	r3, #7
 800c58c:	f023 0307 	bic.w	r3, r3, #7
 800c590:	3308      	adds	r3, #8
 800c592:	9303      	str	r3, [sp, #12]
 800c594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c596:	4433      	add	r3, r6
 800c598:	9309      	str	r3, [sp, #36]	@ 0x24
 800c59a:	e76a      	b.n	800c472 <_svfiprintf_r+0x52>
 800c59c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5a0:	460c      	mov	r4, r1
 800c5a2:	2001      	movs	r0, #1
 800c5a4:	e7a8      	b.n	800c4f8 <_svfiprintf_r+0xd8>
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	3401      	adds	r4, #1
 800c5aa:	9305      	str	r3, [sp, #20]
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	f04f 0c0a 	mov.w	ip, #10
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5b8:	3a30      	subs	r2, #48	@ 0x30
 800c5ba:	2a09      	cmp	r2, #9
 800c5bc:	d903      	bls.n	800c5c6 <_svfiprintf_r+0x1a6>
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d0c6      	beq.n	800c550 <_svfiprintf_r+0x130>
 800c5c2:	9105      	str	r1, [sp, #20]
 800c5c4:	e7c4      	b.n	800c550 <_svfiprintf_r+0x130>
 800c5c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	2301      	movs	r3, #1
 800c5ce:	e7f0      	b.n	800c5b2 <_svfiprintf_r+0x192>
 800c5d0:	ab03      	add	r3, sp, #12
 800c5d2:	9300      	str	r3, [sp, #0]
 800c5d4:	462a      	mov	r2, r5
 800c5d6:	4b0e      	ldr	r3, [pc, #56]	@ (800c610 <_svfiprintf_r+0x1f0>)
 800c5d8:	a904      	add	r1, sp, #16
 800c5da:	4638      	mov	r0, r7
 800c5dc:	f3af 8000 	nop.w
 800c5e0:	1c42      	adds	r2, r0, #1
 800c5e2:	4606      	mov	r6, r0
 800c5e4:	d1d6      	bne.n	800c594 <_svfiprintf_r+0x174>
 800c5e6:	89ab      	ldrh	r3, [r5, #12]
 800c5e8:	065b      	lsls	r3, r3, #25
 800c5ea:	f53f af2d 	bmi.w	800c448 <_svfiprintf_r+0x28>
 800c5ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5f0:	e72c      	b.n	800c44c <_svfiprintf_r+0x2c>
 800c5f2:	ab03      	add	r3, sp, #12
 800c5f4:	9300      	str	r3, [sp, #0]
 800c5f6:	462a      	mov	r2, r5
 800c5f8:	4b05      	ldr	r3, [pc, #20]	@ (800c610 <_svfiprintf_r+0x1f0>)
 800c5fa:	a904      	add	r1, sp, #16
 800c5fc:	4638      	mov	r0, r7
 800c5fe:	f000 f879 	bl	800c6f4 <_printf_i>
 800c602:	e7ed      	b.n	800c5e0 <_svfiprintf_r+0x1c0>
 800c604:	0800ccec 	.word	0x0800ccec
 800c608:	0800ccf6 	.word	0x0800ccf6
 800c60c:	00000000 	.word	0x00000000
 800c610:	0800c369 	.word	0x0800c369
 800c614:	0800ccf2 	.word	0x0800ccf2

0800c618 <_printf_common>:
 800c618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c61c:	4616      	mov	r6, r2
 800c61e:	4698      	mov	r8, r3
 800c620:	688a      	ldr	r2, [r1, #8]
 800c622:	690b      	ldr	r3, [r1, #16]
 800c624:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c628:	4293      	cmp	r3, r2
 800c62a:	bfb8      	it	lt
 800c62c:	4613      	movlt	r3, r2
 800c62e:	6033      	str	r3, [r6, #0]
 800c630:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c634:	4607      	mov	r7, r0
 800c636:	460c      	mov	r4, r1
 800c638:	b10a      	cbz	r2, 800c63e <_printf_common+0x26>
 800c63a:	3301      	adds	r3, #1
 800c63c:	6033      	str	r3, [r6, #0]
 800c63e:	6823      	ldr	r3, [r4, #0]
 800c640:	0699      	lsls	r1, r3, #26
 800c642:	bf42      	ittt	mi
 800c644:	6833      	ldrmi	r3, [r6, #0]
 800c646:	3302      	addmi	r3, #2
 800c648:	6033      	strmi	r3, [r6, #0]
 800c64a:	6825      	ldr	r5, [r4, #0]
 800c64c:	f015 0506 	ands.w	r5, r5, #6
 800c650:	d106      	bne.n	800c660 <_printf_common+0x48>
 800c652:	f104 0a19 	add.w	sl, r4, #25
 800c656:	68e3      	ldr	r3, [r4, #12]
 800c658:	6832      	ldr	r2, [r6, #0]
 800c65a:	1a9b      	subs	r3, r3, r2
 800c65c:	42ab      	cmp	r3, r5
 800c65e:	dc26      	bgt.n	800c6ae <_printf_common+0x96>
 800c660:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c664:	6822      	ldr	r2, [r4, #0]
 800c666:	3b00      	subs	r3, #0
 800c668:	bf18      	it	ne
 800c66a:	2301      	movne	r3, #1
 800c66c:	0692      	lsls	r2, r2, #26
 800c66e:	d42b      	bmi.n	800c6c8 <_printf_common+0xb0>
 800c670:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c674:	4641      	mov	r1, r8
 800c676:	4638      	mov	r0, r7
 800c678:	47c8      	blx	r9
 800c67a:	3001      	adds	r0, #1
 800c67c:	d01e      	beq.n	800c6bc <_printf_common+0xa4>
 800c67e:	6823      	ldr	r3, [r4, #0]
 800c680:	6922      	ldr	r2, [r4, #16]
 800c682:	f003 0306 	and.w	r3, r3, #6
 800c686:	2b04      	cmp	r3, #4
 800c688:	bf02      	ittt	eq
 800c68a:	68e5      	ldreq	r5, [r4, #12]
 800c68c:	6833      	ldreq	r3, [r6, #0]
 800c68e:	1aed      	subeq	r5, r5, r3
 800c690:	68a3      	ldr	r3, [r4, #8]
 800c692:	bf0c      	ite	eq
 800c694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c698:	2500      	movne	r5, #0
 800c69a:	4293      	cmp	r3, r2
 800c69c:	bfc4      	itt	gt
 800c69e:	1a9b      	subgt	r3, r3, r2
 800c6a0:	18ed      	addgt	r5, r5, r3
 800c6a2:	2600      	movs	r6, #0
 800c6a4:	341a      	adds	r4, #26
 800c6a6:	42b5      	cmp	r5, r6
 800c6a8:	d11a      	bne.n	800c6e0 <_printf_common+0xc8>
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	e008      	b.n	800c6c0 <_printf_common+0xa8>
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	4652      	mov	r2, sl
 800c6b2:	4641      	mov	r1, r8
 800c6b4:	4638      	mov	r0, r7
 800c6b6:	47c8      	blx	r9
 800c6b8:	3001      	adds	r0, #1
 800c6ba:	d103      	bne.n	800c6c4 <_printf_common+0xac>
 800c6bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6c4:	3501      	adds	r5, #1
 800c6c6:	e7c6      	b.n	800c656 <_printf_common+0x3e>
 800c6c8:	18e1      	adds	r1, r4, r3
 800c6ca:	1c5a      	adds	r2, r3, #1
 800c6cc:	2030      	movs	r0, #48	@ 0x30
 800c6ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c6d2:	4422      	add	r2, r4
 800c6d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c6d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c6dc:	3302      	adds	r3, #2
 800c6de:	e7c7      	b.n	800c670 <_printf_common+0x58>
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	4622      	mov	r2, r4
 800c6e4:	4641      	mov	r1, r8
 800c6e6:	4638      	mov	r0, r7
 800c6e8:	47c8      	blx	r9
 800c6ea:	3001      	adds	r0, #1
 800c6ec:	d0e6      	beq.n	800c6bc <_printf_common+0xa4>
 800c6ee:	3601      	adds	r6, #1
 800c6f0:	e7d9      	b.n	800c6a6 <_printf_common+0x8e>
	...

0800c6f4 <_printf_i>:
 800c6f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6f8:	7e0f      	ldrb	r7, [r1, #24]
 800c6fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c6fc:	2f78      	cmp	r7, #120	@ 0x78
 800c6fe:	4691      	mov	r9, r2
 800c700:	4680      	mov	r8, r0
 800c702:	460c      	mov	r4, r1
 800c704:	469a      	mov	sl, r3
 800c706:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c70a:	d807      	bhi.n	800c71c <_printf_i+0x28>
 800c70c:	2f62      	cmp	r7, #98	@ 0x62
 800c70e:	d80a      	bhi.n	800c726 <_printf_i+0x32>
 800c710:	2f00      	cmp	r7, #0
 800c712:	f000 80d2 	beq.w	800c8ba <_printf_i+0x1c6>
 800c716:	2f58      	cmp	r7, #88	@ 0x58
 800c718:	f000 80b9 	beq.w	800c88e <_printf_i+0x19a>
 800c71c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c720:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c724:	e03a      	b.n	800c79c <_printf_i+0xa8>
 800c726:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c72a:	2b15      	cmp	r3, #21
 800c72c:	d8f6      	bhi.n	800c71c <_printf_i+0x28>
 800c72e:	a101      	add	r1, pc, #4	@ (adr r1, 800c734 <_printf_i+0x40>)
 800c730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c734:	0800c78d 	.word	0x0800c78d
 800c738:	0800c7a1 	.word	0x0800c7a1
 800c73c:	0800c71d 	.word	0x0800c71d
 800c740:	0800c71d 	.word	0x0800c71d
 800c744:	0800c71d 	.word	0x0800c71d
 800c748:	0800c71d 	.word	0x0800c71d
 800c74c:	0800c7a1 	.word	0x0800c7a1
 800c750:	0800c71d 	.word	0x0800c71d
 800c754:	0800c71d 	.word	0x0800c71d
 800c758:	0800c71d 	.word	0x0800c71d
 800c75c:	0800c71d 	.word	0x0800c71d
 800c760:	0800c8a1 	.word	0x0800c8a1
 800c764:	0800c7cb 	.word	0x0800c7cb
 800c768:	0800c85b 	.word	0x0800c85b
 800c76c:	0800c71d 	.word	0x0800c71d
 800c770:	0800c71d 	.word	0x0800c71d
 800c774:	0800c8c3 	.word	0x0800c8c3
 800c778:	0800c71d 	.word	0x0800c71d
 800c77c:	0800c7cb 	.word	0x0800c7cb
 800c780:	0800c71d 	.word	0x0800c71d
 800c784:	0800c71d 	.word	0x0800c71d
 800c788:	0800c863 	.word	0x0800c863
 800c78c:	6833      	ldr	r3, [r6, #0]
 800c78e:	1d1a      	adds	r2, r3, #4
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	6032      	str	r2, [r6, #0]
 800c794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c798:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c79c:	2301      	movs	r3, #1
 800c79e:	e09d      	b.n	800c8dc <_printf_i+0x1e8>
 800c7a0:	6833      	ldr	r3, [r6, #0]
 800c7a2:	6820      	ldr	r0, [r4, #0]
 800c7a4:	1d19      	adds	r1, r3, #4
 800c7a6:	6031      	str	r1, [r6, #0]
 800c7a8:	0606      	lsls	r6, r0, #24
 800c7aa:	d501      	bpl.n	800c7b0 <_printf_i+0xbc>
 800c7ac:	681d      	ldr	r5, [r3, #0]
 800c7ae:	e003      	b.n	800c7b8 <_printf_i+0xc4>
 800c7b0:	0645      	lsls	r5, r0, #25
 800c7b2:	d5fb      	bpl.n	800c7ac <_printf_i+0xb8>
 800c7b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c7b8:	2d00      	cmp	r5, #0
 800c7ba:	da03      	bge.n	800c7c4 <_printf_i+0xd0>
 800c7bc:	232d      	movs	r3, #45	@ 0x2d
 800c7be:	426d      	negs	r5, r5
 800c7c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7c4:	4859      	ldr	r0, [pc, #356]	@ (800c92c <_printf_i+0x238>)
 800c7c6:	230a      	movs	r3, #10
 800c7c8:	e011      	b.n	800c7ee <_printf_i+0xfa>
 800c7ca:	6821      	ldr	r1, [r4, #0]
 800c7cc:	6833      	ldr	r3, [r6, #0]
 800c7ce:	0608      	lsls	r0, r1, #24
 800c7d0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c7d4:	d402      	bmi.n	800c7dc <_printf_i+0xe8>
 800c7d6:	0649      	lsls	r1, r1, #25
 800c7d8:	bf48      	it	mi
 800c7da:	b2ad      	uxthmi	r5, r5
 800c7dc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c7de:	4853      	ldr	r0, [pc, #332]	@ (800c92c <_printf_i+0x238>)
 800c7e0:	6033      	str	r3, [r6, #0]
 800c7e2:	bf14      	ite	ne
 800c7e4:	230a      	movne	r3, #10
 800c7e6:	2308      	moveq	r3, #8
 800c7e8:	2100      	movs	r1, #0
 800c7ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c7ee:	6866      	ldr	r6, [r4, #4]
 800c7f0:	60a6      	str	r6, [r4, #8]
 800c7f2:	2e00      	cmp	r6, #0
 800c7f4:	bfa2      	ittt	ge
 800c7f6:	6821      	ldrge	r1, [r4, #0]
 800c7f8:	f021 0104 	bicge.w	r1, r1, #4
 800c7fc:	6021      	strge	r1, [r4, #0]
 800c7fe:	b90d      	cbnz	r5, 800c804 <_printf_i+0x110>
 800c800:	2e00      	cmp	r6, #0
 800c802:	d04b      	beq.n	800c89c <_printf_i+0x1a8>
 800c804:	4616      	mov	r6, r2
 800c806:	fbb5 f1f3 	udiv	r1, r5, r3
 800c80a:	fb03 5711 	mls	r7, r3, r1, r5
 800c80e:	5dc7      	ldrb	r7, [r0, r7]
 800c810:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c814:	462f      	mov	r7, r5
 800c816:	42bb      	cmp	r3, r7
 800c818:	460d      	mov	r5, r1
 800c81a:	d9f4      	bls.n	800c806 <_printf_i+0x112>
 800c81c:	2b08      	cmp	r3, #8
 800c81e:	d10b      	bne.n	800c838 <_printf_i+0x144>
 800c820:	6823      	ldr	r3, [r4, #0]
 800c822:	07df      	lsls	r7, r3, #31
 800c824:	d508      	bpl.n	800c838 <_printf_i+0x144>
 800c826:	6923      	ldr	r3, [r4, #16]
 800c828:	6861      	ldr	r1, [r4, #4]
 800c82a:	4299      	cmp	r1, r3
 800c82c:	bfde      	ittt	le
 800c82e:	2330      	movle	r3, #48	@ 0x30
 800c830:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c834:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c838:	1b92      	subs	r2, r2, r6
 800c83a:	6122      	str	r2, [r4, #16]
 800c83c:	f8cd a000 	str.w	sl, [sp]
 800c840:	464b      	mov	r3, r9
 800c842:	aa03      	add	r2, sp, #12
 800c844:	4621      	mov	r1, r4
 800c846:	4640      	mov	r0, r8
 800c848:	f7ff fee6 	bl	800c618 <_printf_common>
 800c84c:	3001      	adds	r0, #1
 800c84e:	d14a      	bne.n	800c8e6 <_printf_i+0x1f2>
 800c850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c854:	b004      	add	sp, #16
 800c856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c85a:	6823      	ldr	r3, [r4, #0]
 800c85c:	f043 0320 	orr.w	r3, r3, #32
 800c860:	6023      	str	r3, [r4, #0]
 800c862:	4833      	ldr	r0, [pc, #204]	@ (800c930 <_printf_i+0x23c>)
 800c864:	2778      	movs	r7, #120	@ 0x78
 800c866:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c86a:	6823      	ldr	r3, [r4, #0]
 800c86c:	6831      	ldr	r1, [r6, #0]
 800c86e:	061f      	lsls	r7, r3, #24
 800c870:	f851 5b04 	ldr.w	r5, [r1], #4
 800c874:	d402      	bmi.n	800c87c <_printf_i+0x188>
 800c876:	065f      	lsls	r7, r3, #25
 800c878:	bf48      	it	mi
 800c87a:	b2ad      	uxthmi	r5, r5
 800c87c:	6031      	str	r1, [r6, #0]
 800c87e:	07d9      	lsls	r1, r3, #31
 800c880:	bf44      	itt	mi
 800c882:	f043 0320 	orrmi.w	r3, r3, #32
 800c886:	6023      	strmi	r3, [r4, #0]
 800c888:	b11d      	cbz	r5, 800c892 <_printf_i+0x19e>
 800c88a:	2310      	movs	r3, #16
 800c88c:	e7ac      	b.n	800c7e8 <_printf_i+0xf4>
 800c88e:	4827      	ldr	r0, [pc, #156]	@ (800c92c <_printf_i+0x238>)
 800c890:	e7e9      	b.n	800c866 <_printf_i+0x172>
 800c892:	6823      	ldr	r3, [r4, #0]
 800c894:	f023 0320 	bic.w	r3, r3, #32
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	e7f6      	b.n	800c88a <_printf_i+0x196>
 800c89c:	4616      	mov	r6, r2
 800c89e:	e7bd      	b.n	800c81c <_printf_i+0x128>
 800c8a0:	6833      	ldr	r3, [r6, #0]
 800c8a2:	6825      	ldr	r5, [r4, #0]
 800c8a4:	6961      	ldr	r1, [r4, #20]
 800c8a6:	1d18      	adds	r0, r3, #4
 800c8a8:	6030      	str	r0, [r6, #0]
 800c8aa:	062e      	lsls	r6, r5, #24
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	d501      	bpl.n	800c8b4 <_printf_i+0x1c0>
 800c8b0:	6019      	str	r1, [r3, #0]
 800c8b2:	e002      	b.n	800c8ba <_printf_i+0x1c6>
 800c8b4:	0668      	lsls	r0, r5, #25
 800c8b6:	d5fb      	bpl.n	800c8b0 <_printf_i+0x1bc>
 800c8b8:	8019      	strh	r1, [r3, #0]
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	6123      	str	r3, [r4, #16]
 800c8be:	4616      	mov	r6, r2
 800c8c0:	e7bc      	b.n	800c83c <_printf_i+0x148>
 800c8c2:	6833      	ldr	r3, [r6, #0]
 800c8c4:	1d1a      	adds	r2, r3, #4
 800c8c6:	6032      	str	r2, [r6, #0]
 800c8c8:	681e      	ldr	r6, [r3, #0]
 800c8ca:	6862      	ldr	r2, [r4, #4]
 800c8cc:	2100      	movs	r1, #0
 800c8ce:	4630      	mov	r0, r6
 800c8d0:	f7f3 fc86 	bl	80001e0 <memchr>
 800c8d4:	b108      	cbz	r0, 800c8da <_printf_i+0x1e6>
 800c8d6:	1b80      	subs	r0, r0, r6
 800c8d8:	6060      	str	r0, [r4, #4]
 800c8da:	6863      	ldr	r3, [r4, #4]
 800c8dc:	6123      	str	r3, [r4, #16]
 800c8de:	2300      	movs	r3, #0
 800c8e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8e4:	e7aa      	b.n	800c83c <_printf_i+0x148>
 800c8e6:	6923      	ldr	r3, [r4, #16]
 800c8e8:	4632      	mov	r2, r6
 800c8ea:	4649      	mov	r1, r9
 800c8ec:	4640      	mov	r0, r8
 800c8ee:	47d0      	blx	sl
 800c8f0:	3001      	adds	r0, #1
 800c8f2:	d0ad      	beq.n	800c850 <_printf_i+0x15c>
 800c8f4:	6823      	ldr	r3, [r4, #0]
 800c8f6:	079b      	lsls	r3, r3, #30
 800c8f8:	d413      	bmi.n	800c922 <_printf_i+0x22e>
 800c8fa:	68e0      	ldr	r0, [r4, #12]
 800c8fc:	9b03      	ldr	r3, [sp, #12]
 800c8fe:	4298      	cmp	r0, r3
 800c900:	bfb8      	it	lt
 800c902:	4618      	movlt	r0, r3
 800c904:	e7a6      	b.n	800c854 <_printf_i+0x160>
 800c906:	2301      	movs	r3, #1
 800c908:	4632      	mov	r2, r6
 800c90a:	4649      	mov	r1, r9
 800c90c:	4640      	mov	r0, r8
 800c90e:	47d0      	blx	sl
 800c910:	3001      	adds	r0, #1
 800c912:	d09d      	beq.n	800c850 <_printf_i+0x15c>
 800c914:	3501      	adds	r5, #1
 800c916:	68e3      	ldr	r3, [r4, #12]
 800c918:	9903      	ldr	r1, [sp, #12]
 800c91a:	1a5b      	subs	r3, r3, r1
 800c91c:	42ab      	cmp	r3, r5
 800c91e:	dcf2      	bgt.n	800c906 <_printf_i+0x212>
 800c920:	e7eb      	b.n	800c8fa <_printf_i+0x206>
 800c922:	2500      	movs	r5, #0
 800c924:	f104 0619 	add.w	r6, r4, #25
 800c928:	e7f5      	b.n	800c916 <_printf_i+0x222>
 800c92a:	bf00      	nop
 800c92c:	0800ccfd 	.word	0x0800ccfd
 800c930:	0800cd0e 	.word	0x0800cd0e

0800c934 <memmove>:
 800c934:	4288      	cmp	r0, r1
 800c936:	b510      	push	{r4, lr}
 800c938:	eb01 0402 	add.w	r4, r1, r2
 800c93c:	d902      	bls.n	800c944 <memmove+0x10>
 800c93e:	4284      	cmp	r4, r0
 800c940:	4623      	mov	r3, r4
 800c942:	d807      	bhi.n	800c954 <memmove+0x20>
 800c944:	1e43      	subs	r3, r0, #1
 800c946:	42a1      	cmp	r1, r4
 800c948:	d008      	beq.n	800c95c <memmove+0x28>
 800c94a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c94e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c952:	e7f8      	b.n	800c946 <memmove+0x12>
 800c954:	4402      	add	r2, r0
 800c956:	4601      	mov	r1, r0
 800c958:	428a      	cmp	r2, r1
 800c95a:	d100      	bne.n	800c95e <memmove+0x2a>
 800c95c:	bd10      	pop	{r4, pc}
 800c95e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c962:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c966:	e7f7      	b.n	800c958 <memmove+0x24>

0800c968 <_sbrk_r>:
 800c968:	b538      	push	{r3, r4, r5, lr}
 800c96a:	4d06      	ldr	r5, [pc, #24]	@ (800c984 <_sbrk_r+0x1c>)
 800c96c:	2300      	movs	r3, #0
 800c96e:	4604      	mov	r4, r0
 800c970:	4608      	mov	r0, r1
 800c972:	602b      	str	r3, [r5, #0]
 800c974:	f000 f83e 	bl	800c9f4 <_sbrk>
 800c978:	1c43      	adds	r3, r0, #1
 800c97a:	d102      	bne.n	800c982 <_sbrk_r+0x1a>
 800c97c:	682b      	ldr	r3, [r5, #0]
 800c97e:	b103      	cbz	r3, 800c982 <_sbrk_r+0x1a>
 800c980:	6023      	str	r3, [r4, #0]
 800c982:	bd38      	pop	{r3, r4, r5, pc}
 800c984:	20002154 	.word	0x20002154

0800c988 <_realloc_r>:
 800c988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c98c:	4680      	mov	r8, r0
 800c98e:	4615      	mov	r5, r2
 800c990:	460c      	mov	r4, r1
 800c992:	b921      	cbnz	r1, 800c99e <_realloc_r+0x16>
 800c994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c998:	4611      	mov	r1, r2
 800c99a:	f7ff bc59 	b.w	800c250 <_malloc_r>
 800c99e:	b92a      	cbnz	r2, 800c9ac <_realloc_r+0x24>
 800c9a0:	f7ff fbea 	bl	800c178 <_free_r>
 800c9a4:	2400      	movs	r4, #0
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9ac:	f000 f81a 	bl	800c9e4 <_malloc_usable_size_r>
 800c9b0:	4285      	cmp	r5, r0
 800c9b2:	4606      	mov	r6, r0
 800c9b4:	d802      	bhi.n	800c9bc <_realloc_r+0x34>
 800c9b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c9ba:	d8f4      	bhi.n	800c9a6 <_realloc_r+0x1e>
 800c9bc:	4629      	mov	r1, r5
 800c9be:	4640      	mov	r0, r8
 800c9c0:	f7ff fc46 	bl	800c250 <_malloc_r>
 800c9c4:	4607      	mov	r7, r0
 800c9c6:	2800      	cmp	r0, #0
 800c9c8:	d0ec      	beq.n	800c9a4 <_realloc_r+0x1c>
 800c9ca:	42b5      	cmp	r5, r6
 800c9cc:	462a      	mov	r2, r5
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	bf28      	it	cs
 800c9d2:	4632      	movcs	r2, r6
 800c9d4:	f7ff fbc2 	bl	800c15c <memcpy>
 800c9d8:	4621      	mov	r1, r4
 800c9da:	4640      	mov	r0, r8
 800c9dc:	f7ff fbcc 	bl	800c178 <_free_r>
 800c9e0:	463c      	mov	r4, r7
 800c9e2:	e7e0      	b.n	800c9a6 <_realloc_r+0x1e>

0800c9e4 <_malloc_usable_size_r>:
 800c9e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9e8:	1f18      	subs	r0, r3, #4
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	bfbc      	itt	lt
 800c9ee:	580b      	ldrlt	r3, [r1, r0]
 800c9f0:	18c0      	addlt	r0, r0, r3
 800c9f2:	4770      	bx	lr

0800c9f4 <_sbrk>:
 800c9f4:	4a04      	ldr	r2, [pc, #16]	@ (800ca08 <_sbrk+0x14>)
 800c9f6:	6811      	ldr	r1, [r2, #0]
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	b909      	cbnz	r1, 800ca00 <_sbrk+0xc>
 800c9fc:	4903      	ldr	r1, [pc, #12]	@ (800ca0c <_sbrk+0x18>)
 800c9fe:	6011      	str	r1, [r2, #0]
 800ca00:	6810      	ldr	r0, [r2, #0]
 800ca02:	4403      	add	r3, r0
 800ca04:	6013      	str	r3, [r2, #0]
 800ca06:	4770      	bx	lr
 800ca08:	20002164 	.word	0x20002164
 800ca0c:	20002168 	.word	0x20002168

0800ca10 <_init>:
 800ca10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca12:	bf00      	nop
 800ca14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca16:	bc08      	pop	{r3}
 800ca18:	469e      	mov	lr, r3
 800ca1a:	4770      	bx	lr

0800ca1c <_fini>:
 800ca1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1e:	bf00      	nop
 800ca20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca22:	bc08      	pop	{r3}
 800ca24:	469e      	mov	lr, r3
 800ca26:	4770      	bx	lr
