// Seed: 835673558
`timescale 1 ps / 1ps
module module_0;
  always @(posedge 1) begin
    id_0 = "";
  end
  logic id_2;
  type_11(
      1, id_1
  );
  wor id_3, id_4;
  logic id_5;
  assign id_4[1 : 1'b0] = 1'b0 < id_2;
  tri id_6;
  assign id_4 = id_6[1];
  logic id_7;
  type_0 id_8 (
      .id_0(id_5),
      .id_1(id_5),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_6)
  );
  logic id_9;
endmodule
