// Seed: 1862850830
module module_0;
  wire id_1 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2.id_2 = id_2;
  tri id_3, id_4;
  always $display(id_2 & id_4);
  assign id_4 = id_2;
  logic [7:0] id_5;
  module_0 modCall_1 ();
  assign id_3 = 'd0;
  initial
    @(id_4) begin : LABEL_0
      id_5[1'b0] <= 'b0;
    end
  assign id_3 = id_0;
  wire id_6;
  wire id_7;
endmodule
module module_2 #(
    parameter id_1 = 32'd54,
    parameter id_2 = 32'd30,
    parameter id_3 = 32'd98,
    parameter id_4 = 32'd25
);
  defparam id_1 = 1, id_2 = 1, id_3 = 1'b0, id_4 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign id_3 = id_4;
endmodule
